Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Oct 30 17:19:17 2024
| Host         : xiuchengtian running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ov5640_fun4_lcd_control_sets_placed.rpt
| Design       : ov5640_fun4_lcd
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   635 |
|    Minimum number of control sets                        |   543 |
|    Addition due to synthesis replication                 |    92 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1195 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   635 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |    77 |
| >= 6 to < 8        |    46 |
| >= 8 to < 10       |    43 |
| >= 10 to < 12      |    60 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     4 |
| >= 16              |   371 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2954 |          926 |
| No           | No                    | Yes                    |            1389 |          542 |
| No           | Yes                   | No                     |             884 |          392 |
| Yes          | No                    | No                     |             731 |          266 |
| Yes          | No                    | Yes                    |            6770 |         2303 |
| Yes          | Yes                   | No                     |            1725 |          587 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                Clock Signal                               |                                                                                                                                  Enable Signal                                                                                                                                 |                                                                                            Set/Reset Signal                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  i2c_dri_clk                                                              | u_ov5640_dri/u_i2c_dr/scl_i_1_n_0                                                                                                                                                                                                                                              | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              1 |         1.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |         1.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              1 |         1.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              1 |         1.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              1 |         1.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              1 |         1.00 |
|  u_image_process/u3_template_matching/result0                             |                                                                                                                                                                                                                                                                                | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |         1.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              1 |         1.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              2 |         1.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                1 |              2 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              2 |         2.00 |
|  sys_clk_IBUF_BUFG                                                        |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                1 |              3 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              3 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              3 |         1.50 |
|  cam_pclk_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                       |                2 |              3 |         1.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              3 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              3 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              3 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              3 |         1.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              3 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              4 |         2.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_Sobel_Edge_Detector/u_cordic/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int                                                                                                                                                                    |                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_rw/state_cnt[3]_i_1_n_0                                                                                                                                                                                                                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              4 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/FSM_sequential_char_edge_cnt[3]_i_1_n_0                                                                                                                                                                                            | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                3 |              4 |         1.33 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                2 |              4 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                3 |              4 |         1.33 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                3 |              4 |         1.33 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                3 |              4 |         1.33 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pre_bm_end_r_reg_1                                                          |                2 |              4 |         2.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt0                                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/init_calib_complete_reg                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                               |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       |                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              4 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              4 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                2 |              4 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              4 |         1.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              5 |         1.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                   |                2 |              5 |         2.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                4 |              5 |         1.25 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              5 |         1.25 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              5 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___60_n_0                                                                                                             |                4 |              5 |         1.25 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              5 |         2.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              5 |         2.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |         2.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              5 |         1.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              5 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              5 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                1 |              5 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              5 |         1.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |         2.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              5 |         2.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___15_n_0                                                                                                             |                2 |              5 |         2.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              5 |         1.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                4 |              5 |         1.25 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              6 |         1.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                   |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              6 |         1.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/generate_maint_cmds.insert_maint_r_lcl_reg_1                                                                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns[0]                                                                                       |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___16_n_0                                                                                                             |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              6 |         1.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              6 |         1.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              6 |         1.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                3 |              6 |         2.00 |
|  sys_clk_IBUF_BUFG                                                        |                                                                                                                                                                                                                                                                                | u_vlg_ultrawave/uut_vlg_en/r_divcnt[5]_i_1_n_0                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |         6.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                5 |              6 |         1.20 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              6 |         1.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                    |                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              6 |         6.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                               |                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_55_out                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                4 |              6 |         1.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                1 |              6 |         6.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0              |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              6 |         6.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              6 |         6.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              6 |         6.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              6 |         6.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        |                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[255]_i_1_n_0                             |                1 |              6 |         6.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                1 |              6 |         6.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char1_t                                                                                                                                                                                                                       | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |              7 |         2.33 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                6 |              8 |         1.33 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0    |                5 |              8 |         1.60 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                6 |              8 |         1.33 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/matrix_p13_i_1__0_n_0                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  cam_pclk_IBUF_BUFG                                                       | u_ov5640_dri/u_cmos_capture_data/cmos_data_t_0                                                                                                                                                                                                                                 | u_vlg_ultrawave/uut_vlg_cal/init_calib_complete_reg                                                                                                                                                    |                3 |              8 |         2.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0            |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                    | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              8 |         2.67 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/matrix_p13_i_1__2_n_0                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                1 |              8 |         8.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |              8 |         2.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  i2c_dri_clk                                                              | u_ov5640_dri/u_i2c_cfg/i2c_exec                                                                                                                                                                                                                                                | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                5 |              8 |         1.60 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |              8 |         2.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_char/per_frame_clken_r_reg_0                                                                                                                                                                                                                            | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |              8 |         2.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |         2.67 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/per_frame_clken_r_reg[0]                                                                                                                                                                                | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |              8 |         2.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                5 |              9 |         1.80 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                3 |              9 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                3 |              9 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_4[0]                                                                         |                4 |              9 |         2.25 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                4 |              9 |         2.25 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                5 |              9 |         1.80 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char2_t                                                                                                                                                                                                                       | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |              9 |         3.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_Sobel_Edge_Detector/per_frame_clken_r_reg[10]_0[0]                                                                                                                                                                                                          | u_image_process/u1_Sobel_Edge_Detector/SR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_Sobel_Edge_Detector/per_frame_clken_r_reg[2]_0[0]                                                                                                                                                                                                           | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/max_match_char3[5]_i_1_n_0                                                                                                                                                                                                                | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_char/y_cnt[9]_i_1_n_0                                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char7_t                                                                                                                                                                                                                       | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char6_t                                                                                                                                                                                                                       | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char4_t                                                                                                                                                                                                                       | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                6 |             10 |         1.67 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Erosion_Detector/E[0]                                                                                                                                                                                                                               | u_image_process/u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/SR[0]                                                                                                     |                2 |             10 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___85_n_0                                                                                                             |                6 |             10 |         1.67 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max5_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                5 |             10 |         2.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max6_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max7_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                7 |             10 |         1.43 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max5_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max7_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                6 |             10 |         1.67 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_Sobel_Edge_Detector/per_frame_vsync_r2_reg                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char5_t                                                                                                                                                                                                                       | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max6_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                6 |             10 |         1.67 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max4_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                6 |             10 |         1.67 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_char/x_cnt[9]_i_1_n_0                                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                5 |             10 |         2.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max2_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                6 |             10 |         1.67 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/per_frame_href_r2_reg_3                                                                                                                                                                                                                      | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max3_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                5 |             10 |         2.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max4_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                7 |             10 |         1.43 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max2_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                7 |             10 |         1.43 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/max_y1[9]_i_1_n_0                                                                                                                                                                                                                    | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                5 |             10 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |             10 |         5.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max3_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                7 |             10 |         1.43 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                4 |             10 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/per_frame_href_r2_reg_1                                                                                                                                                                                                              | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max1_line_right[9]_i_1_n_0                                                                                                                                                                                                         | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                6 |             10 |         1.67 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/per_frame_href_r2_reg_0                                                                                                                                                                                                                      | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/ram_wr_data                                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                2 |             10 |         5.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/max1_line_left[9]_i_1_n_0                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                5 |             10 |         2.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/y_cnt[9]_i_1__7_n_0                                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/x_cnt[9]_i_1__0_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Dilation_Detector/per_frame_clken_r_reg[1]_3[0]                                                                                                                                                                                                     |                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/y_cnt[9]_i_1__0_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_horizon_projection/ram_wr_data                                                                                                                                                                                                                         | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_char/per_frame_clken_r2_reg_0[0]                                                                                                                                                                                                                        | u_image_process/u4_add_char/SR[0]                                                                                                                                                                      |                2 |             10 |         5.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_horizon_projection/min_y_first[9]_i_1_n_0                                                                                                                                                                                                              | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                5 |             10 |         2.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/per_frame_vsync_r_reg_1[0]                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             10 |         3.33 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_horizon_projection/min_y_last[9]_i_1_n_0                                                                                                                                                                                                               | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                6 |             10 |         1.67 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_grid/E[0]                                                                                                                                                                                                                                               | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_grid/per_frame_clken_r2_reg_0[0]                                                                                                                                                                                                                        | u_image_process/u4_add_grid/per_frame_href_r2_reg_1[0]                                                                                                                                                 |                2 |             10 |         5.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/x_cnt[9]_i_1__7_n_0                                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                5 |             10 |         2.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/max_y2[9]_i_1_n_0                                                                                                                                                                                                                    | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_grid/y_cnt[9]_i_1__6_n_0                                                                                                                                                                                                                                | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/per_frame_clken_r_reg[1]_0[0]                                                                                                                                                                          | u_image_process/u2_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/per_frame_href_r_reg[1]_0[0]                                                                                                   |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_grid/x_cnt[9]_i_1__6_n_0                                                                                                                                                                                                                                | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_grid/per_frame_href_r2_reg_0                                                                                                                                                                                                                            | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/per_frame_clken_r_reg_0[0]                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/per_frame_vsync_r_reg_0[0]                                                                                                                                                                                                           | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_vertical_projection/max_x2[9]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             10 |         3.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_vertical_projection/max_x1[9]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                2 |             10 |         5.00 |
|  lcd_pclk_OBUF_BUFG                                                       | u_lcd_rgb_top/u_lcd_driver/sel                                                                                                                                                                                                                                                 | u_vlg_ultrawave/uut_vlg_cal/init_calib_complete_reg                                                                                                                                                    |                4 |             11 |         2.75 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                5 |             11 |         2.20 |
|  u_clk_wiz_0/inst/clk_out1                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |         3.67 |
|  u_clk_wiz_0/inst/clk_out2                                                | u_lcd_rgb_top/u_rd_id/rd_flag_i_1_n_0                                                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                3 |             11 |         3.67 |
|  lcd_pclk_OBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                |                4 |             11 |         2.75 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                       |                4 |             12 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                2 |             12 |         6.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[94]_i_1_n_0                              |                4 |             12 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |             12 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                        |               12 |             12 |         1.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                5 |             13 |         2.60 |
|  i2c_dri_clk                                                              | u_ov5640_dri/u_i2c_cfg/sel                                                                                                                                                                                                                                                     | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out2                                                | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_5                                                                                                                                                                                                                            | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                6 |             13 |         2.17 |
|  u_clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                7 |             13 |         1.86 |
|  u_clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                6 |             14 |         2.33 |
|  u_clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                4 |             15 |         3.75 |
|  cam_pclk_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_vlg_ultrawave/uut_vlg_cal/init_calib_complete_reg                                                                                                                                                    |                3 |             15 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                6 |             15 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_23                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_8                                                                                                                                                                                                           | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_25                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_11                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_10                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_12                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_24                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_6                                                                                                                                                                                                           | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_5                                                                                                                                                                                                           | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                9 |             16 |         1.78 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_1                                                                                                                                                                                                           | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |               12 |             16 |         1.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_13                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_9                                                                                                                                                                                                           | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_28                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_16                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  sys_clk_IBUF_BUFG                                                        |                                                                                                                                                                                                                                                                                | i_rst_IBUF                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  sys_clk_IBUF_BUFG                                                        | u_vlg_ultrawave/uut_vlg_echo/w_neg_echo                                                                                                                                                                                                                                        | i_rst_IBUF                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |               11 |             16 |         1.45 |
|  sys_clk_IBUF_BUFG                                                        | u_vlg_ultrawave/uut_vlg_en/w_clk_en                                                                                                                                                                                                                                            | u_vlg_ultrawave/uut_vlg_echo/r_cnt_echo[0]_i_1_n_0                                                                                                                                                     |                4 |             16 |         4.00 |
|  lcd_pclk_OBUF_BUFG                                                       | u_lcd_rgb_top/u_lcd_driver/v_cnt_reg[10]_0                                                                                                                                                                                                                                     | u_ddr3_top/u_ddr3_fifo_ctrl/rst1                                                                                                                                                                       |               16 |             16 |         1.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                5 |             16 |         3.20 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[10][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[11][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[0][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[12][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[15][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[13][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[14][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[18][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[21][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[20][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[19][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[25][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[24][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[23][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[22][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[27][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[28][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[26][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[2][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[30][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[34][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[33][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[35][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[37][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[38][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[3][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[5][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[7][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[8][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char1_pixels[9][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[0][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[11][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[12][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[10][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[13][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[15][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[16][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[19][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[17][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[18][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[22][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[1][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[21][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[20][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[24][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[23][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[25][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[27][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[29][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[28][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[31][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[2][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[30][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[33][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[32][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[34][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[37][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[36][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[35][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[38][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[39][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[3][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[6][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[5][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[7][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[8][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char2_pixels[9][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[10][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[11][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[13][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[14][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[12][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[17][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[16][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[18][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[20][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[1][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[19][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[23][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[21][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[24][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[22][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[26][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[28][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[27][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[2][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[29][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[30][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[33][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[32][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[31][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[34][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[36][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[37][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[38][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[3][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[39][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[5][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[4][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[6][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[7][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[9][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char3_pixels[8][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[18][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[17][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[19][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[1][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[0][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[10][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[11][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[12][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[15][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[14][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[13][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[16][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[21][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[20][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[25][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[24][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[22][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[23][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[29][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[27][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[28][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[26][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[30][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[2][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[33][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[31][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[32][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[34][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[35][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[37][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[36][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[3][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[39][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[38][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[6][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[4][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[5][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[9][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[7][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_pixels[8][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[2][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[0][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[12][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[11][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[10][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[14][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[13][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[15][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[16][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[18][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[17][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[19][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[20][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[1][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[21][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[23][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[26][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[25][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[24][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[28][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[33][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[31][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[30][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[35][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[34][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[36][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[38][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[37][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[39][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[3][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[6][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[9][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char5_pixels[8][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[35][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[33][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[34][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[37][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[38][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[36][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[5][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[3][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[4][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[6][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[9][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[7][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[8][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[12][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[10][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[11][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[0][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[14][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[13][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[15][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[19][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[17][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[18][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[16][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[1][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[20][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[23][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[21][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[22][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[24][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[26][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[25][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[29][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[27][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[28][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[30][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[31][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[2][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[32][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[34][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[35][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[33][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[37][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[36][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[38][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[39][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[3][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[4][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[7][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[6][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[5][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[8][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char7_pixels[9][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[10][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[0][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[11][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[12][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[14][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[13][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[17][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[15][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[18][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[16][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[1][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[19][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[20][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[22][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[23][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[21][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[27][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[24][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[26][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[25][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[29][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[28][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[30][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[31][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[2][0]_i_1_n_0                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[32][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char6_pixels[39][0]_i_1_n_0                                                                                                                                                                                                                  | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_14                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_17                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_22                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_15                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_3                                                                                                                                                                                                           | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_26                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_18                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_27                                                                                                                                                                                                          | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_4                                                                                                                                                                                                           | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_vertical_projection/per_frame_vsync_r2_reg_7                                                                                                                                                                                                           | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                4 |             16 |         4.00 |
|  sys_clk_IBUF_BUFG                                                        | u_vlg_ultrawave/uut_vlg_en/w_clk_en                                                                                                                                                                                                                                            | u_vlg_ultrawave/uut_vlg_trig/clear                                                                                                                                                                     |                5 |             17 |         3.40 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/rst1                                                                                                                                                                       |                6 |             17 |         2.83 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |               11 |             18 |         1.64 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                4 |             18 |         4.50 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                    | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                |                8 |             18 |         2.25 |
|  lcd_pclk_OBUF_BUFG                                                       | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                    | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                |                6 |             18 |         3.00 |
|  cam_pclk_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/rst1                                                                                                                                                                       |                7 |             19 |         2.71 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                |                7 |             20 |         2.86 |
|  cam_pclk_IBUF_BUFG                                                       | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_5                                                                                                                                                                                                                            |                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                9 |             20 |         2.22 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                              |                5 |             20 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_3                                                              |                4 |             20 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |               10 |             21 |         2.10 |
|  sys_clk_IBUF_BUFG                                                        |                                                                                                                                                                                                                                                                                | u_fpga_sevo/cnt[0]_i_2_n_0                                                                                                                                                                             |                6 |             21 |         3.50 |
|  i2c_dri_clk                                                              | u_ov5640_dri/u_i2c_dr/addr_t                                                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |                8 |             23 |         2.88 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                9 |             23 |         2.56 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_rw/wr_addr_cnt_2                                                                                                                                                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                7 |             24 |         3.43 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                7 |             24 |         3.43 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_rw/rd_addr_cnt_3                                                                                                                                                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                8 |             24 |         3.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_rw/app_addr_wr_1                                                                                                                                                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                4 |             25 |         6.25 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               13 |             25 |         1.92 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |               11 |             25 |         2.27 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_rw/app_addr_rd_4                                                                                                                                                                                                                                             | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                5 |             25 |         5.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |               10 |             26 |         2.60 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                        |               13 |             26 |         2.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                        |                9 |             26 |         2.89 |
|  cam_pclk_IBUF_BUFG                                                       | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                             | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                       |                8 |             27 |         3.38 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                             | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                       |                7 |             27 |         3.86 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               12 |             29 |         2.42 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |               15 |             29 |         1.93 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_template_matching/match_index_char1_r_reg[0]_i_1_n_0                                                                                                                                                                                                        | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |               15 |             33 |         2.20 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               21 |             34 |         1.62 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               11 |             35 |         3.18 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |               20 |             36 |         1.80 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               11 |             37 |         3.36 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_horizon_projection/E[0]                                                                                                                                                                                                                                 | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |               16 |             40 |         2.50 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_VIP_Bit_Dilation_Detector/Q[0]                                                                                                                                                                                                                              | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |               12 |             40 |         3.33 |
|  i2c_dri_clk                                                              |                                                                                                                                                                                                                                                                                | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |               32 |             43 |         1.34 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               27 |             43 |         1.59 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               17 |             46 |         2.71 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               27 |             47 |         1.74 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               13 |             48 |         3.69 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               22 |             48 |         2.18 |
|  lcd_pclk_OBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_vlg_ultrawave/uut_vlg_cal/init_calib_complete_reg                                                                                                                                                    |               21 |             49 |         2.33 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Dilation_Detector/per_frame_clken_r_reg[1]_1[0]                                                                                                                                                                                                     | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |               13 |             50 |         3.85 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_VIP_Bit_Dilation_Detector/per_frame_clken_r_reg[0]_0[0]                                                                                                                                                                                                     | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |               11 |             51 |         4.64 |
|  u4_add_char/char1_pixel_index0                                           |                                                                                                                                                                                                                                                                                | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |               24 |             64 |         2.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                        |               17 |             64 |         3.76 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1157_out                                                                                                      | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               16 |             64 |         4.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                        |               18 |             64 |         3.56 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                        |               21 |             64 |         3.05 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                        |               38 |             64 |         1.68 |
|  lcd_pclk_OBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                        |               23 |             70 |         3.04 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |                9 |             72 |         8.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |               11 |             88 |         8.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                        |               12 |             92 |         7.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                        |               12 |             92 |         7.67 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/per_frame_vsync_r_reg_0[0]                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |               83 |            160 |         1.93 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                        |               85 |            256 |         3.01 |
|  lcd_pclk_OBUF_BUFG                                                       | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                     | u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                |               72 |            256 |         3.56 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                     | u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                |              103 |            256 |         2.49 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u4_add_char/per_frame_clken_r2_reg_0[0]                                                                                                                                                                                                                        | u_ddr3_top/u_ddr3_fifo_ctrl/rst1                                                                                                                                                                       |               73 |            260 |         3.56 |
|  lcd_pclk_OBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_ddr3_top/u_ddr3_fifo_ctrl/rst1                                                                                                                                                                       |               82 |            265 |         3.23 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u2_char_horizon_projection/y_cnt_reg[9]_1[0]                                                                                                                                                                                                                   | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |              280 |            280 |         1.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u3_Get_EigenValue/char4_eigenvalue_reg[39]_i_1_n_0                                                                                                                                                                                                             | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |              214 |            280 |         1.31 |
|  cam_pclk_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                        |               86 |            318 |         3.70 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                        |               43 |            344 |         8.00 |
|  cam_pclk_IBUF_BUFG                                                       | u_image_process/u1_Sobel_Edge_Detector/per_frame_vsync_r_reg[2]_2                                                                                                                                                                                                              | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |              178 |            384 |         2.16 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                        |               48 |            384 |         8.00 |
|  cam_pclk_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                                                | u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg[19]_1                                                                                                                                                    |              335 |            861 |         2.57 |
|  u_ddr3_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                        |              814 |           2608 |         3.20 |
+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


