
OS_sentry.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c084  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  0800c238  0800c238  0001c238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c510  0800c510  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  0800c510  0800c510  0001c510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c518  0800c518  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c518  0800c518  0001c518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c51c  0800c51c  0001c51c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800c520  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009e78  20000010  0800c530  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20009e88  0800c530  00029e88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030784  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005d80  00000000  00000000  000507c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a98  00000000  00000000  00056548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001800  00000000  00000000  00057fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029c1f  00000000  00000000  000597e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022639  00000000  00000000  000833ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e72b7  00000000  00000000  000a5a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018ccef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006eec  00000000  00000000  0018cd44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000010 	.word	0x20000010
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c21c 	.word	0x0800c21c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000014 	.word	0x20000014
 80001ec:	0800c21c 	.word	0x0800c21c

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2iz>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d215      	bcs.n	8000ad2 <__aeabi_d2iz+0x36>
 8000aa6:	d511      	bpl.n	8000acc <__aeabi_d2iz+0x30>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d912      	bls.n	8000ad8 <__aeabi_d2iz+0x3c>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad6:	d105      	bne.n	8000ae4 <__aeabi_d2iz+0x48>
 8000ad8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	bf08      	it	eq
 8000ade:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_d2f>:
 8000aec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af4:	bf24      	itt	cs
 8000af6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000afe:	d90d      	bls.n	8000b1c <__aeabi_d2f+0x30>
 8000b00:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b04:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b08:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b0c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b10:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b14:	bf08      	it	eq
 8000b16:	f020 0001 	biceq.w	r0, r0, #1
 8000b1a:	4770      	bx	lr
 8000b1c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b20:	d121      	bne.n	8000b66 <__aeabi_d2f+0x7a>
 8000b22:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b26:	bfbc      	itt	lt
 8000b28:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b2c:	4770      	bxlt	lr
 8000b2e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b32:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b36:	f1c2 0218 	rsb	r2, r2, #24
 8000b3a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b3e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b42:	fa20 f002 	lsr.w	r0, r0, r2
 8000b46:	bf18      	it	ne
 8000b48:	f040 0001 	orrne.w	r0, r0, #1
 8000b4c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b54:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b58:	ea40 000c 	orr.w	r0, r0, ip
 8000b5c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b64:	e7cc      	b.n	8000b00 <__aeabi_d2f+0x14>
 8000b66:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6a:	d107      	bne.n	8000b7c <__aeabi_d2f+0x90>
 8000b6c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b70:	bf1e      	ittt	ne
 8000b72:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b76:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7a:	4770      	bxne	lr
 8000b7c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_uldivmod>:
 8000b8c:	b953      	cbnz	r3, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b8e:	b94a      	cbnz	r2, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b90:	2900      	cmp	r1, #0
 8000b92:	bf08      	it	eq
 8000b94:	2800      	cmpeq	r0, #0
 8000b96:	bf1c      	itt	ne
 8000b98:	f04f 31ff 	movne.w	r1, #4294967295
 8000b9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba0:	f000 b96e 	b.w	8000e80 <__aeabi_idiv0>
 8000ba4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bac:	f000 f806 	bl	8000bbc <__udivmoddi4>
 8000bb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb8:	b004      	add	sp, #16
 8000bba:	4770      	bx	lr

08000bbc <__udivmoddi4>:
 8000bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc0:	9d08      	ldr	r5, [sp, #32]
 8000bc2:	4604      	mov	r4, r0
 8000bc4:	468c      	mov	ip, r1
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	f040 8083 	bne.w	8000cd2 <__udivmoddi4+0x116>
 8000bcc:	428a      	cmp	r2, r1
 8000bce:	4617      	mov	r7, r2
 8000bd0:	d947      	bls.n	8000c62 <__udivmoddi4+0xa6>
 8000bd2:	fab2 f282 	clz	r2, r2
 8000bd6:	b142      	cbz	r2, 8000bea <__udivmoddi4+0x2e>
 8000bd8:	f1c2 0020 	rsb	r0, r2, #32
 8000bdc:	fa24 f000 	lsr.w	r0, r4, r0
 8000be0:	4091      	lsls	r1, r2
 8000be2:	4097      	lsls	r7, r2
 8000be4:	ea40 0c01 	orr.w	ip, r0, r1
 8000be8:	4094      	lsls	r4, r2
 8000bea:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bee:	0c23      	lsrs	r3, r4, #16
 8000bf0:	fbbc f6f8 	udiv	r6, ip, r8
 8000bf4:	fa1f fe87 	uxth.w	lr, r7
 8000bf8:	fb08 c116 	mls	r1, r8, r6, ip
 8000bfc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c00:	fb06 f10e 	mul.w	r1, r6, lr
 8000c04:	4299      	cmp	r1, r3
 8000c06:	d909      	bls.n	8000c1c <__udivmoddi4+0x60>
 8000c08:	18fb      	adds	r3, r7, r3
 8000c0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c0e:	f080 8119 	bcs.w	8000e44 <__udivmoddi4+0x288>
 8000c12:	4299      	cmp	r1, r3
 8000c14:	f240 8116 	bls.w	8000e44 <__udivmoddi4+0x288>
 8000c18:	3e02      	subs	r6, #2
 8000c1a:	443b      	add	r3, r7
 8000c1c:	1a5b      	subs	r3, r3, r1
 8000c1e:	b2a4      	uxth	r4, r4
 8000c20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c24:	fb08 3310 	mls	r3, r8, r0, r3
 8000c28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c30:	45a6      	cmp	lr, r4
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x8c>
 8000c34:	193c      	adds	r4, r7, r4
 8000c36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c3a:	f080 8105 	bcs.w	8000e48 <__udivmoddi4+0x28c>
 8000c3e:	45a6      	cmp	lr, r4
 8000c40:	f240 8102 	bls.w	8000e48 <__udivmoddi4+0x28c>
 8000c44:	3802      	subs	r0, #2
 8000c46:	443c      	add	r4, r7
 8000c48:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c4c:	eba4 040e 	sub.w	r4, r4, lr
 8000c50:	2600      	movs	r6, #0
 8000c52:	b11d      	cbz	r5, 8000c5c <__udivmoddi4+0xa0>
 8000c54:	40d4      	lsrs	r4, r2
 8000c56:	2300      	movs	r3, #0
 8000c58:	e9c5 4300 	strd	r4, r3, [r5]
 8000c5c:	4631      	mov	r1, r6
 8000c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c62:	b902      	cbnz	r2, 8000c66 <__udivmoddi4+0xaa>
 8000c64:	deff      	udf	#255	; 0xff
 8000c66:	fab2 f282 	clz	r2, r2
 8000c6a:	2a00      	cmp	r2, #0
 8000c6c:	d150      	bne.n	8000d10 <__udivmoddi4+0x154>
 8000c6e:	1bcb      	subs	r3, r1, r7
 8000c70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c74:	fa1f f887 	uxth.w	r8, r7
 8000c78:	2601      	movs	r6, #1
 8000c7a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c7e:	0c21      	lsrs	r1, r4, #16
 8000c80:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c88:	fb08 f30c 	mul.w	r3, r8, ip
 8000c8c:	428b      	cmp	r3, r1
 8000c8e:	d907      	bls.n	8000ca0 <__udivmoddi4+0xe4>
 8000c90:	1879      	adds	r1, r7, r1
 8000c92:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c96:	d202      	bcs.n	8000c9e <__udivmoddi4+0xe2>
 8000c98:	428b      	cmp	r3, r1
 8000c9a:	f200 80e9 	bhi.w	8000e70 <__udivmoddi4+0x2b4>
 8000c9e:	4684      	mov	ip, r0
 8000ca0:	1ac9      	subs	r1, r1, r3
 8000ca2:	b2a3      	uxth	r3, r4
 8000ca4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ca8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cac:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cb0:	fb08 f800 	mul.w	r8, r8, r0
 8000cb4:	45a0      	cmp	r8, r4
 8000cb6:	d907      	bls.n	8000cc8 <__udivmoddi4+0x10c>
 8000cb8:	193c      	adds	r4, r7, r4
 8000cba:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cbe:	d202      	bcs.n	8000cc6 <__udivmoddi4+0x10a>
 8000cc0:	45a0      	cmp	r8, r4
 8000cc2:	f200 80d9 	bhi.w	8000e78 <__udivmoddi4+0x2bc>
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	eba4 0408 	sub.w	r4, r4, r8
 8000ccc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cd0:	e7bf      	b.n	8000c52 <__udivmoddi4+0x96>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x12e>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80b1 	beq.w	8000e3e <__udivmoddi4+0x282>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x1cc>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0x140>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80b8 	bhi.w	8000e6c <__udivmoddi4+0x2b0>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0103 	sbc.w	r1, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	468c      	mov	ip, r1
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0a8      	beq.n	8000c5c <__udivmoddi4+0xa0>
 8000d0a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d0e:	e7a5      	b.n	8000c5c <__udivmoddi4+0xa0>
 8000d10:	f1c2 0320 	rsb	r3, r2, #32
 8000d14:	fa20 f603 	lsr.w	r6, r0, r3
 8000d18:	4097      	lsls	r7, r2
 8000d1a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d1e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d22:	40d9      	lsrs	r1, r3
 8000d24:	4330      	orrs	r0, r6
 8000d26:	0c03      	lsrs	r3, r0, #16
 8000d28:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d2c:	fa1f f887 	uxth.w	r8, r7
 8000d30:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d38:	fb06 f108 	mul.w	r1, r6, r8
 8000d3c:	4299      	cmp	r1, r3
 8000d3e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x19c>
 8000d44:	18fb      	adds	r3, r7, r3
 8000d46:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d4a:	f080 808d 	bcs.w	8000e68 <__udivmoddi4+0x2ac>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 808a 	bls.w	8000e68 <__udivmoddi4+0x2ac>
 8000d54:	3e02      	subs	r6, #2
 8000d56:	443b      	add	r3, r7
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b281      	uxth	r1, r0
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d68:	fb00 f308 	mul.w	r3, r0, r8
 8000d6c:	428b      	cmp	r3, r1
 8000d6e:	d907      	bls.n	8000d80 <__udivmoddi4+0x1c4>
 8000d70:	1879      	adds	r1, r7, r1
 8000d72:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d76:	d273      	bcs.n	8000e60 <__udivmoddi4+0x2a4>
 8000d78:	428b      	cmp	r3, r1
 8000d7a:	d971      	bls.n	8000e60 <__udivmoddi4+0x2a4>
 8000d7c:	3802      	subs	r0, #2
 8000d7e:	4439      	add	r1, r7
 8000d80:	1acb      	subs	r3, r1, r3
 8000d82:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d86:	e778      	b.n	8000c7a <__udivmoddi4+0xbe>
 8000d88:	f1c6 0c20 	rsb	ip, r6, #32
 8000d8c:	fa03 f406 	lsl.w	r4, r3, r6
 8000d90:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d94:	431c      	orrs	r4, r3
 8000d96:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000da2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000da6:	431f      	orrs	r7, r3
 8000da8:	0c3b      	lsrs	r3, r7, #16
 8000daa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dae:	fa1f f884 	uxth.w	r8, r4
 8000db2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dba:	fb09 fa08 	mul.w	sl, r9, r8
 8000dbe:	458a      	cmp	sl, r1
 8000dc0:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc4:	fa00 f306 	lsl.w	r3, r0, r6
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x220>
 8000dca:	1861      	adds	r1, r4, r1
 8000dcc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dd0:	d248      	bcs.n	8000e64 <__udivmoddi4+0x2a8>
 8000dd2:	458a      	cmp	sl, r1
 8000dd4:	d946      	bls.n	8000e64 <__udivmoddi4+0x2a8>
 8000dd6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dda:	4421      	add	r1, r4
 8000ddc:	eba1 010a 	sub.w	r1, r1, sl
 8000de0:	b2bf      	uxth	r7, r7
 8000de2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dea:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dee:	fb00 f808 	mul.w	r8, r0, r8
 8000df2:	45b8      	cmp	r8, r7
 8000df4:	d907      	bls.n	8000e06 <__udivmoddi4+0x24a>
 8000df6:	19e7      	adds	r7, r4, r7
 8000df8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfc:	d22e      	bcs.n	8000e5c <__udivmoddi4+0x2a0>
 8000dfe:	45b8      	cmp	r8, r7
 8000e00:	d92c      	bls.n	8000e5c <__udivmoddi4+0x2a0>
 8000e02:	3802      	subs	r0, #2
 8000e04:	4427      	add	r7, r4
 8000e06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e0a:	eba7 0708 	sub.w	r7, r7, r8
 8000e0e:	fba0 8902 	umull	r8, r9, r0, r2
 8000e12:	454f      	cmp	r7, r9
 8000e14:	46c6      	mov	lr, r8
 8000e16:	4649      	mov	r1, r9
 8000e18:	d31a      	bcc.n	8000e50 <__udivmoddi4+0x294>
 8000e1a:	d017      	beq.n	8000e4c <__udivmoddi4+0x290>
 8000e1c:	b15d      	cbz	r5, 8000e36 <__udivmoddi4+0x27a>
 8000e1e:	ebb3 020e 	subs.w	r2, r3, lr
 8000e22:	eb67 0701 	sbc.w	r7, r7, r1
 8000e26:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e2a:	40f2      	lsrs	r2, r6
 8000e2c:	ea4c 0202 	orr.w	r2, ip, r2
 8000e30:	40f7      	lsrs	r7, r6
 8000e32:	e9c5 2700 	strd	r2, r7, [r5]
 8000e36:	2600      	movs	r6, #0
 8000e38:	4631      	mov	r1, r6
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	462e      	mov	r6, r5
 8000e40:	4628      	mov	r0, r5
 8000e42:	e70b      	b.n	8000c5c <__udivmoddi4+0xa0>
 8000e44:	4606      	mov	r6, r0
 8000e46:	e6e9      	b.n	8000c1c <__udivmoddi4+0x60>
 8000e48:	4618      	mov	r0, r3
 8000e4a:	e6fd      	b.n	8000c48 <__udivmoddi4+0x8c>
 8000e4c:	4543      	cmp	r3, r8
 8000e4e:	d2e5      	bcs.n	8000e1c <__udivmoddi4+0x260>
 8000e50:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e54:	eb69 0104 	sbc.w	r1, r9, r4
 8000e58:	3801      	subs	r0, #1
 8000e5a:	e7df      	b.n	8000e1c <__udivmoddi4+0x260>
 8000e5c:	4608      	mov	r0, r1
 8000e5e:	e7d2      	b.n	8000e06 <__udivmoddi4+0x24a>
 8000e60:	4660      	mov	r0, ip
 8000e62:	e78d      	b.n	8000d80 <__udivmoddi4+0x1c4>
 8000e64:	4681      	mov	r9, r0
 8000e66:	e7b9      	b.n	8000ddc <__udivmoddi4+0x220>
 8000e68:	4666      	mov	r6, ip
 8000e6a:	e775      	b.n	8000d58 <__udivmoddi4+0x19c>
 8000e6c:	4630      	mov	r0, r6
 8000e6e:	e74a      	b.n	8000d06 <__udivmoddi4+0x14a>
 8000e70:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e74:	4439      	add	r1, r7
 8000e76:	e713      	b.n	8000ca0 <__udivmoddi4+0xe4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	443c      	add	r4, r7
 8000e7c:	e724      	b.n	8000cc8 <__udivmoddi4+0x10c>
 8000e7e:	bf00      	nop

08000e80 <__aeabi_idiv0>:
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <buzzer>:

#include "board_lib.h"
#include "bsp_buzzer.h"

void buzzer(uint16_t freq)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	80fb      	strh	r3, [r7, #6]
	if (freq == 0)
 8000e8e:	88fb      	ldrh	r3, [r7, #6]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d104      	bne.n	8000e9e <buzzer+0x1a>
	{
		htim12.Instance->CCR1 = 0;
 8000e94:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <buzzer+0x40>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2200      	movs	r2, #0
 8000e9a:	635a      	str	r2, [r3, #52]	; 0x34
	else
	{
		__HAL_TIM_SET_PRESCALER(&htim12, (84 * 500/freq));
		htim12.Instance->CCR1 = 500;
	}
}
 8000e9c:	e00c      	b.n	8000eb8 <buzzer+0x34>
		__HAL_TIM_SET_PRESCALER(&htim12, (84 * 500/freq));
 8000e9e:	88fb      	ldrh	r3, [r7, #6]
 8000ea0:	f24a 4210 	movw	r2, #42000	; 0xa410
 8000ea4:	fb92 f2f3 	sdiv	r2, r2, r3
 8000ea8:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <buzzer+0x40>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	629a      	str	r2, [r3, #40]	; 0x28
		htim12.Instance->CCR1 = 500;
 8000eae:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <buzzer+0x40>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000eb6:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000eb8:	bf00      	nop
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	200099dc 	.word	0x200099dc

08000ec8 <buzzer_init>:


void buzzer_init()
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
	  HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_1);
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4804      	ldr	r0, [pc, #16]	; (8000ee0 <buzzer_init+0x18>)
 8000ed0:	f004 ff38 	bl	8005d44 <HAL_TIM_PWM_Start>
	  htim12.Instance->CCR1 = 0;
 8000ed4:	4b02      	ldr	r3, [pc, #8]	; (8000ee0 <buzzer_init+0x18>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000edc:	bf00      	nop
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	200099dc 	.word	0x200099dc

08000ee4 <HAL_CAN_RxFifo0MsgPendingCallback>:

/**
 * HAL internal callback function that calls abstracted ISR for ease of use.
 * Define can_ISR() elsewhere in code to define behaviour of CAN receive ISR.
 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	can_ISR(hcan);
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f001 fa55 	bl	800239c <can_ISR>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <can_get_msg>:

HAL_StatusTypeDef can_get_msg(CAN_HandleTypeDef *hcan, CAN_RxHeaderTypeDef *rx_msg_header, uint8_t *rx_buffer)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b084      	sub	sp, #16
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	60f8      	str	r0, [r7, #12]
 8000f02:	60b9      	str	r1, [r7, #8]
 8000f04:	607a      	str	r2, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, rx_msg_header, rx_buffer);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	68ba      	ldr	r2, [r7, #8]
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	68f8      	ldr	r0, [r7, #12]
 8000f0e:	f002 ffdc 	bl	8003eca <HAL_CAN_GetRxMessage>
	return HAL_OK;
 8000f12:	2300      	movs	r3, #0
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3710      	adds	r7, #16
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <can_start>:


/**
 * CAN1 and CAN2 are handled slightly differently.
 */
void can_start(CAN_HandleTypeDef *hcan) {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b08c      	sub	sp, #48	; 0x30
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
    CAN_FilterTypeDef can_filter_st = {0};
 8000f24:	f107 0308 	add.w	r3, r7, #8
 8000f28:	2228      	movs	r2, #40	; 0x28
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f00a f8e7 	bl	800b100 <memset>
    can_filter_st.FilterActivation = ENABLE;
 8000f32:	2301      	movs	r3, #1
 8000f34:	62bb      	str	r3, [r7, #40]	; 0x28
	can_filter_st.FilterMode = CAN_FILTERMODE_IDMASK;
 8000f36:	2300      	movs	r3, #0
 8000f38:	623b      	str	r3, [r7, #32]
	can_filter_st.FilterScale = CAN_FILTERSCALE_32BIT;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	627b      	str	r3, [r7, #36]	; 0x24
	can_filter_st.FilterIdHigh = 0x0000;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60bb      	str	r3, [r7, #8]
	can_filter_st.FilterIdLow = 0x0000;
 8000f42:	2300      	movs	r3, #0
 8000f44:	60fb      	str	r3, [r7, #12]
	can_filter_st.FilterMaskIdHigh = 0x0000;
 8000f46:	2300      	movs	r3, #0
 8000f48:	613b      	str	r3, [r7, #16]
	can_filter_st.FilterMaskIdLow = 0x0000;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	617b      	str	r3, [r7, #20]
    can_filter_st.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61bb      	str	r3, [r7, #24]
    // can_filter_st.FilterFIFOAssignment = CAN_RX_FIFO1; // Uncomment line if using RX1 queue as well.

	if (hcan->Instance == CAN1) {
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4a10      	ldr	r2, [pc, #64]	; (8000f98 <can_start+0x7c>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d102      	bne.n	8000f62 <can_start+0x46>
	    can_filter_st.FilterBank = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
 8000f60:	e008      	b.n	8000f74 <can_start+0x58>
	} else if (hcan->Instance == CAN2) {
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a0d      	ldr	r2, [pc, #52]	; (8000f9c <can_start+0x80>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d103      	bne.n	8000f74 <can_start+0x58>
		can_filter_st.SlaveStartFilterBank = 14;
 8000f6c:	230e      	movs	r3, #14
 8000f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
		can_filter_st.FilterBank = 14;
 8000f70:	230e      	movs	r3, #14
 8000f72:	61fb      	str	r3, [r7, #28]
	}

    HAL_CAN_ConfigFilter(hcan, &can_filter_st);
 8000f74:	f107 0308 	add.w	r3, r7, #8
 8000f78:	4619      	mov	r1, r3
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f002 fda6 	bl	8003acc <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(hcan);
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f002 fe83 	bl	8003c8c <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000f86:	2102      	movs	r1, #2
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f003 f8b0 	bl	80040ee <HAL_CAN_ActivateNotification>
    // HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO1_MSG_PENDING); // Uncomment line if using RX1 queue as well.
}
 8000f8e:	bf00      	nop
 8000f90:	3730      	adds	r7, #48	; 0x30
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40006400 	.word	0x40006400
 8000f9c:	40006800 	.word	0x40006800

08000fa0 <dbus_remote_start>:
/**
 * This function starts the circular DMA for receiving on a UART port. It is specifically
 * written for the UART1 port for DBUS interface from the controller.
 */
HAL_StatusTypeDef dbus_remote_start(uint8_t *pData)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef *huart = &DBUS_UART;
 8000fa8:	4b33      	ldr	r3, [pc, #204]	; (8001078 <dbus_remote_start+0xd8>)
 8000faa:	617b      	str	r3, [r7, #20]
	uint32_t *tmp;

	/* Check that a Rx process is not already ongoing */
	if (huart->RxState == HAL_UART_STATE_READY) {
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	2b20      	cmp	r3, #32
 8000fb6:	d15a      	bne.n	800106e <dbus_remote_start+0xce>
		if ((pData == NULL) || (REMOTE_DATA_SIZE == 0U)) {
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d101      	bne.n	8000fc2 <dbus_remote_start+0x22>
			return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e056      	b.n	8001070 <dbus_remote_start+0xd0>
		}

		/* Process Locked */
		__HAL_LOCK(huart);
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d101      	bne.n	8000fd0 <dbus_remote_start+0x30>
 8000fcc:	2302      	movs	r3, #2
 8000fce:	e04f      	b.n	8001070 <dbus_remote_start+0xd0>
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		huart->pRxBuffPtr = pData;
 8000fd8:	687a      	ldr	r2, [r7, #4]
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	629a      	str	r2, [r3, #40]	; 0x28
		huart->RxXferSize = REMOTE_DATA_SIZE;
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	2212      	movs	r2, #18
 8000fe2:	859a      	strh	r2, [r3, #44]	; 0x2c

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	63da      	str	r2, [r3, #60]	; 0x3c
		huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	2222      	movs	r2, #34	; 0x22
 8000fee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

		/* Set the UART DMA transfer complete callback */
		huart->hdmarx->XferCpltCallback = dbus_remote_ISR;
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ff6:	4a21      	ldr	r2, [pc, #132]	; (800107c <dbus_remote_start+0xdc>)
 8000ff8:	63da      	str	r2, [r3, #60]	; 0x3c

		/* Set the DMA abort callback */
		huart->hdmarx->XferAbortCallback = NULL;
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ffe:	2200      	movs	r2, #0
 8001000:	651a      	str	r2, [r3, #80]	; 0x50

		/* Enable the DMA stream */
		tmp = (uint32_t *)&pData;
 8001002:	1d3b      	adds	r3, r7, #4
 8001004:	613b      	str	r3, [r7, #16]
		HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, REMOTE_DATA_SIZE);
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	3304      	adds	r3, #4
 8001010:	4619      	mov	r1, r3
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	2312      	movs	r3, #18
 8001018:	f003 fc76 	bl	8004908 <HAL_DMA_Start_IT>

		/* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
		__HAL_UART_CLEAR_OREFLAG(huart);
 800101c:	2300      	movs	r3, #0
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	68fb      	ldr	r3, [r7, #12]

		/* Process Unlocked */
		__HAL_UNLOCK(huart);
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	2200      	movs	r2, #0
 8001036:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		/* Enable the UART Parity Error Interrupt */
		SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	68da      	ldr	r2, [r3, #12]
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001048:	60da      	str	r2, [r3, #12]

		/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	695a      	ldr	r2, [r3, #20]
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f042 0201 	orr.w	r2, r2, #1
 8001058:	615a      	str	r2, [r3, #20]

		/* Enable the DMA transfer for the receiver request by setting the DMAR bit
	    in the UART CR3 register */
		SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	695a      	ldr	r2, [r3, #20]
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001068:	615a      	str	r2, [r3, #20]

		return HAL_OK;
 800106a:	2300      	movs	r3, #0
 800106c:	e000      	b.n	8001070 <dbus_remote_start+0xd0>
	} else {
		return HAL_BUSY;
 800106e:	2302      	movs	r3, #2
	}
}
 8001070:	4618      	mov	r0, r3
 8001072:	3718      	adds	r7, #24
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	20009b7c 	.word	0x20009b7c
 800107c:	080033cd 	.word	0x080033cd

08001080 <GPIO_ToggleBits>:
 *      Author: Kai Yang
 */

#include "bsp_led.h"

void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin){
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	460b      	mov	r3, r1
 800108a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  /* points to address of GPIOx register and does bitwise XOR with bit GPIO_Pin */
  GPIOx->ODR ^= GPIO_Pin;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	695a      	ldr	r2, [r3, #20]
 8001090:	887b      	ldrh	r3, [r7, #2]
 8001092:	405a      	eors	r2, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	615a      	str	r2, [r3, #20]
}
 8001098:	bf00      	nop
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr

080010a4 <led_green_off>:

/* calls HAL library function to directly write pin.             */
/* LEDs are active low, so SET (1) == off, while RESET (0) == on */
/* Definitions for LED port and pins are given in main.h file    */
void led_green_off(void){
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010ae:	4802      	ldr	r0, [pc, #8]	; (80010b8 <led_green_off+0x14>)
 80010b0:	f004 f8ba 	bl	8005228 <HAL_GPIO_WritePin>
}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40021400 	.word	0x40021400

080010bc <led_on>:

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
}

void led_on(void){
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010c6:	4805      	ldr	r0, [pc, #20]	; (80010dc <led_on+0x20>)
 80010c8:	f004 f8ae 	bl	8005228 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_RESET);
 80010cc:	2200      	movs	r2, #0
 80010ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010d2:	4803      	ldr	r0, [pc, #12]	; (80010e0 <led_on+0x24>)
 80010d4:	f004 f8a8 	bl	8005228 <HAL_GPIO_WritePin>
}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	40021000 	.word	0x40021000
 80010e0:	40021400 	.word	0x40021400

080010e4 <led_toggle>:
void led_toggle(void){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	GPIO_ToggleBits(GPIOE, GPIO_PIN_11);
 80010e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010ec:	4804      	ldr	r0, [pc, #16]	; (8001100 <led_toggle+0x1c>)
 80010ee:	f7ff ffc7 	bl	8001080 <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOF, GPIO_PIN_14);
 80010f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010f6:	4803      	ldr	r0, [pc, #12]	; (8001104 <led_toggle+0x20>)
 80010f8:	f7ff ffc2 	bl	8001080 <GPIO_ToggleBits>
}
 80010fc:	bf00      	nop
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	40021000 	.word	0x40021000
 8001104:	40021400 	.word	0x40021400

08001108 <HAL_UART_RxCpltCallback>:
{
	HAL_UART_Transmit(huart, tx_buffer, buffer_size, timeout);
	return HAL_OK;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
	usart_ISR(UartHandle);
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f001 fb53 	bl	80027bc <usart_ISR>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8001124:	4b17      	ldr	r3, [pc, #92]	; (8001184 <MX_CAN1_Init+0x64>)
 8001126:	4a18      	ldr	r2, [pc, #96]	; (8001188 <MX_CAN1_Init+0x68>)
 8001128:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 800112a:	4b16      	ldr	r3, [pc, #88]	; (8001184 <MX_CAN1_Init+0x64>)
 800112c:	2203      	movs	r2, #3
 800112e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001130:	4b14      	ldr	r3, [pc, #80]	; (8001184 <MX_CAN1_Init+0x64>)
 8001132:	2200      	movs	r2, #0
 8001134:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001136:	4b13      	ldr	r3, [pc, #76]	; (8001184 <MX_CAN1_Init+0x64>)
 8001138:	2200      	movs	r2, #0
 800113a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_9TQ;
 800113c:	4b11      	ldr	r3, [pc, #68]	; (8001184 <MX_CAN1_Init+0x64>)
 800113e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001142:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <MX_CAN1_Init+0x64>)
 8001146:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 800114a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800114c:	4b0d      	ldr	r3, [pc, #52]	; (8001184 <MX_CAN1_Init+0x64>)
 800114e:	2200      	movs	r2, #0
 8001150:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001152:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <MX_CAN1_Init+0x64>)
 8001154:	2200      	movs	r2, #0
 8001156:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001158:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <MX_CAN1_Init+0x64>)
 800115a:	2200      	movs	r2, #0
 800115c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <MX_CAN1_Init+0x64>)
 8001160:	2200      	movs	r2, #0
 8001162:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001164:	4b07      	ldr	r3, [pc, #28]	; (8001184 <MX_CAN1_Init+0x64>)
 8001166:	2200      	movs	r2, #0
 8001168:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800116a:	4b06      	ldr	r3, [pc, #24]	; (8001184 <MX_CAN1_Init+0x64>)
 800116c:	2200      	movs	r2, #0
 800116e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001170:	4804      	ldr	r0, [pc, #16]	; (8001184 <MX_CAN1_Init+0x64>)
 8001172:	f002 fbaf 	bl	80038d4 <HAL_CAN_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800117c:	f000 fb46 	bl	800180c <Error_Handler>
  }

}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	200097ec 	.word	0x200097ec
 8001188:	40006400 	.word	0x40006400

0800118c <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0

  hcan2.Instance = CAN2;
 8001190:	4b17      	ldr	r3, [pc, #92]	; (80011f0 <MX_CAN2_Init+0x64>)
 8001192:	4a18      	ldr	r2, [pc, #96]	; (80011f4 <MX_CAN2_Init+0x68>)
 8001194:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 8001196:	4b16      	ldr	r3, [pc, #88]	; (80011f0 <MX_CAN2_Init+0x64>)
 8001198:	2203      	movs	r2, #3
 800119a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800119c:	4b14      	ldr	r3, [pc, #80]	; (80011f0 <MX_CAN2_Init+0x64>)
 800119e:	2200      	movs	r2, #0
 80011a0:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80011a2:	4b13      	ldr	r3, [pc, #76]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_9TQ;
 80011a8:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011aa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80011ae:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_4TQ;
 80011b0:	4b0f      	ldr	r3, [pc, #60]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011b2:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80011b6:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80011b8:	4b0d      	ldr	r3, [pc, #52]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80011be:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80011c4:	4b0a      	ldr	r3, [pc, #40]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80011ca:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80011d0:	4b07      	ldr	r3, [pc, #28]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80011d6:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011d8:	2200      	movs	r2, #0
 80011da:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80011dc:	4804      	ldr	r0, [pc, #16]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011de:	f002 fb79 	bl	80038d4 <HAL_CAN_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 80011e8:	f000 fb10 	bl	800180c <Error_Handler>
  }

}
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	200097c4 	.word	0x200097c4
 80011f4:	40006800 	.word	0x40006800

080011f8 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08c      	sub	sp, #48	; 0x30
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001200:	f107 031c 	add.w	r3, r7, #28
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a4a      	ldr	r2, [pc, #296]	; (8001340 <HAL_CAN_MspInit+0x148>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d13d      	bne.n	8001296 <HAL_CAN_MspInit+0x9e>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800121a:	4b4a      	ldr	r3, [pc, #296]	; (8001344 <HAL_CAN_MspInit+0x14c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	3301      	adds	r3, #1
 8001220:	4a48      	ldr	r2, [pc, #288]	; (8001344 <HAL_CAN_MspInit+0x14c>)
 8001222:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001224:	4b47      	ldr	r3, [pc, #284]	; (8001344 <HAL_CAN_MspInit+0x14c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2b01      	cmp	r3, #1
 800122a:	d10d      	bne.n	8001248 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800122c:	2300      	movs	r3, #0
 800122e:	61bb      	str	r3, [r7, #24]
 8001230:	4b45      	ldr	r3, [pc, #276]	; (8001348 <HAL_CAN_MspInit+0x150>)
 8001232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001234:	4a44      	ldr	r2, [pc, #272]	; (8001348 <HAL_CAN_MspInit+0x150>)
 8001236:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800123a:	6413      	str	r3, [r2, #64]	; 0x40
 800123c:	4b42      	ldr	r3, [pc, #264]	; (8001348 <HAL_CAN_MspInit+0x150>)
 800123e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001244:	61bb      	str	r3, [r7, #24]
 8001246:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]
 800124c:	4b3e      	ldr	r3, [pc, #248]	; (8001348 <HAL_CAN_MspInit+0x150>)
 800124e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001250:	4a3d      	ldr	r2, [pc, #244]	; (8001348 <HAL_CAN_MspInit+0x150>)
 8001252:	f043 0308 	orr.w	r3, r3, #8
 8001256:	6313      	str	r3, [r2, #48]	; 0x30
 8001258:	4b3b      	ldr	r3, [pc, #236]	; (8001348 <HAL_CAN_MspInit+0x150>)
 800125a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125c:	f003 0308 	and.w	r3, r3, #8
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001264:	2303      	movs	r3, #3
 8001266:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001268:	2302      	movs	r3, #2
 800126a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001270:	2303      	movs	r3, #3
 8001272:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001274:	2309      	movs	r3, #9
 8001276:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001278:	f107 031c 	add.w	r3, r7, #28
 800127c:	4619      	mov	r1, r3
 800127e:	4833      	ldr	r0, [pc, #204]	; (800134c <HAL_CAN_MspInit+0x154>)
 8001280:	f003 fe26 	bl	8004ed0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001284:	2200      	movs	r2, #0
 8001286:	2105      	movs	r1, #5
 8001288:	2014      	movs	r0, #20
 800128a:	f003 fa65 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800128e:	2014      	movs	r0, #20
 8001290:	f003 fa7e 	bl	8004790 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8001294:	e050      	b.n	8001338 <HAL_CAN_MspInit+0x140>
  else if(canHandle->Instance==CAN2)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a2d      	ldr	r2, [pc, #180]	; (8001350 <HAL_CAN_MspInit+0x158>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d14b      	bne.n	8001338 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80012a0:	2300      	movs	r3, #0
 80012a2:	613b      	str	r3, [r7, #16]
 80012a4:	4b28      	ldr	r3, [pc, #160]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a8:	4a27      	ldr	r2, [pc, #156]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80012ae:	6413      	str	r3, [r2, #64]	; 0x40
 80012b0:	4b25      	ldr	r3, [pc, #148]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80012b8:	613b      	str	r3, [r7, #16]
 80012ba:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80012bc:	4b21      	ldr	r3, [pc, #132]	; (8001344 <HAL_CAN_MspInit+0x14c>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	3301      	adds	r3, #1
 80012c2:	4a20      	ldr	r2, [pc, #128]	; (8001344 <HAL_CAN_MspInit+0x14c>)
 80012c4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80012c6:	4b1f      	ldr	r3, [pc, #124]	; (8001344 <HAL_CAN_MspInit+0x14c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d10d      	bne.n	80012ea <HAL_CAN_MspInit+0xf2>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	4b1d      	ldr	r3, [pc, #116]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d6:	4a1c      	ldr	r2, [pc, #112]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012d8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012dc:	6413      	str	r3, [r2, #64]	; 0x40
 80012de:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	60bb      	str	r3, [r7, #8]
 80012ee:	4b16      	ldr	r3, [pc, #88]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f2:	4a15      	ldr	r2, [pc, #84]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012f4:	f043 0302 	orr.w	r3, r3, #2
 80012f8:	6313      	str	r3, [r2, #48]	; 0x30
 80012fa:	4b13      	ldr	r3, [pc, #76]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	f003 0302 	and.w	r3, r3, #2
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001306:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800130a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130c:	2302      	movs	r3, #2
 800130e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001314:	2303      	movs	r3, #3
 8001316:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001318:	2309      	movs	r3, #9
 800131a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131c:	f107 031c 	add.w	r3, r7, #28
 8001320:	4619      	mov	r1, r3
 8001322:	480c      	ldr	r0, [pc, #48]	; (8001354 <HAL_CAN_MspInit+0x15c>)
 8001324:	f003 fdd4 	bl	8004ed0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 8001328:	2200      	movs	r2, #0
 800132a:	2105      	movs	r1, #5
 800132c:	2040      	movs	r0, #64	; 0x40
 800132e:	f003 fa13 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001332:	2040      	movs	r0, #64	; 0x40
 8001334:	f003 fa2c 	bl	8004790 <HAL_NVIC_EnableIRQ>
}
 8001338:	bf00      	nop
 800133a:	3730      	adds	r7, #48	; 0x30
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40006400 	.word	0x40006400
 8001344:	20000040 	.word	0x20000040
 8001348:	40023800 	.word	0x40023800
 800134c:	40020c00 	.word	0x40020c00
 8001350:	40006800 	.word	0x40006800
 8001354:	40020400 	.word	0x40020400

08001358 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	607b      	str	r3, [r7, #4]
 8001362:	4b23      	ldr	r3, [pc, #140]	; (80013f0 <MX_DMA_Init+0x98>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	4a22      	ldr	r2, [pc, #136]	; (80013f0 <MX_DMA_Init+0x98>)
 8001368:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800136c:	6313      	str	r3, [r2, #48]	; 0x30
 800136e:	4b20      	ldr	r3, [pc, #128]	; (80013f0 <MX_DMA_Init+0x98>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001376:	607b      	str	r3, [r7, #4]
 8001378:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	603b      	str	r3, [r7, #0]
 800137e:	4b1c      	ldr	r3, [pc, #112]	; (80013f0 <MX_DMA_Init+0x98>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	4a1b      	ldr	r2, [pc, #108]	; (80013f0 <MX_DMA_Init+0x98>)
 8001384:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001388:	6313      	str	r3, [r2, #48]	; 0x30
 800138a:	4b19      	ldr	r3, [pc, #100]	; (80013f0 <MX_DMA_Init+0x98>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001392:	603b      	str	r3, [r7, #0]
 8001394:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	2105      	movs	r1, #5
 800139a:	200e      	movs	r0, #14
 800139c:	f003 f9dc 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80013a0:	200e      	movs	r0, #14
 80013a2:	f003 f9f5 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80013a6:	2200      	movs	r2, #0
 80013a8:	2105      	movs	r1, #5
 80013aa:	2039      	movs	r0, #57	; 0x39
 80013ac:	f003 f9d4 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80013b0:	2039      	movs	r0, #57	; 0x39
 80013b2:	f003 f9ed 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2105      	movs	r1, #5
 80013ba:	203a      	movs	r0, #58	; 0x3a
 80013bc:	f003 f9cc 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80013c0:	203a      	movs	r0, #58	; 0x3a
 80013c2:	f003 f9e5 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2105      	movs	r1, #5
 80013ca:	203b      	movs	r0, #59	; 0x3b
 80013cc:	f003 f9c4 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80013d0:	203b      	movs	r0, #59	; 0x3b
 80013d2:	f003 f9dd 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2105      	movs	r1, #5
 80013da:	203c      	movs	r0, #60	; 0x3c
 80013dc:	f003 f9bc 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80013e0:	203c      	movs	r0, #60	; 0x3c
 80013e2:	f003 f9d5 	bl	8004790 <HAL_NVIC_EnableIRQ>

}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800

080013f4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
//	startup_task();
	gimbal_data_flag = osEventFlagsNew(NULL);
 80013f8:	2000      	movs	r0, #0
 80013fa:	f006 fbcd 	bl	8007b98 <osEventFlagsNew>
 80013fe:	4603      	mov	r3, r0
 8001400:	4a1d      	ldr	r2, [pc, #116]	; (8001478 <MX_FREERTOS_Init+0x84>)
 8001402:	6013      	str	r3, [r2, #0]
	chassis_data_flag = osEventFlagsNew(NULL);
 8001404:	2000      	movs	r0, #0
 8001406:	f006 fbc7 	bl	8007b98 <osEventFlagsNew>
 800140a:	4603      	mov	r3, r0
 800140c:	4a1b      	ldr	r2, [pc, #108]	; (800147c <MX_FREERTOS_Init+0x88>)
 800140e:	6013      	str	r3, [r2, #0]
	gun_data_flag = osEventFlagsNew(NULL);
 8001410:	2000      	movs	r0, #0
 8001412:	f006 fbc1 	bl	8007b98 <osEventFlagsNew>
 8001416:	4603      	mov	r3, r0
 8001418:	4a19      	ldr	r2, [pc, #100]	; (8001480 <MX_FREERTOS_Init+0x8c>)
 800141a:	6013      	str	r3, [r2, #0]
	rc_data_flag = osEventFlagsNew(NULL);
 800141c:	2000      	movs	r0, #0
 800141e:	f006 fbbb 	bl	8007b98 <osEventFlagsNew>
 8001422:	4603      	mov	r3, r0
 8001424:	4a17      	ldr	r2, [pc, #92]	; (8001484 <MX_FREERTOS_Init+0x90>)
 8001426:	6013      	str	r3, [r2, #0]
	control_data_flag = osEventFlagsNew(NULL);
 8001428:	2000      	movs	r0, #0
 800142a:	f006 fbb5 	bl	8007b98 <osEventFlagsNew>
 800142e:	4603      	mov	r3, r0
 8001430:	4a15      	ldr	r2, [pc, #84]	; (8001488 <MX_FREERTOS_Init+0x94>)
 8001432:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
	sem_refUart = osSemaphoreNew(ISR_SEMAPHORE_COUNT, 0, NULL);
 8001434:	2200      	movs	r2, #0
 8001436:	2100      	movs	r1, #0
 8001438:	2001      	movs	r0, #1
 800143a:	f006 fd11 	bl	8007e60 <osSemaphoreNew>
 800143e:	4603      	mov	r3, r0
 8001440:	4a12      	ldr	r2, [pc, #72]	; (800148c <MX_FREERTOS_Init+0x98>)
 8001442:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001444:	4a12      	ldr	r2, [pc, #72]	; (8001490 <MX_FREERTOS_Init+0x9c>)
 8001446:	2100      	movs	r1, #0
 8001448:	4812      	ldr	r0, [pc, #72]	; (8001494 <MX_FREERTOS_Init+0xa0>)
 800144a:	f006 fad1 	bl	80079f0 <osThreadNew>
 800144e:	4603      	mov	r3, r0
 8001450:	4a11      	ldr	r2, [pc, #68]	; (8001498 <MX_FREERTOS_Init+0xa4>)
 8001452:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  //todo: adjust priorities
  //Threads creation
  	gimbal_control_task_handle   = osThreadNew(gimbal_control_task, NULL, &high2_priority_task_attributes);
 8001454:	4a11      	ldr	r2, [pc, #68]	; (800149c <MX_FREERTOS_Init+0xa8>)
 8001456:	2100      	movs	r1, #0
 8001458:	4811      	ldr	r0, [pc, #68]	; (80014a0 <MX_FREERTOS_Init+0xac>)
 800145a:	f006 fac9 	bl	80079f0 <osThreadNew>
 800145e:	4603      	mov	r3, r0
 8001460:	4a10      	ldr	r2, [pc, #64]	; (80014a4 <MX_FREERTOS_Init+0xb0>)
 8001462:	6013      	str	r3, [r2, #0]
  	movement_control_task_handle = osThreadNew(movement_control_task, NULL, &high_priority_task_attributes);//run now
 8001464:	4a10      	ldr	r2, [pc, #64]	; (80014a8 <MX_FREERTOS_Init+0xb4>)
 8001466:	2100      	movs	r1, #0
 8001468:	4810      	ldr	r0, [pc, #64]	; (80014ac <MX_FREERTOS_Init+0xb8>)
 800146a:	f006 fac1 	bl	80079f0 <osThreadNew>
 800146e:	4603      	mov	r3, r0
 8001470:	4a0f      	ldr	r2, [pc, #60]	; (80014b0 <MX_FREERTOS_Init+0xbc>)
 8001472:	6013      	str	r3, [r2, #0]
  	//todo: add event flags
	//Signals when a certain event has occurred

  /* USER CODE END RTOS_EVENTS */

}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20009820 	.word	0x20009820
 800147c:	20009834 	.word	0x20009834
 8001480:	20009824 	.word	0x20009824
 8001484:	20009818 	.word	0x20009818
 8001488:	20009828 	.word	0x20009828
 800148c:	20009830 	.word	0x20009830
 8001490:	0800c2f4 	.word	0x0800c2f4
 8001494:	080014b5 	.word	0x080014b5
 8001498:	20009814 	.word	0x20009814
 800149c:	0800c2d0 	.word	0x0800c2d0
 80014a0:	0800285d 	.word	0x0800285d
 80014a4:	20009838 	.word	0x20009838
 80014a8:	0800c2ac 	.word	0x0800c2ac
 80014ac:	08002e75 	.word	0x08002e75
 80014b0:	2000981c 	.word	0x2000981c

080014b4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80014bc:	2001      	movs	r0, #1
 80014be:	f006 fb3d 	bl	8007b3c <osDelay>
 80014c2:	e7fb      	b.n	80014bc <StartDefaultTask+0x8>

080014c4 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA7   ------> SPI1_MOSI
*/
void MX_GPIO_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08c      	sub	sp, #48	; 0x30
 80014c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ca:	f107 031c 	add.w	r3, r7, #28
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	609a      	str	r2, [r3, #8]
 80014d6:	60da      	str	r2, [r3, #12]
 80014d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	61bb      	str	r3, [r7, #24]
 80014de:	4b74      	ldr	r3, [pc, #464]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a73      	ldr	r2, [pc, #460]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 80014e4:	f043 0310 	orr.w	r3, r3, #16
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b71      	ldr	r3, [pc, #452]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f003 0310 	and.w	r3, r3, #16
 80014f2:	61bb      	str	r3, [r7, #24]
 80014f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
 80014fa:	4b6d      	ldr	r3, [pc, #436]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	4a6c      	ldr	r2, [pc, #432]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 8001500:	f043 0302 	orr.w	r3, r3, #2
 8001504:	6313      	str	r3, [r2, #48]	; 0x30
 8001506:	4b6a      	ldr	r3, [pc, #424]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	617b      	str	r3, [r7, #20]
 8001510:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	613b      	str	r3, [r7, #16]
 8001516:	4b66      	ldr	r3, [pc, #408]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	4a65      	ldr	r2, [pc, #404]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 800151c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001520:	6313      	str	r3, [r2, #48]	; 0x30
 8001522:	4b63      	ldr	r3, [pc, #396]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800152a:	613b      	str	r3, [r7, #16]
 800152c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	4b5f      	ldr	r3, [pc, #380]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	4a5e      	ldr	r2, [pc, #376]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 8001538:	f043 0308 	orr.w	r3, r3, #8
 800153c:	6313      	str	r3, [r2, #48]	; 0x30
 800153e:	4b5c      	ldr	r3, [pc, #368]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	f003 0308 	and.w	r3, r3, #8
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	4b58      	ldr	r3, [pc, #352]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	4a57      	ldr	r2, [pc, #348]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 8001554:	f043 0301 	orr.w	r3, r3, #1
 8001558:	6313      	str	r3, [r2, #48]	; 0x30
 800155a:	4b55      	ldr	r3, [pc, #340]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	60bb      	str	r3, [r7, #8]
 8001564:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	607b      	str	r3, [r7, #4]
 800156a:	4b51      	ldr	r3, [pc, #324]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	4a50      	ldr	r2, [pc, #320]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 8001570:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001574:	6313      	str	r3, [r2, #48]	; 0x30
 8001576:	4b4e      	ldr	r3, [pc, #312]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800157e:	607b      	str	r3, [r7, #4]
 8001580:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	603b      	str	r3, [r7, #0]
 8001586:	4b4a      	ldr	r3, [pc, #296]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	4a49      	ldr	r2, [pc, #292]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 800158c:	f043 0320 	orr.w	r3, r3, #32
 8001590:	6313      	str	r3, [r2, #48]	; 0x30
 8001592:	4b47      	ldr	r3, [pc, #284]	; (80016b0 <MX_GPIO_Init+0x1ec>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	f003 0320 	and.w	r3, r3, #32
 800159a:	603b      	str	r3, [r7, #0]
 800159c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, PWR_A_Pin|PWR_B_Pin|PWR_C_Pin|PWR_D_Pin, GPIO_PIN_SET);
 800159e:	2201      	movs	r2, #1
 80015a0:	213c      	movs	r1, #60	; 0x3c
 80015a2:	4844      	ldr	r0, [pc, #272]	; (80016b4 <MX_GPIO_Init+0x1f0>)
 80015a4:	f003 fe40 	bl	8005228 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|LED_G_Pin, GPIO_PIN_RESET);
 80015a8:	2200      	movs	r2, #0
 80015aa:	f244 0140 	movw	r1, #16448	; 0x4040
 80015ae:	4842      	ldr	r0, [pc, #264]	; (80016b8 <MX_GPIO_Init+0x1f4>)
 80015b0:	f003 fe3a 	bl	8005228 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80015b4:	2200      	movs	r2, #0
 80015b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015ba:	4840      	ldr	r0, [pc, #256]	; (80016bc <MX_GPIO_Init+0x1f8>)
 80015bc:	f003 fe34 	bl	8005228 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IST_INT_Pin;
 80015c0:	2308      	movs	r3, #8
 80015c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015c4:	4b3e      	ldr	r3, [pc, #248]	; (80016c0 <MX_GPIO_Init+0x1fc>)
 80015c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015c8:	2302      	movs	r3, #2
 80015ca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(IST_INT_GPIO_Port, &GPIO_InitStruct);
 80015cc:	f107 031c 	add.w	r3, r7, #28
 80015d0:	4619      	mov	r1, r3
 80015d2:	483a      	ldr	r0, [pc, #232]	; (80016bc <MX_GPIO_Init+0x1f8>)
 80015d4:	f003 fc7c 	bl	8004ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MPU_INT_Pin;
 80015d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015de:	4b38      	ldr	r3, [pc, #224]	; (80016c0 <MX_GPIO_Init+0x1fc>)
 80015e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015e2:	2302      	movs	r3, #2
 80015e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 80015e6:	f107 031c 	add.w	r3, r7, #28
 80015ea:	4619      	mov	r1, r3
 80015ec:	4835      	ldr	r0, [pc, #212]	; (80016c4 <MX_GPIO_Init+0x200>)
 80015ee:	f003 fc6f 	bl	8004ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = PWR_A_Pin|PWR_B_Pin|PWR_C_Pin|PWR_D_Pin;
 80015f2:	233c      	movs	r3, #60	; 0x3c
 80015f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f6:	2301      	movs	r3, #1
 80015f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015fa:	2301      	movs	r3, #1
 80015fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fe:	2300      	movs	r3, #0
 8001600:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001602:	f107 031c 	add.w	r3, r7, #28
 8001606:	4619      	mov	r1, r3
 8001608:	482a      	ldr	r0, [pc, #168]	; (80016b4 <MX_GPIO_Init+0x1f0>)
 800160a:	f003 fc61 	bl	8004ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800160e:	2340      	movs	r3, #64	; 0x40
 8001610:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001612:	2301      	movs	r3, #1
 8001614:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001616:	2302      	movs	r3, #2
 8001618:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800161a:	2301      	movs	r3, #1
 800161c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800161e:	f107 031c 	add.w	r3, r7, #28
 8001622:	4619      	mov	r1, r3
 8001624:	4824      	ldr	r0, [pc, #144]	; (80016b8 <MX_GPIO_Init+0x1f4>)
 8001626:	f003 fc53 	bl	8004ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 800162a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800162e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001630:	2301      	movs	r3, #1
 8001632:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	2300      	movs	r3, #0
 8001636:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001638:	2300      	movs	r3, #0
 800163a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 800163c:	f107 031c 	add.w	r3, r7, #28
 8001640:	4619      	mov	r1, r3
 8001642:	481e      	ldr	r0, [pc, #120]	; (80016bc <MX_GPIO_Init+0x1f8>)
 8001644:	f003 fc44 	bl	8004ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001648:	2380      	movs	r3, #128	; 0x80
 800164a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164c:	2302      	movs	r3, #2
 800164e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001654:	2303      	movs	r3, #3
 8001656:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001658:	2305      	movs	r3, #5
 800165a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165c:	f107 031c 	add.w	r3, r7, #28
 8001660:	4619      	mov	r1, r3
 8001662:	4819      	ldr	r0, [pc, #100]	; (80016c8 <MX_GPIO_Init+0x204>)
 8001664:	f003 fc34 	bl	8004ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_G_Pin;
 8001668:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800166c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800166e:	2301      	movs	r3, #1
 8001670:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001672:	2300      	movs	r3, #0
 8001674:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001676:	2300      	movs	r3, #0
 8001678:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 800167a:	f107 031c 	add.w	r3, r7, #28
 800167e:	4619      	mov	r1, r3
 8001680:	480d      	ldr	r0, [pc, #52]	; (80016b8 <MX_GPIO_Init+0x1f4>)
 8001682:	f003 fc25 	bl	8004ed0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001686:	2200      	movs	r2, #0
 8001688:	2105      	movs	r1, #5
 800168a:	2009      	movs	r0, #9
 800168c:	f003 f864 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001690:	2009      	movs	r0, #9
 8001692:	f003 f87d 	bl	8004790 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001696:	2200      	movs	r2, #0
 8001698:	2105      	movs	r1, #5
 800169a:	2017      	movs	r0, #23
 800169c:	f003 f85c 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016a0:	2017      	movs	r0, #23
 80016a2:	f003 f875 	bl	8004790 <HAL_NVIC_EnableIRQ>

}
 80016a6:	bf00      	nop
 80016a8:	3730      	adds	r7, #48	; 0x30
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40021c00 	.word	0x40021c00
 80016b8:	40021400 	.word	0x40021400
 80016bc:	40021000 	.word	0x40021000
 80016c0:	10110000 	.word	0x10110000
 80016c4:	40020400 	.word	0x40020400
 80016c8:	40020000 	.word	0x40020000

080016cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016d0:	f002 f89a 	bl	8003808 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016d4:	f000 f81e 	bl	8001714 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016d8:	f7ff fef4 	bl	80014c4 <MX_GPIO_Init>
  MX_DMA_Init();
 80016dc:	f7ff fe3c 	bl	8001358 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80016e0:	f000 fc58 	bl	8001f94 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 80016e4:	f7ff fd1c 	bl	8001120 <MX_CAN1_Init>
  MX_USART6_UART_Init();
 80016e8:	f000 fc80 	bl	8001fec <MX_USART6_UART_Init>
  MX_SPI5_Init();
 80016ec:	f000 f894 	bl	8001818 <MX_SPI5_Init>
  MX_TIM12_Init();
 80016f0:	f000 fb1e 	bl	8001d30 <MX_TIM12_Init>
  MX_CAN2_Init();
 80016f4:	f7ff fd4a 	bl	800118c <MX_CAN2_Init>
  MX_TIM4_Init();
 80016f8:	f000 fac0 	bl	8001c7c <MX_TIM4_Init>
  MX_UART7_Init();
 80016fc:	f000 fc20 	bl	8001f40 <MX_UART7_Init>
  /* USER CODE BEGIN 2 */

  startup_task();
 8001700:	f001 ff54 	bl	80035ac <startup_task>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001704:	f006 f90a 	bl	800791c <osKernelInitialize>
  MX_FREERTOS_Init();
 8001708:	f7ff fe74 	bl	80013f4 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800170c:	f006 f93a 	bl	8007984 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001710:	e7fe      	b.n	8001710 <main+0x44>
	...

08001714 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b094      	sub	sp, #80	; 0x50
 8001718:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800171a:	f107 0320 	add.w	r3, r7, #32
 800171e:	2230      	movs	r2, #48	; 0x30
 8001720:	2100      	movs	r1, #0
 8001722:	4618      	mov	r0, r3
 8001724:	f009 fcec 	bl	800b100 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001728:	f107 030c 	add.w	r3, r7, #12
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001738:	2300      	movs	r3, #0
 800173a:	60bb      	str	r3, [r7, #8]
 800173c:	4b28      	ldr	r3, [pc, #160]	; (80017e0 <SystemClock_Config+0xcc>)
 800173e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001740:	4a27      	ldr	r2, [pc, #156]	; (80017e0 <SystemClock_Config+0xcc>)
 8001742:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001746:	6413      	str	r3, [r2, #64]	; 0x40
 8001748:	4b25      	ldr	r3, [pc, #148]	; (80017e0 <SystemClock_Config+0xcc>)
 800174a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001750:	60bb      	str	r3, [r7, #8]
 8001752:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001754:	2300      	movs	r3, #0
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	4b22      	ldr	r3, [pc, #136]	; (80017e4 <SystemClock_Config+0xd0>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a21      	ldr	r2, [pc, #132]	; (80017e4 <SystemClock_Config+0xd0>)
 800175e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001762:	6013      	str	r3, [r2, #0]
 8001764:	4b1f      	ldr	r3, [pc, #124]	; (80017e4 <SystemClock_Config+0xd0>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800176c:	607b      	str	r3, [r7, #4]
 800176e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001770:	2301      	movs	r3, #1
 8001772:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001774:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001778:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800177a:	2302      	movs	r3, #2
 800177c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800177e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001782:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001784:	2306      	movs	r3, #6
 8001786:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001788:	23a8      	movs	r3, #168	; 0xa8
 800178a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800178c:	2302      	movs	r3, #2
 800178e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001790:	2304      	movs	r3, #4
 8001792:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001794:	f107 0320 	add.w	r3, r7, #32
 8001798:	4618      	mov	r0, r3
 800179a:	f003 fd83 	bl	80052a4 <HAL_RCC_OscConfig>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017a4:	f000 f832 	bl	800180c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017a8:	230f      	movs	r3, #15
 80017aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ac:	2302      	movs	r3, #2
 80017ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017b4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017c0:	f107 030c 	add.w	r3, r7, #12
 80017c4:	2105      	movs	r1, #5
 80017c6:	4618      	mov	r0, r3
 80017c8:	f003 ffdc 	bl	8005784 <HAL_RCC_ClockConfig>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80017d2:	f000 f81b 	bl	800180c <Error_Handler>
  }
}
 80017d6:	bf00      	nop
 80017d8:	3750      	adds	r7, #80	; 0x50
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40023800 	.word	0x40023800
 80017e4:	40007000 	.word	0x40007000

080017e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a04      	ldr	r2, [pc, #16]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d101      	bne.n	80017fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80017fa:	f002 f827 	bl	800384c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40000400 	.word	0x40000400

0800180c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001810:	b672      	cpsid	i
}
 8001812:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001814:	e7fe      	b.n	8001814 <Error_Handler+0x8>
	...

08001818 <MX_SPI5_Init>:
DMA_HandleTypeDef hdma_spi5_rx;
DMA_HandleTypeDef hdma_spi5_tx;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 800181c:	4b17      	ldr	r3, [pc, #92]	; (800187c <MX_SPI5_Init+0x64>)
 800181e:	4a18      	ldr	r2, [pc, #96]	; (8001880 <MX_SPI5_Init+0x68>)
 8001820:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001822:	4b16      	ldr	r3, [pc, #88]	; (800187c <MX_SPI5_Init+0x64>)
 8001824:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001828:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800182a:	4b14      	ldr	r3, [pc, #80]	; (800187c <MX_SPI5_Init+0x64>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001830:	4b12      	ldr	r3, [pc, #72]	; (800187c <MX_SPI5_Init+0x64>)
 8001832:	2200      	movs	r2, #0
 8001834:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001836:	4b11      	ldr	r3, [pc, #68]	; (800187c <MX_SPI5_Init+0x64>)
 8001838:	2200      	movs	r2, #0
 800183a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 800183c:	4b0f      	ldr	r3, [pc, #60]	; (800187c <MX_SPI5_Init+0x64>)
 800183e:	2200      	movs	r2, #0
 8001840:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001842:	4b0e      	ldr	r3, [pc, #56]	; (800187c <MX_SPI5_Init+0x64>)
 8001844:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001848:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800184a:	4b0c      	ldr	r3, [pc, #48]	; (800187c <MX_SPI5_Init+0x64>)
 800184c:	2200      	movs	r2, #0
 800184e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001850:	4b0a      	ldr	r3, [pc, #40]	; (800187c <MX_SPI5_Init+0x64>)
 8001852:	2200      	movs	r2, #0
 8001854:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001856:	4b09      	ldr	r3, [pc, #36]	; (800187c <MX_SPI5_Init+0x64>)
 8001858:	2200      	movs	r2, #0
 800185a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800185c:	4b07      	ldr	r3, [pc, #28]	; (800187c <MX_SPI5_Init+0x64>)
 800185e:	2200      	movs	r2, #0
 8001860:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001862:	4b06      	ldr	r3, [pc, #24]	; (800187c <MX_SPI5_Init+0x64>)
 8001864:	220a      	movs	r2, #10
 8001866:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001868:	4804      	ldr	r0, [pc, #16]	; (800187c <MX_SPI5_Init+0x64>)
 800186a:	f004 f98d 	bl	8005b88 <HAL_SPI_Init>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001874:	f7ff ffca 	bl	800180c <Error_Handler>
  }

}
 8001878:	bf00      	nop
 800187a:	bd80      	pop	{r7, pc}
 800187c:	20009844 	.word	0x20009844
 8001880:	40015000 	.word	0x40015000

08001884 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b08a      	sub	sp, #40	; 0x28
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800188c:	f107 0314 	add.w	r3, r7, #20
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	605a      	str	r2, [r3, #4]
 8001896:	609a      	str	r2, [r3, #8]
 8001898:	60da      	str	r2, [r3, #12]
 800189a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a4d      	ldr	r2, [pc, #308]	; (80019d8 <HAL_SPI_MspInit+0x154>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	f040 8094 	bne.w	80019d0 <HAL_SPI_MspInit+0x14c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80018a8:	2300      	movs	r3, #0
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	4b4b      	ldr	r3, [pc, #300]	; (80019dc <HAL_SPI_MspInit+0x158>)
 80018ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b0:	4a4a      	ldr	r2, [pc, #296]	; (80019dc <HAL_SPI_MspInit+0x158>)
 80018b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80018b6:	6453      	str	r3, [r2, #68]	; 0x44
 80018b8:	4b48      	ldr	r3, [pc, #288]	; (80019dc <HAL_SPI_MspInit+0x158>)
 80018ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018c0:	613b      	str	r3, [r7, #16]
 80018c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80018c4:	2300      	movs	r3, #0
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	4b44      	ldr	r3, [pc, #272]	; (80019dc <HAL_SPI_MspInit+0x158>)
 80018ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018cc:	4a43      	ldr	r2, [pc, #268]	; (80019dc <HAL_SPI_MspInit+0x158>)
 80018ce:	f043 0320 	orr.w	r3, r3, #32
 80018d2:	6313      	str	r3, [r2, #48]	; 0x30
 80018d4:	4b41      	ldr	r3, [pc, #260]	; (80019dc <HAL_SPI_MspInit+0x158>)
 80018d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d8:	f003 0320 	and.w	r3, r3, #32
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI
    PF8     ------> SPI5_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 80018e0:	f44f 7360 	mov.w	r3, #896	; 0x380
 80018e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e6:	2302      	movs	r3, #2
 80018e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ee:	2303      	movs	r3, #3
 80018f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80018f2:	2305      	movs	r3, #5
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018f6:	f107 0314 	add.w	r3, r7, #20
 80018fa:	4619      	mov	r1, r3
 80018fc:	4838      	ldr	r0, [pc, #224]	; (80019e0 <HAL_SPI_MspInit+0x15c>)
 80018fe:	f003 fae7 	bl	8004ed0 <HAL_GPIO_Init>

    /* SPI5 DMA Init */
    /* SPI5_RX Init */
    hdma_spi5_rx.Instance = DMA2_Stream3;
 8001902:	4b38      	ldr	r3, [pc, #224]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 8001904:	4a38      	ldr	r2, [pc, #224]	; (80019e8 <HAL_SPI_MspInit+0x164>)
 8001906:	601a      	str	r2, [r3, #0]
    hdma_spi5_rx.Init.Channel = DMA_CHANNEL_2;
 8001908:	4b36      	ldr	r3, [pc, #216]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 800190a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800190e:	605a      	str	r2, [r3, #4]
    hdma_spi5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001910:	4b34      	ldr	r3, [pc, #208]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 8001912:	2200      	movs	r2, #0
 8001914:	609a      	str	r2, [r3, #8]
    hdma_spi5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001916:	4b33      	ldr	r3, [pc, #204]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 8001918:	2200      	movs	r2, #0
 800191a:	60da      	str	r2, [r3, #12]
    hdma_spi5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800191c:	4b31      	ldr	r3, [pc, #196]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 800191e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001922:	611a      	str	r2, [r3, #16]
    hdma_spi5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001924:	4b2f      	ldr	r3, [pc, #188]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 8001926:	2200      	movs	r2, #0
 8001928:	615a      	str	r2, [r3, #20]
    hdma_spi5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800192a:	4b2e      	ldr	r3, [pc, #184]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 800192c:	2200      	movs	r2, #0
 800192e:	619a      	str	r2, [r3, #24]
    hdma_spi5_rx.Init.Mode = DMA_NORMAL;
 8001930:	4b2c      	ldr	r3, [pc, #176]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 8001932:	2200      	movs	r2, #0
 8001934:	61da      	str	r2, [r3, #28]
    hdma_spi5_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001936:	4b2b      	ldr	r3, [pc, #172]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 8001938:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800193c:	621a      	str	r2, [r3, #32]
    hdma_spi5_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800193e:	4b29      	ldr	r3, [pc, #164]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 8001940:	2204      	movs	r2, #4
 8001942:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi5_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001944:	4b27      	ldr	r3, [pc, #156]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 8001946:	2203      	movs	r2, #3
 8001948:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi5_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 800194a:	4b26      	ldr	r3, [pc, #152]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 800194c:	2200      	movs	r2, #0
 800194e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi5_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001950:	4b24      	ldr	r3, [pc, #144]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 8001952:	2200      	movs	r2, #0
 8001954:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi5_rx) != HAL_OK)
 8001956:	4823      	ldr	r0, [pc, #140]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 8001958:	f002 ff28 	bl	80047ac <HAL_DMA_Init>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <HAL_SPI_MspInit+0xe2>
    {
      Error_Handler();
 8001962:	f7ff ff53 	bl	800180c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi5_rx);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a1e      	ldr	r2, [pc, #120]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 800196a:	64da      	str	r2, [r3, #76]	; 0x4c
 800196c:	4a1d      	ldr	r2, [pc, #116]	; (80019e4 <HAL_SPI_MspInit+0x160>)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI5_TX Init */
    hdma_spi5_tx.Instance = DMA2_Stream4;
 8001972:	4b1e      	ldr	r3, [pc, #120]	; (80019ec <HAL_SPI_MspInit+0x168>)
 8001974:	4a1e      	ldr	r2, [pc, #120]	; (80019f0 <HAL_SPI_MspInit+0x16c>)
 8001976:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Channel = DMA_CHANNEL_2;
 8001978:	4b1c      	ldr	r3, [pc, #112]	; (80019ec <HAL_SPI_MspInit+0x168>)
 800197a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800197e:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001980:	4b1a      	ldr	r3, [pc, #104]	; (80019ec <HAL_SPI_MspInit+0x168>)
 8001982:	2240      	movs	r2, #64	; 0x40
 8001984:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001986:	4b19      	ldr	r3, [pc, #100]	; (80019ec <HAL_SPI_MspInit+0x168>)
 8001988:	2200      	movs	r2, #0
 800198a:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 800198c:	4b17      	ldr	r3, [pc, #92]	; (80019ec <HAL_SPI_MspInit+0x168>)
 800198e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001992:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001994:	4b15      	ldr	r3, [pc, #84]	; (80019ec <HAL_SPI_MspInit+0x168>)
 8001996:	2200      	movs	r2, #0
 8001998:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800199a:	4b14      	ldr	r3, [pc, #80]	; (80019ec <HAL_SPI_MspInit+0x168>)
 800199c:	2200      	movs	r2, #0
 800199e:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 80019a0:	4b12      	ldr	r3, [pc, #72]	; (80019ec <HAL_SPI_MspInit+0x168>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80019a6:	4b11      	ldr	r3, [pc, #68]	; (80019ec <HAL_SPI_MspInit+0x168>)
 80019a8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80019ac:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019ae:	4b0f      	ldr	r3, [pc, #60]	; (80019ec <HAL_SPI_MspInit+0x168>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 80019b4:	480d      	ldr	r0, [pc, #52]	; (80019ec <HAL_SPI_MspInit+0x168>)
 80019b6:	f002 fef9 	bl	80047ac <HAL_DMA_Init>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <HAL_SPI_MspInit+0x140>
    {
      Error_Handler();
 80019c0:	f7ff ff24 	bl	800180c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi5_tx);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4a09      	ldr	r2, [pc, #36]	; (80019ec <HAL_SPI_MspInit+0x168>)
 80019c8:	649a      	str	r2, [r3, #72]	; 0x48
 80019ca:	4a08      	ldr	r2, [pc, #32]	; (80019ec <HAL_SPI_MspInit+0x168>)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 80019d0:	bf00      	nop
 80019d2:	3728      	adds	r7, #40	; 0x28
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40015000 	.word	0x40015000
 80019dc:	40023800 	.word	0x40023800
 80019e0:	40021400 	.word	0x40021400
 80019e4:	2000989c 	.word	0x2000989c
 80019e8:	40026458 	.word	0x40026458
 80019ec:	200098fc 	.word	0x200098fc
 80019f0:	40026470 	.word	0x40026470

080019f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	607b      	str	r3, [r7, #4]
 80019fe:	4b21      	ldr	r3, [pc, #132]	; (8001a84 <HAL_MspInit+0x90>)
 8001a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a02:	4a20      	ldr	r2, [pc, #128]	; (8001a84 <HAL_MspInit+0x90>)
 8001a04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a08:	6453      	str	r3, [r2, #68]	; 0x44
 8001a0a:	4b1e      	ldr	r3, [pc, #120]	; (8001a84 <HAL_MspInit+0x90>)
 8001a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a12:	607b      	str	r3, [r7, #4]
 8001a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	603b      	str	r3, [r7, #0]
 8001a1a:	4b1a      	ldr	r3, [pc, #104]	; (8001a84 <HAL_MspInit+0x90>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1e:	4a19      	ldr	r2, [pc, #100]	; (8001a84 <HAL_MspInit+0x90>)
 8001a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a24:	6413      	str	r3, [r2, #64]	; 0x40
 8001a26:	4b17      	ldr	r3, [pc, #92]	; (8001a84 <HAL_MspInit+0x90>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a2e:	603b      	str	r3, [r7, #0]
 8001a30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8001a32:	2200      	movs	r2, #0
 8001a34:	2101      	movs	r1, #1
 8001a36:	f06f 000b 	mvn.w	r0, #11
 8001a3a:	f002 fe8d 	bl	8004758 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 2, 0);
 8001a3e:	2200      	movs	r2, #0
 8001a40:	2102      	movs	r1, #2
 8001a42:	f06f 000a 	mvn.w	r0, #10
 8001a46:	f002 fe87 	bl	8004758 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 3, 0);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2103      	movs	r1, #3
 8001a4e:	f06f 0009 	mvn.w	r0, #9
 8001a52:	f002 fe81 	bl	8004758 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 4, 0);
 8001a56:	2200      	movs	r2, #0
 8001a58:	2104      	movs	r1, #4
 8001a5a:	f06f 0004 	mvn.w	r0, #4
 8001a5e:	f002 fe7b 	bl	8004758 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 5, 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2105      	movs	r1, #5
 8001a66:	f06f 0003 	mvn.w	r0, #3
 8001a6a:	f002 fe75 	bl	8004758 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a6e:	2200      	movs	r2, #0
 8001a70:	210f      	movs	r1, #15
 8001a72:	f06f 0001 	mvn.w	r0, #1
 8001a76:	f002 fe6f 	bl	8004758 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40023800 	.word	0x40023800

08001a88 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b08c      	sub	sp, #48	; 0x30
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a90:	2300      	movs	r3, #0
 8001a92:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001a94:	2300      	movs	r3, #0
 8001a96:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 8001a98:	2200      	movs	r2, #0
 8001a9a:	6879      	ldr	r1, [r7, #4]
 8001a9c:	201d      	movs	r0, #29
 8001a9e:	f002 fe5b 	bl	8004758 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001aa2:	201d      	movs	r0, #29
 8001aa4:	f002 fe74 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	4b1f      	ldr	r3, [pc, #124]	; (8001b2c <HAL_InitTick+0xa4>)
 8001aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab0:	4a1e      	ldr	r2, [pc, #120]	; (8001b2c <HAL_InitTick+0xa4>)
 8001ab2:	f043 0302 	orr.w	r3, r3, #2
 8001ab6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab8:	4b1c      	ldr	r3, [pc, #112]	; (8001b2c <HAL_InitTick+0xa4>)
 8001aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abc:	f003 0302 	and.w	r3, r3, #2
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ac4:	f107 0210 	add.w	r2, r7, #16
 8001ac8:	f107 0314 	add.w	r3, r7, #20
 8001acc:	4611      	mov	r1, r2
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f004 f828 	bl	8005b24 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001ad4:	f003 fffe 	bl	8005ad4 <HAL_RCC_GetPCLK1Freq>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ae0:	4a13      	ldr	r2, [pc, #76]	; (8001b30 <HAL_InitTick+0xa8>)
 8001ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae6:	0c9b      	lsrs	r3, r3, #18
 8001ae8:	3b01      	subs	r3, #1
 8001aea:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001aec:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <HAL_InitTick+0xac>)
 8001aee:	4a12      	ldr	r2, [pc, #72]	; (8001b38 <HAL_InitTick+0xb0>)
 8001af0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8001af2:	4b10      	ldr	r3, [pc, #64]	; (8001b34 <HAL_InitTick+0xac>)
 8001af4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001af8:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8001afa:	4a0e      	ldr	r2, [pc, #56]	; (8001b34 <HAL_InitTick+0xac>)
 8001afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001afe:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8001b00:	4b0c      	ldr	r3, [pc, #48]	; (8001b34 <HAL_InitTick+0xac>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b06:	4b0b      	ldr	r3, [pc, #44]	; (8001b34 <HAL_InitTick+0xac>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8001b0c:	4809      	ldr	r0, [pc, #36]	; (8001b34 <HAL_InitTick+0xac>)
 8001b0e:	f004 f89f 	bl	8005c50 <HAL_TIM_Base_Init>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d104      	bne.n	8001b22 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 8001b18:	4806      	ldr	r0, [pc, #24]	; (8001b34 <HAL_InitTick+0xac>)
 8001b1a:	f004 f8c4 	bl	8005ca6 <HAL_TIM_Base_Start_IT>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	e000      	b.n	8001b24 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3730      	adds	r7, #48	; 0x30
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	431bde83 	.word	0x431bde83
 8001b34:	2000995c 	.word	0x2000995c
 8001b38:	40000400 	.word	0x40000400

08001b3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b40:	e7fe      	b.n	8001b40 <NMI_Handler+0x4>

08001b42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b42:	b480      	push	{r7}
 8001b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b46:	e7fe      	b.n	8001b46 <HardFault_Handler+0x4>

08001b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b4c:	e7fe      	b.n	8001b4c <MemManage_Handler+0x4>

08001b4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b52:	e7fe      	b.n	8001b52 <BusFault_Handler+0x4>

08001b54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b58:	e7fe      	b.n	8001b58 <UsageFault_Handler+0x4>

08001b5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001b6c:	2008      	movs	r0, #8
 8001b6e:	f003 fb75 	bl	800525c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 8001b7c:	4802      	ldr	r0, [pc, #8]	; (8001b88 <DMA1_Stream3_IRQHandler+0x10>)
 8001b7e:	f002 ff3d 	bl	80049fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	20009abc 	.word	0x20009abc

08001b8c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001b90:	4802      	ldr	r0, [pc, #8]	; (8001b9c <CAN1_RX0_IRQHandler+0x10>)
 8001b92:	f002 faf9 	bl	8004188 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	200097ec 	.word	0x200097ec

08001ba0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001ba4:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001ba8:	f003 fb58 	bl	800525c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001bac:	bf00      	nop
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001bb4:	4802      	ldr	r0, [pc, #8]	; (8001bc0 <TIM3_IRQHandler+0x10>)
 8001bb6:	f004 f903 	bl	8005dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	2000995c 	.word	0x2000995c

08001bc4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001bc8:	4802      	ldr	r0, [pc, #8]	; (8001bd4 <DMA2_Stream1_IRQHandler+0x10>)
 8001bca:	f002 ff17 	bl	80049fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20009a1c 	.word	0x20009a1c

08001bd8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001bdc:	4802      	ldr	r0, [pc, #8]	; (8001be8 <DMA2_Stream2_IRQHandler+0x10>)
 8001bde:	f002 ff0d 	bl	80049fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20009b1c 	.word	0x20009b1c

08001bec <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_rx);
 8001bf0:	4802      	ldr	r0, [pc, #8]	; (8001bfc <DMA2_Stream3_IRQHandler+0x10>)
 8001bf2:	f002 ff03 	bl	80049fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	2000989c 	.word	0x2000989c

08001c00 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 8001c04:	4802      	ldr	r0, [pc, #8]	; (8001c10 <DMA2_Stream4_IRQHandler+0x10>)
 8001c06:	f002 fef9 	bl	80049fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	200098fc 	.word	0x200098fc

08001c14 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001c18:	4802      	ldr	r0, [pc, #8]	; (8001c24 <CAN2_RX0_IRQHandler+0x10>)
 8001c1a:	f002 fab5 	bl	8004188 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	200097c4 	.word	0x200097c4

08001c28 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001c2c:	4802      	ldr	r0, [pc, #8]	; (8001c38 <USART6_IRQHandler+0x10>)
 8001c2e:	f004 ffef 	bl	8006c10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	20009bbc 	.word	0x20009bbc

08001c3c <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8001c40:	4802      	ldr	r0, [pc, #8]	; (8001c4c <UART7_IRQHandler+0x10>)
 8001c42:	f004 ffe5 	bl	8006c10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20009a7c 	.word	0x20009a7c

08001c50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c54:	4b08      	ldr	r3, [pc, #32]	; (8001c78 <SystemInit+0x28>)
 8001c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c5a:	4a07      	ldr	r2, [pc, #28]	; (8001c78 <SystemInit+0x28>)
 8001c5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c64:	4b04      	ldr	r3, [pc, #16]	; (8001c78 <SystemInit+0x28>)
 8001c66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c6a:	609a      	str	r2, [r3, #8]
#endif
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	e000ed00 	.word	0xe000ed00

08001c7c <MX_TIM4_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim12;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b08a      	sub	sp, #40	; 0x28
 8001c80:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c82:	f107 0320 	add.w	r3, r7, #32
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c8c:	1d3b      	adds	r3, r7, #4
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	609a      	str	r2, [r3, #8]
 8001c96:	60da      	str	r2, [r3, #12]
 8001c98:	611a      	str	r2, [r3, #16]
 8001c9a:	615a      	str	r2, [r3, #20]
 8001c9c:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8001c9e:	4b22      	ldr	r3, [pc, #136]	; (8001d28 <MX_TIM4_Init+0xac>)
 8001ca0:	4a22      	ldr	r2, [pc, #136]	; (8001d2c <MX_TIM4_Init+0xb0>)
 8001ca2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84;
 8001ca4:	4b20      	ldr	r3, [pc, #128]	; (8001d28 <MX_TIM4_Init+0xac>)
 8001ca6:	2254      	movs	r2, #84	; 0x54
 8001ca8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001caa:	4b1f      	ldr	r3, [pc, #124]	; (8001d28 <MX_TIM4_Init+0xac>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8001cb0:	4b1d      	ldr	r3, [pc, #116]	; (8001d28 <MX_TIM4_Init+0xac>)
 8001cb2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001cb6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb8:	4b1b      	ldr	r3, [pc, #108]	; (8001d28 <MX_TIM4_Init+0xac>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cbe:	4b1a      	ldr	r3, [pc, #104]	; (8001d28 <MX_TIM4_Init+0xac>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001cc4:	4818      	ldr	r0, [pc, #96]	; (8001d28 <MX_TIM4_Init+0xac>)
 8001cc6:	f004 f812 	bl	8005cee <HAL_TIM_PWM_Init>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001cd0:	f7ff fd9c 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cdc:	f107 0320 	add.w	r3, r7, #32
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4811      	ldr	r0, [pc, #68]	; (8001d28 <MX_TIM4_Init+0xac>)
 8001ce4:	f004 fe36 	bl	8006954 <HAL_TIMEx_MasterConfigSynchronization>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001cee:	f7ff fd8d 	bl	800180c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cf2:	2360      	movs	r3, #96	; 0x60
 8001cf4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d02:	1d3b      	adds	r3, r7, #4
 8001d04:	2200      	movs	r2, #0
 8001d06:	4619      	mov	r1, r3
 8001d08:	4807      	ldr	r0, [pc, #28]	; (8001d28 <MX_TIM4_Init+0xac>)
 8001d0a:	f004 f961 	bl	8005fd0 <HAL_TIM_PWM_ConfigChannel>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001d14:	f7ff fd7a 	bl	800180c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8001d18:	4803      	ldr	r0, [pc, #12]	; (8001d28 <MX_TIM4_Init+0xac>)
 8001d1a:	f000 f8af 	bl	8001e7c <HAL_TIM_MspPostInit>

}
 8001d1e:	bf00      	nop
 8001d20:	3728      	adds	r7, #40	; 0x28
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	2000999c 	.word	0x2000999c
 8001d2c:	40000800 	.word	0x40000800

08001d30 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b08c      	sub	sp, #48	; 0x30
 8001d34:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d36:	f107 0320 	add.w	r3, r7, #32
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]
 8001d3e:	605a      	str	r2, [r3, #4]
 8001d40:	609a      	str	r2, [r3, #8]
 8001d42:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d44:	1d3b      	adds	r3, r7, #4
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	605a      	str	r2, [r3, #4]
 8001d4c:	609a      	str	r2, [r3, #8]
 8001d4e:	60da      	str	r2, [r3, #12]
 8001d50:	611a      	str	r2, [r3, #16]
 8001d52:	615a      	str	r2, [r3, #20]
 8001d54:	619a      	str	r2, [r3, #24]

  htim12.Instance = TIM12;
 8001d56:	4b25      	ldr	r3, [pc, #148]	; (8001dec <MX_TIM12_Init+0xbc>)
 8001d58:	4a25      	ldr	r2, [pc, #148]	; (8001df0 <MX_TIM12_Init+0xc0>)
 8001d5a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 84;
 8001d5c:	4b23      	ldr	r3, [pc, #140]	; (8001dec <MX_TIM12_Init+0xbc>)
 8001d5e:	2254      	movs	r2, #84	; 0x54
 8001d60:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d62:	4b22      	ldr	r3, [pc, #136]	; (8001dec <MX_TIM12_Init+0xbc>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000;
 8001d68:	4b20      	ldr	r3, [pc, #128]	; (8001dec <MX_TIM12_Init+0xbc>)
 8001d6a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d6e:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d70:	4b1e      	ldr	r3, [pc, #120]	; (8001dec <MX_TIM12_Init+0xbc>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d76:	4b1d      	ldr	r3, [pc, #116]	; (8001dec <MX_TIM12_Init+0xbc>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001d7c:	481b      	ldr	r0, [pc, #108]	; (8001dec <MX_TIM12_Init+0xbc>)
 8001d7e:	f003 ff67 	bl	8005c50 <HAL_TIM_Base_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001d88:	f7ff fd40 	bl	800180c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d90:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001d92:	f107 0320 	add.w	r3, r7, #32
 8001d96:	4619      	mov	r1, r3
 8001d98:	4814      	ldr	r0, [pc, #80]	; (8001dec <MX_TIM12_Init+0xbc>)
 8001d9a:	f004 f9df 	bl	800615c <HAL_TIM_ConfigClockSource>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001da4:	f7ff fd32 	bl	800180c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001da8:	4810      	ldr	r0, [pc, #64]	; (8001dec <MX_TIM12_Init+0xbc>)
 8001daa:	f003 ffa0 	bl	8005cee <HAL_TIM_PWM_Init>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001db4:	f7ff fd2a 	bl	800180c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001db8:	2360      	movs	r3, #96	; 0x60
 8001dba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dc8:	1d3b      	adds	r3, r7, #4
 8001dca:	2200      	movs	r2, #0
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4807      	ldr	r0, [pc, #28]	; (8001dec <MX_TIM12_Init+0xbc>)
 8001dd0:	f004 f8fe 	bl	8005fd0 <HAL_TIM_PWM_ConfigChannel>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8001dda:	f7ff fd17 	bl	800180c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
 8001dde:	4803      	ldr	r0, [pc, #12]	; (8001dec <MX_TIM12_Init+0xbc>)
 8001de0:	f000 f84c 	bl	8001e7c <HAL_TIM_MspPostInit>

}
 8001de4:	bf00      	nop
 8001de6:	3730      	adds	r7, #48	; 0x30
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	200099dc 	.word	0x200099dc
 8001df0:	40001800 	.word	0x40001800

08001df4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a0b      	ldr	r2, [pc, #44]	; (8001e30 <HAL_TIM_PWM_MspInit+0x3c>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d10d      	bne.n	8001e22 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	4b0a      	ldr	r3, [pc, #40]	; (8001e34 <HAL_TIM_PWM_MspInit+0x40>)
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0e:	4a09      	ldr	r2, [pc, #36]	; (8001e34 <HAL_TIM_PWM_MspInit+0x40>)
 8001e10:	f043 0304 	orr.w	r3, r3, #4
 8001e14:	6413      	str	r3, [r2, #64]	; 0x40
 8001e16:	4b07      	ldr	r3, [pc, #28]	; (8001e34 <HAL_TIM_PWM_MspInit+0x40>)
 8001e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1a:	f003 0304 	and.w	r3, r3, #4
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001e22:	bf00      	nop
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	40000800 	.word	0x40000800
 8001e34:	40023800 	.word	0x40023800

08001e38 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM12)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a0b      	ldr	r2, [pc, #44]	; (8001e74 <HAL_TIM_Base_MspInit+0x3c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d10d      	bne.n	8001e66 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	4b0a      	ldr	r3, [pc, #40]	; (8001e78 <HAL_TIM_Base_MspInit+0x40>)
 8001e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e52:	4a09      	ldr	r2, [pc, #36]	; (8001e78 <HAL_TIM_Base_MspInit+0x40>)
 8001e54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e58:	6413      	str	r3, [r2, #64]	; 0x40
 8001e5a:	4b07      	ldr	r3, [pc, #28]	; (8001e78 <HAL_TIM_Base_MspInit+0x40>)
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8001e66:	bf00      	nop
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	40001800 	.word	0x40001800
 8001e78:	40023800 	.word	0x40023800

08001e7c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b08a      	sub	sp, #40	; 0x28
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e84:	f107 0314 	add.w	r3, r7, #20
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	605a      	str	r2, [r3, #4]
 8001e8e:	609a      	str	r2, [r3, #8]
 8001e90:	60da      	str	r2, [r3, #12]
 8001e92:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a24      	ldr	r2, [pc, #144]	; (8001f2c <HAL_TIM_MspPostInit+0xb0>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d11f      	bne.n	8001ede <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	613b      	str	r3, [r7, #16]
 8001ea2:	4b23      	ldr	r3, [pc, #140]	; (8001f30 <HAL_TIM_MspPostInit+0xb4>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea6:	4a22      	ldr	r2, [pc, #136]	; (8001f30 <HAL_TIM_MspPostInit+0xb4>)
 8001ea8:	f043 0308 	orr.w	r3, r3, #8
 8001eac:	6313      	str	r3, [r2, #48]	; 0x30
 8001eae:	4b20      	ldr	r3, [pc, #128]	; (8001f30 <HAL_TIM_MspPostInit+0xb4>)
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb2:	f003 0308 	and.w	r3, r3, #8
 8001eb6:	613b      	str	r3, [r7, #16]
 8001eb8:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001eba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ebe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ed0:	f107 0314 	add.w	r3, r7, #20
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4817      	ldr	r0, [pc, #92]	; (8001f34 <HAL_TIM_MspPostInit+0xb8>)
 8001ed8:	f002 fffa 	bl	8004ed0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8001edc:	e022      	b.n	8001f24 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM12)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a15      	ldr	r2, [pc, #84]	; (8001f38 <HAL_TIM_MspPostInit+0xbc>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d11d      	bne.n	8001f24 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	4b10      	ldr	r3, [pc, #64]	; (8001f30 <HAL_TIM_MspPostInit+0xb4>)
 8001eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef0:	4a0f      	ldr	r2, [pc, #60]	; (8001f30 <HAL_TIM_MspPostInit+0xb4>)
 8001ef2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ef6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef8:	4b0d      	ldr	r3, [pc, #52]	; (8001f30 <HAL_TIM_MspPostInit+0xb4>)
 8001efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f00:	60fb      	str	r3, [r7, #12]
 8001f02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f04:	2340      	movs	r3, #64	; 0x40
 8001f06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f10:	2300      	movs	r3, #0
 8001f12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001f14:	2309      	movs	r3, #9
 8001f16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001f18:	f107 0314 	add.w	r3, r7, #20
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4807      	ldr	r0, [pc, #28]	; (8001f3c <HAL_TIM_MspPostInit+0xc0>)
 8001f20:	f002 ffd6 	bl	8004ed0 <HAL_GPIO_Init>
}
 8001f24:	bf00      	nop
 8001f26:	3728      	adds	r7, #40	; 0x28
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40000800 	.word	0x40000800
 8001f30:	40023800 	.word	0x40023800
 8001f34:	40020c00 	.word	0x40020c00
 8001f38:	40001800 	.word	0x40001800
 8001f3c:	40021c00 	.word	0x40021c00

08001f40 <MX_UART7_Init>:
DMA_HandleTypeDef hdma_usart1_rx;
DMA_HandleTypeDef hdma_usart6_rx;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 8001f44:	4b11      	ldr	r3, [pc, #68]	; (8001f8c <MX_UART7_Init+0x4c>)
 8001f46:	4a12      	ldr	r2, [pc, #72]	; (8001f90 <MX_UART7_Init+0x50>)
 8001f48:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001f4a:	4b10      	ldr	r3, [pc, #64]	; (8001f8c <MX_UART7_Init+0x4c>)
 8001f4c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f50:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001f52:	4b0e      	ldr	r3, [pc, #56]	; (8001f8c <MX_UART7_Init+0x4c>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001f58:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <MX_UART7_Init+0x4c>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001f5e:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <MX_UART7_Init+0x4c>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001f64:	4b09      	ldr	r3, [pc, #36]	; (8001f8c <MX_UART7_Init+0x4c>)
 8001f66:	220c      	movs	r2, #12
 8001f68:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f6a:	4b08      	ldr	r3, [pc, #32]	; (8001f8c <MX_UART7_Init+0x4c>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f70:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <MX_UART7_Init+0x4c>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001f76:	4805      	ldr	r0, [pc, #20]	; (8001f8c <MX_UART7_Init+0x4c>)
 8001f78:	f004 fd7c 	bl	8006a74 <HAL_UART_Init>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <MX_UART7_Init+0x46>
  {
    Error_Handler();
 8001f82:	f7ff fc43 	bl	800180c <Error_Handler>
  }

}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20009a7c 	.word	0x20009a7c
 8001f90:	40007800 	.word	0x40007800

08001f94 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001f98:	4b11      	ldr	r3, [pc, #68]	; (8001fe0 <MX_USART1_UART_Init+0x4c>)
 8001f9a:	4a12      	ldr	r2, [pc, #72]	; (8001fe4 <MX_USART1_UART_Init+0x50>)
 8001f9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 8001f9e:	4b10      	ldr	r3, [pc, #64]	; (8001fe0 <MX_USART1_UART_Init+0x4c>)
 8001fa0:	4a11      	ldr	r2, [pc, #68]	; (8001fe8 <MX_USART1_UART_Init+0x54>)
 8001fa2:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8001fa4:	4b0e      	ldr	r3, [pc, #56]	; (8001fe0 <MX_USART1_UART_Init+0x4c>)
 8001fa6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001faa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fac:	4b0c      	ldr	r3, [pc, #48]	; (8001fe0 <MX_USART1_UART_Init+0x4c>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8001fb2:	4b0b      	ldr	r3, [pc, #44]	; (8001fe0 <MX_USART1_UART_Init+0x4c>)
 8001fb4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fb8:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8001fba:	4b09      	ldr	r3, [pc, #36]	; (8001fe0 <MX_USART1_UART_Init+0x4c>)
 8001fbc:	2204      	movs	r2, #4
 8001fbe:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fc0:	4b07      	ldr	r3, [pc, #28]	; (8001fe0 <MX_USART1_UART_Init+0x4c>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fc6:	4b06      	ldr	r3, [pc, #24]	; (8001fe0 <MX_USART1_UART_Init+0x4c>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fcc:	4804      	ldr	r0, [pc, #16]	; (8001fe0 <MX_USART1_UART_Init+0x4c>)
 8001fce:	f004 fd51 	bl	8006a74 <HAL_UART_Init>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 8001fd8:	f7ff fc18 	bl	800180c <Error_Handler>
  }

}
 8001fdc:	bf00      	nop
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20009b7c 	.word	0x20009b7c
 8001fe4:	40011000 	.word	0x40011000
 8001fe8:	000186a0 	.word	0x000186a0

08001fec <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8001ff0:	4b11      	ldr	r3, [pc, #68]	; (8002038 <MX_USART6_UART_Init+0x4c>)
 8001ff2:	4a12      	ldr	r2, [pc, #72]	; (800203c <MX_USART6_UART_Init+0x50>)
 8001ff4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001ff6:	4b10      	ldr	r3, [pc, #64]	; (8002038 <MX_USART6_UART_Init+0x4c>)
 8001ff8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ffc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001ffe:	4b0e      	ldr	r3, [pc, #56]	; (8002038 <MX_USART6_UART_Init+0x4c>)
 8002000:	2200      	movs	r2, #0
 8002002:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002004:	4b0c      	ldr	r3, [pc, #48]	; (8002038 <MX_USART6_UART_Init+0x4c>)
 8002006:	2200      	movs	r2, #0
 8002008:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800200a:	4b0b      	ldr	r3, [pc, #44]	; (8002038 <MX_USART6_UART_Init+0x4c>)
 800200c:	2200      	movs	r2, #0
 800200e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_RX;
 8002010:	4b09      	ldr	r3, [pc, #36]	; (8002038 <MX_USART6_UART_Init+0x4c>)
 8002012:	2204      	movs	r2, #4
 8002014:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002016:	4b08      	ldr	r3, [pc, #32]	; (8002038 <MX_USART6_UART_Init+0x4c>)
 8002018:	2200      	movs	r2, #0
 800201a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800201c:	4b06      	ldr	r3, [pc, #24]	; (8002038 <MX_USART6_UART_Init+0x4c>)
 800201e:	2200      	movs	r2, #0
 8002020:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002022:	4805      	ldr	r0, [pc, #20]	; (8002038 <MX_USART6_UART_Init+0x4c>)
 8002024:	f004 fd26 	bl	8006a74 <HAL_UART_Init>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800202e:	f7ff fbed 	bl	800180c <Error_Handler>
  }

}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	20009bbc 	.word	0x20009bbc
 800203c:	40011400 	.word	0x40011400

08002040 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b08e      	sub	sp, #56	; 0x38
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002048:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]
 8002052:	609a      	str	r2, [r3, #8]
 8002054:	60da      	str	r2, [r3, #12]
 8002056:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a74      	ldr	r2, [pc, #464]	; (8002230 <HAL_UART_MspInit+0x1f0>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d164      	bne.n	800212c <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	623b      	str	r3, [r7, #32]
 8002066:	4b73      	ldr	r3, [pc, #460]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 8002068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206a:	4a72      	ldr	r2, [pc, #456]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 800206c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002070:	6413      	str	r3, [r2, #64]	; 0x40
 8002072:	4b70      	ldr	r3, [pc, #448]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002076:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800207a:	623b      	str	r3, [r7, #32]
 800207c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	61fb      	str	r3, [r7, #28]
 8002082:	4b6c      	ldr	r3, [pc, #432]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	4a6b      	ldr	r2, [pc, #428]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 8002088:	f043 0310 	orr.w	r3, r3, #16
 800208c:	6313      	str	r3, [r2, #48]	; 0x30
 800208e:	4b69      	ldr	r3, [pc, #420]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	f003 0310 	and.w	r3, r3, #16
 8002096:	61fb      	str	r3, [r7, #28]
 8002098:	69fb      	ldr	r3, [r7, #28]
    /**UART7 GPIO Configuration
    PE8     ------> UART7_TX
    PE7     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 800209a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800209e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a0:	2302      	movs	r3, #2
 80020a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020a4:	2301      	movs	r3, #1
 80020a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a8:	2303      	movs	r3, #3
 80020aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80020ac:	2308      	movs	r3, #8
 80020ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020b4:	4619      	mov	r1, r3
 80020b6:	4860      	ldr	r0, [pc, #384]	; (8002238 <HAL_UART_MspInit+0x1f8>)
 80020b8:	f002 ff0a 	bl	8004ed0 <HAL_GPIO_Init>

    /* UART7 DMA Init */
    /* UART7_RX Init */
    hdma_uart7_rx.Instance = DMA1_Stream3;
 80020bc:	4b5f      	ldr	r3, [pc, #380]	; (800223c <HAL_UART_MspInit+0x1fc>)
 80020be:	4a60      	ldr	r2, [pc, #384]	; (8002240 <HAL_UART_MspInit+0x200>)
 80020c0:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Channel = DMA_CHANNEL_5;
 80020c2:	4b5e      	ldr	r3, [pc, #376]	; (800223c <HAL_UART_MspInit+0x1fc>)
 80020c4:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80020c8:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020ca:	4b5c      	ldr	r3, [pc, #368]	; (800223c <HAL_UART_MspInit+0x1fc>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020d0:	4b5a      	ldr	r3, [pc, #360]	; (800223c <HAL_UART_MspInit+0x1fc>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020d6:	4b59      	ldr	r3, [pc, #356]	; (800223c <HAL_UART_MspInit+0x1fc>)
 80020d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020dc:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020de:	4b57      	ldr	r3, [pc, #348]	; (800223c <HAL_UART_MspInit+0x1fc>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020e4:	4b55      	ldr	r3, [pc, #340]	; (800223c <HAL_UART_MspInit+0x1fc>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_CIRCULAR;
 80020ea:	4b54      	ldr	r3, [pc, #336]	; (800223c <HAL_UART_MspInit+0x1fc>)
 80020ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020f0:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 80020f2:	4b52      	ldr	r3, [pc, #328]	; (800223c <HAL_UART_MspInit+0x1fc>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020f8:	4b50      	ldr	r3, [pc, #320]	; (800223c <HAL_UART_MspInit+0x1fc>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 80020fe:	484f      	ldr	r0, [pc, #316]	; (800223c <HAL_UART_MspInit+0x1fc>)
 8002100:	f002 fb54 	bl	80047ac <HAL_DMA_Init>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800210a:	f7ff fb7f 	bl	800180c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a4a      	ldr	r2, [pc, #296]	; (800223c <HAL_UART_MspInit+0x1fc>)
 8002112:	635a      	str	r2, [r3, #52]	; 0x34
 8002114:	4a49      	ldr	r2, [pc, #292]	; (800223c <HAL_UART_MspInit+0x1fc>)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 5, 0);
 800211a:	2200      	movs	r2, #0
 800211c:	2105      	movs	r1, #5
 800211e:	2052      	movs	r0, #82	; 0x52
 8002120:	f002 fb1a 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8002124:	2052      	movs	r0, #82	; 0x52
 8002126:	f002 fb33 	bl	8004790 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800212a:	e0fe      	b.n	800232a <HAL_UART_MspInit+0x2ea>
  else if(uartHandle->Instance==USART1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a44      	ldr	r2, [pc, #272]	; (8002244 <HAL_UART_MspInit+0x204>)
 8002132:	4293      	cmp	r3, r2
 8002134:	f040 8090 	bne.w	8002258 <HAL_UART_MspInit+0x218>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002138:	2300      	movs	r3, #0
 800213a:	61bb      	str	r3, [r7, #24]
 800213c:	4b3d      	ldr	r3, [pc, #244]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 800213e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002140:	4a3c      	ldr	r2, [pc, #240]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 8002142:	f043 0310 	orr.w	r3, r3, #16
 8002146:	6453      	str	r3, [r2, #68]	; 0x44
 8002148:	4b3a      	ldr	r3, [pc, #232]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 800214a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214c:	f003 0310 	and.w	r3, r3, #16
 8002150:	61bb      	str	r3, [r7, #24]
 8002152:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002154:	2300      	movs	r3, #0
 8002156:	617b      	str	r3, [r7, #20]
 8002158:	4b36      	ldr	r3, [pc, #216]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 800215a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215c:	4a35      	ldr	r2, [pc, #212]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 800215e:	f043 0302 	orr.w	r3, r3, #2
 8002162:	6313      	str	r3, [r2, #48]	; 0x30
 8002164:	4b33      	ldr	r3, [pc, #204]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 8002166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002168:	f003 0302 	and.w	r3, r3, #2
 800216c:	617b      	str	r3, [r7, #20]
 800216e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002170:	2300      	movs	r3, #0
 8002172:	613b      	str	r3, [r7, #16]
 8002174:	4b2f      	ldr	r3, [pc, #188]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 8002176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002178:	4a2e      	ldr	r2, [pc, #184]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 800217a:	f043 0301 	orr.w	r3, r3, #1
 800217e:	6313      	str	r3, [r2, #48]	; 0x30
 8002180:	4b2c      	ldr	r3, [pc, #176]	; (8002234 <HAL_UART_MspInit+0x1f4>)
 8002182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002184:	f003 0301 	and.w	r3, r3, #1
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800218c:	2380      	movs	r3, #128	; 0x80
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002190:	2302      	movs	r3, #2
 8002192:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002198:	2303      	movs	r3, #3
 800219a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800219c:	2307      	movs	r3, #7
 800219e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021a4:	4619      	mov	r1, r3
 80021a6:	4828      	ldr	r0, [pc, #160]	; (8002248 <HAL_UART_MspInit+0x208>)
 80021a8:	f002 fe92 	bl	8004ed0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80021ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b2:	2302      	movs	r3, #2
 80021b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b6:	2300      	movs	r3, #0
 80021b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ba:	2303      	movs	r3, #3
 80021bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021be:	2307      	movs	r3, #7
 80021c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021c6:	4619      	mov	r1, r3
 80021c8:	4820      	ldr	r0, [pc, #128]	; (800224c <HAL_UART_MspInit+0x20c>)
 80021ca:	f002 fe81 	bl	8004ed0 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80021ce:	4b20      	ldr	r3, [pc, #128]	; (8002250 <HAL_UART_MspInit+0x210>)
 80021d0:	4a20      	ldr	r2, [pc, #128]	; (8002254 <HAL_UART_MspInit+0x214>)
 80021d2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80021d4:	4b1e      	ldr	r3, [pc, #120]	; (8002250 <HAL_UART_MspInit+0x210>)
 80021d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021da:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021dc:	4b1c      	ldr	r3, [pc, #112]	; (8002250 <HAL_UART_MspInit+0x210>)
 80021de:	2200      	movs	r2, #0
 80021e0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021e2:	4b1b      	ldr	r3, [pc, #108]	; (8002250 <HAL_UART_MspInit+0x210>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021e8:	4b19      	ldr	r3, [pc, #100]	; (8002250 <HAL_UART_MspInit+0x210>)
 80021ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021ee:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021f0:	4b17      	ldr	r3, [pc, #92]	; (8002250 <HAL_UART_MspInit+0x210>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021f6:	4b16      	ldr	r3, [pc, #88]	; (8002250 <HAL_UART_MspInit+0x210>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80021fc:	4b14      	ldr	r3, [pc, #80]	; (8002250 <HAL_UART_MspInit+0x210>)
 80021fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002202:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002204:	4b12      	ldr	r3, [pc, #72]	; (8002250 <HAL_UART_MspInit+0x210>)
 8002206:	2200      	movs	r2, #0
 8002208:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800220a:	4b11      	ldr	r3, [pc, #68]	; (8002250 <HAL_UART_MspInit+0x210>)
 800220c:	2200      	movs	r2, #0
 800220e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002210:	480f      	ldr	r0, [pc, #60]	; (8002250 <HAL_UART_MspInit+0x210>)
 8002212:	f002 facb 	bl	80047ac <HAL_DMA_Init>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <HAL_UART_MspInit+0x1e0>
      Error_Handler();
 800221c:	f7ff faf6 	bl	800180c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4a0b      	ldr	r2, [pc, #44]	; (8002250 <HAL_UART_MspInit+0x210>)
 8002224:	635a      	str	r2, [r3, #52]	; 0x34
 8002226:	4a0a      	ldr	r2, [pc, #40]	; (8002250 <HAL_UART_MspInit+0x210>)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800222c:	e07d      	b.n	800232a <HAL_UART_MspInit+0x2ea>
 800222e:	bf00      	nop
 8002230:	40007800 	.word	0x40007800
 8002234:	40023800 	.word	0x40023800
 8002238:	40021000 	.word	0x40021000
 800223c:	20009abc 	.word	0x20009abc
 8002240:	40026058 	.word	0x40026058
 8002244:	40011000 	.word	0x40011000
 8002248:	40020400 	.word	0x40020400
 800224c:	40020000 	.word	0x40020000
 8002250:	20009b1c 	.word	0x20009b1c
 8002254:	40026440 	.word	0x40026440
  else if(uartHandle->Instance==USART6)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a35      	ldr	r2, [pc, #212]	; (8002334 <HAL_UART_MspInit+0x2f4>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d163      	bne.n	800232a <HAL_UART_MspInit+0x2ea>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
 8002266:	4b34      	ldr	r3, [pc, #208]	; (8002338 <HAL_UART_MspInit+0x2f8>)
 8002268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226a:	4a33      	ldr	r2, [pc, #204]	; (8002338 <HAL_UART_MspInit+0x2f8>)
 800226c:	f043 0320 	orr.w	r3, r3, #32
 8002270:	6453      	str	r3, [r2, #68]	; 0x44
 8002272:	4b31      	ldr	r3, [pc, #196]	; (8002338 <HAL_UART_MspInit+0x2f8>)
 8002274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002276:	f003 0320 	and.w	r3, r3, #32
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
 8002282:	4b2d      	ldr	r3, [pc, #180]	; (8002338 <HAL_UART_MspInit+0x2f8>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002286:	4a2c      	ldr	r2, [pc, #176]	; (8002338 <HAL_UART_MspInit+0x2f8>)
 8002288:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800228c:	6313      	str	r3, [r2, #48]	; 0x30
 800228e:	4b2a      	ldr	r3, [pc, #168]	; (8002338 <HAL_UART_MspInit+0x2f8>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 800229a:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 800229e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a0:	2302      	movs	r3, #2
 80022a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a8:	2303      	movs	r3, #3
 80022aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80022ac:	2308      	movs	r3, #8
 80022ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b4:	4619      	mov	r1, r3
 80022b6:	4821      	ldr	r0, [pc, #132]	; (800233c <HAL_UART_MspInit+0x2fc>)
 80022b8:	f002 fe0a 	bl	8004ed0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80022bc:	4b20      	ldr	r3, [pc, #128]	; (8002340 <HAL_UART_MspInit+0x300>)
 80022be:	4a21      	ldr	r2, [pc, #132]	; (8002344 <HAL_UART_MspInit+0x304>)
 80022c0:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80022c2:	4b1f      	ldr	r3, [pc, #124]	; (8002340 <HAL_UART_MspInit+0x300>)
 80022c4:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80022c8:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022ca:	4b1d      	ldr	r3, [pc, #116]	; (8002340 <HAL_UART_MspInit+0x300>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022d0:	4b1b      	ldr	r3, [pc, #108]	; (8002340 <HAL_UART_MspInit+0x300>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022d6:	4b1a      	ldr	r3, [pc, #104]	; (8002340 <HAL_UART_MspInit+0x300>)
 80022d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022dc:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022de:	4b18      	ldr	r3, [pc, #96]	; (8002340 <HAL_UART_MspInit+0x300>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022e4:	4b16      	ldr	r3, [pc, #88]	; (8002340 <HAL_UART_MspInit+0x300>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80022ea:	4b15      	ldr	r3, [pc, #84]	; (8002340 <HAL_UART_MspInit+0x300>)
 80022ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022f0:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022f2:	4b13      	ldr	r3, [pc, #76]	; (8002340 <HAL_UART_MspInit+0x300>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022f8:	4b11      	ldr	r3, [pc, #68]	; (8002340 <HAL_UART_MspInit+0x300>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80022fe:	4810      	ldr	r0, [pc, #64]	; (8002340 <HAL_UART_MspInit+0x300>)
 8002300:	f002 fa54 	bl	80047ac <HAL_DMA_Init>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <HAL_UART_MspInit+0x2ce>
      Error_Handler();
 800230a:	f7ff fa7f 	bl	800180c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a0b      	ldr	r2, [pc, #44]	; (8002340 <HAL_UART_MspInit+0x300>)
 8002312:	635a      	str	r2, [r3, #52]	; 0x34
 8002314:	4a0a      	ldr	r2, [pc, #40]	; (8002340 <HAL_UART_MspInit+0x300>)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 800231a:	2200      	movs	r2, #0
 800231c:	2105      	movs	r1, #5
 800231e:	2047      	movs	r0, #71	; 0x47
 8002320:	f002 fa1a 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002324:	2047      	movs	r0, #71	; 0x47
 8002326:	f002 fa33 	bl	8004790 <HAL_NVIC_EnableIRQ>
}
 800232a:	bf00      	nop
 800232c:	3738      	adds	r7, #56	; 0x38
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40011400 	.word	0x40011400
 8002338:	40023800 	.word	0x40023800
 800233c:	40021800 	.word	0x40021800
 8002340:	20009a1c 	.word	0x20009a1c
 8002344:	40026428 	.word	0x40026428

08002348 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002348:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002380 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800234c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800234e:	e003      	b.n	8002358 <LoopCopyDataInit>

08002350 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002350:	4b0c      	ldr	r3, [pc, #48]	; (8002384 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002352:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002354:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002356:	3104      	adds	r1, #4

08002358 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002358:	480b      	ldr	r0, [pc, #44]	; (8002388 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800235a:	4b0c      	ldr	r3, [pc, #48]	; (800238c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800235c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800235e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002360:	d3f6      	bcc.n	8002350 <CopyDataInit>
  ldr  r2, =_sbss
 8002362:	4a0b      	ldr	r2, [pc, #44]	; (8002390 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002364:	e002      	b.n	800236c <LoopFillZerobss>

08002366 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002366:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002368:	f842 3b04 	str.w	r3, [r2], #4

0800236c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800236c:	4b09      	ldr	r3, [pc, #36]	; (8002394 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800236e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002370:	d3f9      	bcc.n	8002366 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002372:	f7ff fc6d 	bl	8001c50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002376:	f008 fe91 	bl	800b09c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800237a:	f7ff f9a7 	bl	80016cc <main>
  bx  lr    
 800237e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002380:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8002384:	0800c520 	.word	0x0800c520
  ldr  r0, =_sdata
 8002388:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800238c:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8002390:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8002394:	20009e88 	.word	0x20009e88

08002398 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002398:	e7fe      	b.n	8002398 <ADC_IRQHandler>
	...

0800239c <can_ISR>:
/**
 * CAN ISR function, triggered upon RX_FIFO0_MSG_PENDING
 * converts the raw can data to the motor_data struct form as well
 */
void can_ISR(CAN_HandleTypeDef *hcan)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b094      	sub	sp, #80	; 0x50
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
	HAL_CAN_DeactivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL | CAN_IT_RX_FIFO0_OVERRUN);
 80023a4:	210e      	movs	r1, #14
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f001 fec7 	bl	800413a <HAL_CAN_DeactivateNotification>
	if (hcan->Instance == CAN1)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a2f      	ldr	r2, [pc, #188]	; (8002470 <can_ISR+0xd4>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d129      	bne.n	800240a <can_ISR+0x6e>
	{
		CAN_RxHeaderTypeDef rx_msg_header;
		uint8_t rx_buffer[CAN_BUFFER_SIZE];
		can_get_msg(&hcan1, &rx_msg_header, rx_buffer);
 80023b6:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80023ba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80023be:	4619      	mov	r1, r3
 80023c0:	482c      	ldr	r0, [pc, #176]	; (8002474 <can_ISR+0xd8>)
 80023c2:	f7fe fd9a 	bl	8000efa <can_get_msg>
		convert_raw_can_data(rx_msg_header.StdId, rx_buffer);
 80023c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80023ce:	4611      	mov	r1, r2
 80023d0:	4618      	mov	r0, r3
 80023d2:	f000 f859 	bl	8002488 <convert_raw_can_data>
		history[history_index++] = rx_msg_header.StdId;
 80023d6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80023d8:	4b27      	ldr	r3, [pc, #156]	; (8002478 <can_ISR+0xdc>)
 80023da:	881b      	ldrh	r3, [r3, #0]
 80023dc:	1c5a      	adds	r2, r3, #1
 80023de:	b290      	uxth	r0, r2
 80023e0:	4a25      	ldr	r2, [pc, #148]	; (8002478 <can_ISR+0xdc>)
 80023e2:	8010      	strh	r0, [r2, #0]
 80023e4:	461a      	mov	r2, r3
 80023e6:	b289      	uxth	r1, r1
 80023e8:	4b24      	ldr	r3, [pc, #144]	; (800247c <can_ISR+0xe0>)
 80023ea:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		if (history_index >= 10000)
 80023ee:	4b22      	ldr	r3, [pc, #136]	; (8002478 <can_ISR+0xdc>)
 80023f0:	881b      	ldrh	r3, [r3, #0]
 80023f2:	f242 720f 	movw	r2, #9999	; 0x270f
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d902      	bls.n	8002400 <can_ISR+0x64>
		{
			history_index = 0;
 80023fa:	4b1f      	ldr	r3, [pc, #124]	; (8002478 <can_ISR+0xdc>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	801a      	strh	r2, [r3, #0]
		}
		HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL	| CAN_IT_RX_FIFO0_OVERRUN);
 8002400:	210e      	movs	r1, #14
 8002402:	481c      	ldr	r0, [pc, #112]	; (8002474 <can_ISR+0xd8>)
 8002404:	f001 fe73 	bl	80040ee <HAL_CAN_ActivateNotification>
		}

		HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL	| CAN_IT_RX_FIFO0_OVERRUN);
		// something
	}
}
 8002408:	e02d      	b.n	8002466 <can_ISR+0xca>
	else if (hcan->Instance == CAN2)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a1c      	ldr	r2, [pc, #112]	; (8002480 <can_ISR+0xe4>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d128      	bne.n	8002466 <can_ISR+0xca>
		can_get_msg(&hcan2, &rx_msg_header, rx_buffer);
 8002414:	f107 0208 	add.w	r2, r7, #8
 8002418:	f107 0310 	add.w	r3, r7, #16
 800241c:	4619      	mov	r1, r3
 800241e:	4819      	ldr	r0, [pc, #100]	; (8002484 <can_ISR+0xe8>)
 8002420:	f7fe fd6b 	bl	8000efa <can_get_msg>
		convert_raw_can_data(rx_msg_header.StdId, rx_buffer);
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	b29b      	uxth	r3, r3
 8002428:	f107 0208 	add.w	r2, r7, #8
 800242c:	4611      	mov	r1, r2
 800242e:	4618      	mov	r0, r3
 8002430:	f000 f82a 	bl	8002488 <convert_raw_can_data>
		history[history_index++] = rx_msg_header.StdId;
 8002434:	6939      	ldr	r1, [r7, #16]
 8002436:	4b10      	ldr	r3, [pc, #64]	; (8002478 <can_ISR+0xdc>)
 8002438:	881b      	ldrh	r3, [r3, #0]
 800243a:	1c5a      	adds	r2, r3, #1
 800243c:	b290      	uxth	r0, r2
 800243e:	4a0e      	ldr	r2, [pc, #56]	; (8002478 <can_ISR+0xdc>)
 8002440:	8010      	strh	r0, [r2, #0]
 8002442:	461a      	mov	r2, r3
 8002444:	b289      	uxth	r1, r1
 8002446:	4b0d      	ldr	r3, [pc, #52]	; (800247c <can_ISR+0xe0>)
 8002448:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		if (history_index >= 10000)
 800244c:	4b0a      	ldr	r3, [pc, #40]	; (8002478 <can_ISR+0xdc>)
 800244e:	881b      	ldrh	r3, [r3, #0]
 8002450:	f242 720f 	movw	r2, #9999	; 0x270f
 8002454:	4293      	cmp	r3, r2
 8002456:	d902      	bls.n	800245e <can_ISR+0xc2>
			history_index = 0;
 8002458:	4b07      	ldr	r3, [pc, #28]	; (8002478 <can_ISR+0xdc>)
 800245a:	2200      	movs	r2, #0
 800245c:	801a      	strh	r2, [r3, #0]
		HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL	| CAN_IT_RX_FIFO0_OVERRUN);
 800245e:	210e      	movs	r1, #14
 8002460:	4808      	ldr	r0, [pc, #32]	; (8002484 <can_ISR+0xe8>)
 8002462:	f001 fe44 	bl	80040ee <HAL_CAN_ActivateNotification>
}
 8002466:	bf00      	nop
 8002468:	3750      	adds	r7, #80	; 0x50
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40006400 	.word	0x40006400
 8002474:	200097ec 	.word	0x200097ec
 8002478:	20004e64 	.word	0x20004e64
 800247c:	20000044 	.word	0x20000044
 8002480:	40006800 	.word	0x40006800
 8002484:	200097c4 	.word	0x200097c4

08002488 <convert_raw_can_data>:
 *
 * For GM6020 motors, it recenters the motor angle data and converts it to radians.
 */

void convert_raw_can_data(uint16_t motor_id, uint8_t *rx_buffer)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	4603      	mov	r3, r0
 8002490:	6039      	str	r1, [r7, #0]
 8002492:	80fb      	strh	r3, [r7, #6]
	switch(motor_id)
 8002494:	88fb      	ldrh	r3, [r7, #6]
 8002496:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 800249a:	2b09      	cmp	r3, #9
 800249c:	f200 8124 	bhi.w	80026e8 <convert_raw_can_data+0x260>
 80024a0:	a201      	add	r2, pc, #4	; (adr r2, 80024a8 <convert_raw_can_data+0x20>)
 80024a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024a6:	bf00      	nop
 80024a8:	080024d1 	.word	0x080024d1
 80024ac:	080026e9 	.word	0x080026e9
 80024b0:	080026e9 	.word	0x080026e9
 80024b4:	080026e9 	.word	0x080026e9
 80024b8:	08002539 	.word	0x08002539
 80024bc:	08002539 	.word	0x08002539
 80024c0:	080026e9 	.word	0x080026e9
 80024c4:	080026e9 	.word	0x080026e9
 80024c8:	080025f5 	.word	0x080025f5
 80024cc:	0800266f 	.word	0x0800266f
	{
		uint8_t feeder_id;
		case ID_CHASSIS:
		{
			canone_data.CHASSIS.id 					= motor_id;
 80024d0:	4a88      	ldr	r2, [pc, #544]	; (80026f4 <convert_raw_can_data+0x26c>)
 80024d2:	88fb      	ldrh	r3, [r7, #6]
 80024d4:	8013      	strh	r3, [r2, #0]
			canone_data.CHASSIS.angle				= (rx_buffer[0] << 8) | rx_buffer[1];
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	021b      	lsls	r3, r3, #8
 80024dc:	b21a      	sxth	r2, r3
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	3301      	adds	r3, #1
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	b21b      	sxth	r3, r3
 80024e6:	4313      	orrs	r3, r2
 80024e8:	b21b      	sxth	r3, r3
 80024ea:	b29a      	uxth	r2, r3
 80024ec:	4b81      	ldr	r3, [pc, #516]	; (80026f4 <convert_raw_can_data+0x26c>)
 80024ee:	805a      	strh	r2, [r3, #2]
			canone_data.CHASSIS.rpm  				= (rx_buffer[2] << 8) | rx_buffer[3];
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	3302      	adds	r3, #2
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	021b      	lsls	r3, r3, #8
 80024f8:	b21a      	sxth	r2, r3
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	3303      	adds	r3, #3
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	b21b      	sxth	r3, r3
 8002502:	4313      	orrs	r3, r2
 8002504:	b21a      	sxth	r2, r3
 8002506:	4b7b      	ldr	r3, [pc, #492]	; (80026f4 <convert_raw_can_data+0x26c>)
 8002508:	809a      	strh	r2, [r3, #4]
			canone_data.CHASSIS.torque 				= (rx_buffer[4] << 8) | rx_buffer[5];
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	3304      	adds	r3, #4
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	021b      	lsls	r3, r3, #8
 8002512:	b21a      	sxth	r2, r3
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	3305      	adds	r3, #5
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	b21b      	sxth	r3, r3
 800251c:	4313      	orrs	r3, r2
 800251e:	b21a      	sxth	r2, r3
 8002520:	4b74      	ldr	r3, [pc, #464]	; (80026f4 <convert_raw_can_data+0x26c>)
 8002522:	80da      	strh	r2, [r3, #6]
			canone_data.CHASSIS.temp 				= (rx_buffer[6]);
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	799a      	ldrb	r2, [r3, #6]
 8002528:	4b72      	ldr	r3, [pc, #456]	; (80026f4 <convert_raw_can_data+0x26c>)
 800252a:	721a      	strb	r2, [r3, #8]
			osEventFlagsSet(chassis_data_flag, 0x10);
 800252c:	4b72      	ldr	r3, [pc, #456]	; (80026f8 <convert_raw_can_data+0x270>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2110      	movs	r1, #16
 8002532:	4618      	mov	r0, r3
 8002534:	f005 fb82 	bl	8007c3c <osEventFlagsSet>
		}

		case ID_FEEDER_R:
		case ID_FEEDER_L:
		{
			feeder_id = motor_id - 0x205;
 8002538:	88fb      	ldrh	r3, [r7, #6]
 800253a:	b2db      	uxtb	r3, r3
 800253c:	3b05      	subs	r3, #5
 800253e:	73fb      	strb	r3, [r7, #15]
			canone_data.FEEDER[feeder_id].id 			= motor_id;
 8002540:	7bfb      	ldrb	r3, [r7, #15]
 8002542:	4a6c      	ldr	r2, [pc, #432]	; (80026f4 <convert_raw_can_data+0x26c>)
 8002544:	3301      	adds	r3, #1
 8002546:	2168      	movs	r1, #104	; 0x68
 8002548:	fb01 f303 	mul.w	r3, r1, r3
 800254c:	4413      	add	r3, r2
 800254e:	88fa      	ldrh	r2, [r7, #6]
 8002550:	801a      	strh	r2, [r3, #0]
			canone_data.FEEDER[feeder_id].angle			= (rx_buffer[0] << 8) | rx_buffer[1];
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	021b      	lsls	r3, r3, #8
 8002558:	b21a      	sxth	r2, r3
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	3301      	adds	r3, #1
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	b21b      	sxth	r3, r3
 8002562:	4313      	orrs	r3, r2
 8002564:	b21a      	sxth	r2, r3
 8002566:	7bfb      	ldrb	r3, [r7, #15]
 8002568:	b290      	uxth	r0, r2
 800256a:	4a62      	ldr	r2, [pc, #392]	; (80026f4 <convert_raw_can_data+0x26c>)
 800256c:	3301      	adds	r3, #1
 800256e:	2168      	movs	r1, #104	; 0x68
 8002570:	fb01 f303 	mul.w	r3, r1, r3
 8002574:	4413      	add	r3, r2
 8002576:	3302      	adds	r3, #2
 8002578:	4602      	mov	r2, r0
 800257a:	801a      	strh	r2, [r3, #0]
			canone_data.FEEDER[feeder_id].rpm  			= (rx_buffer[2] << 8) | rx_buffer[3];
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	3302      	adds	r3, #2
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	021b      	lsls	r3, r3, #8
 8002584:	b219      	sxth	r1, r3
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	3303      	adds	r3, #3
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	b21a      	sxth	r2, r3
 800258e:	7bfb      	ldrb	r3, [r7, #15]
 8002590:	430a      	orrs	r2, r1
 8002592:	b210      	sxth	r0, r2
 8002594:	4a57      	ldr	r2, [pc, #348]	; (80026f4 <convert_raw_can_data+0x26c>)
 8002596:	3301      	adds	r3, #1
 8002598:	2168      	movs	r1, #104	; 0x68
 800259a:	fb01 f303 	mul.w	r3, r1, r3
 800259e:	4413      	add	r3, r2
 80025a0:	3304      	adds	r3, #4
 80025a2:	4602      	mov	r2, r0
 80025a4:	801a      	strh	r2, [r3, #0]
			canone_data.FEEDER[feeder_id].torque		= (rx_buffer[4] << 8) | rx_buffer[5];
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	3304      	adds	r3, #4
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	021b      	lsls	r3, r3, #8
 80025ae:	b219      	sxth	r1, r3
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	3305      	adds	r3, #5
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	b21a      	sxth	r2, r3
 80025b8:	7bfb      	ldrb	r3, [r7, #15]
 80025ba:	430a      	orrs	r2, r1
 80025bc:	b210      	sxth	r0, r2
 80025be:	4a4d      	ldr	r2, [pc, #308]	; (80026f4 <convert_raw_can_data+0x26c>)
 80025c0:	3301      	adds	r3, #1
 80025c2:	2168      	movs	r1, #104	; 0x68
 80025c4:	fb01 f303 	mul.w	r3, r1, r3
 80025c8:	4413      	add	r3, r2
 80025ca:	3306      	adds	r3, #6
 80025cc:	4602      	mov	r2, r0
 80025ce:	801a      	strh	r2, [r3, #0]
			canone_data.FEEDER[feeder_id].temp 			= (rx_buffer[6]);
 80025d0:	7bfb      	ldrb	r3, [r7, #15]
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	7990      	ldrb	r0, [r2, #6]
 80025d6:	4a47      	ldr	r2, [pc, #284]	; (80026f4 <convert_raw_can_data+0x26c>)
 80025d8:	2168      	movs	r1, #104	; 0x68
 80025da:	fb01 f303 	mul.w	r3, r1, r3
 80025de:	4413      	add	r3, r2
 80025e0:	3370      	adds	r3, #112	; 0x70
 80025e2:	4602      	mov	r2, r0
 80025e4:	701a      	strb	r2, [r3, #0]
			osEventFlagsSet(gun_data_flag, 0x10);
 80025e6:	4b45      	ldr	r3, [pc, #276]	; (80026fc <convert_raw_can_data+0x274>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2110      	movs	r1, #16
 80025ec:	4618      	mov	r0, r3
 80025ee:	f005 fb25 	bl	8007c3c <osEventFlagsSet>
			break;
 80025f2:	e07a      	b.n	80026ea <convert_raw_can_data+0x262>
		}

		case ID_PITCH:
		{
			canone_data.pitch.id 						= motor_id;
 80025f4:	4a3f      	ldr	r2, [pc, #252]	; (80026f4 <convert_raw_can_data+0x26c>)
 80025f6:	88fb      	ldrh	r3, [r7, #6]
 80025f8:	f8a2 3138 	strh.w	r3, [r2, #312]	; 0x138
			canone_data.pitch.real_angle				= (rx_buffer[0] << 8) | rx_buffer[1];
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	021b      	lsls	r3, r3, #8
 8002602:	b21a      	sxth	r2, r3
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	3301      	adds	r3, #1
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	b21b      	sxth	r3, r3
 800260c:	4313      	orrs	r3, r2
 800260e:	b21b      	sxth	r3, r3
 8002610:	b29a      	uxth	r2, r3
 8002612:	4b38      	ldr	r3, [pc, #224]	; (80026f4 <convert_raw_can_data+0x26c>)
 8002614:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a
			canone_data.pitch.rpm  						= (rx_buffer[2] << 8) | rx_buffer[3];
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	3302      	adds	r3, #2
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	021b      	lsls	r3, r3, #8
 8002620:	b21a      	sxth	r2, r3
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	3303      	adds	r3, #3
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	b21b      	sxth	r3, r3
 800262a:	4313      	orrs	r3, r2
 800262c:	b21a      	sxth	r2, r3
 800262e:	4b31      	ldr	r3, [pc, #196]	; (80026f4 <convert_raw_can_data+0x26c>)
 8002630:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
			canone_data.pitch.torque 					= (rx_buffer[4] << 8) | rx_buffer[5];
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	3304      	adds	r3, #4
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	021b      	lsls	r3, r3, #8
 800263c:	b21a      	sxth	r2, r3
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	3305      	adds	r3, #5
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	b21b      	sxth	r3, r3
 8002646:	4313      	orrs	r3, r2
 8002648:	b21a      	sxth	r2, r3
 800264a:	4b2a      	ldr	r3, [pc, #168]	; (80026f4 <convert_raw_can_data+0x26c>)
 800264c:	f8a3 2142 	strh.w	r2, [r3, #322]	; 0x142
			canone_data.pitch.temp 						= (rx_buffer[6]);
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	799a      	ldrb	r2, [r3, #6]
 8002654:	4b27      	ldr	r3, [pc, #156]	; (80026f4 <convert_raw_can_data+0x26c>)
 8002656:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
			gimbal_offset(&canone_data.pitch);
 800265a:	4829      	ldr	r0, [pc, #164]	; (8002700 <convert_raw_can_data+0x278>)
 800265c:	f000 f856 	bl	800270c <gimbal_offset>
			osEventFlagsSet(gimbal_data_flag, 0x10);
 8002660:	4b28      	ldr	r3, [pc, #160]	; (8002704 <convert_raw_can_data+0x27c>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2110      	movs	r1, #16
 8002666:	4618      	mov	r0, r3
 8002668:	f005 fae8 	bl	8007c3c <osEventFlagsSet>
			break;
 800266c:	e03d      	b.n	80026ea <convert_raw_can_data+0x262>
		}


		case ID_YAW:
		{
			canone_data.yaw.id 							= motor_id;
 800266e:	4a21      	ldr	r2, [pc, #132]	; (80026f4 <convert_raw_can_data+0x26c>)
 8002670:	88fb      	ldrh	r3, [r7, #6]
 8002672:	f8a2 31b8 	strh.w	r3, [r2, #440]	; 0x1b8
			canone_data.yaw.real_angle					= (rx_buffer[0] << 8) | rx_buffer[1];
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	021b      	lsls	r3, r3, #8
 800267c:	b21a      	sxth	r2, r3
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	3301      	adds	r3, #1
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	b21b      	sxth	r3, r3
 8002686:	4313      	orrs	r3, r2
 8002688:	b21b      	sxth	r3, r3
 800268a:	b29a      	uxth	r2, r3
 800268c:	4b19      	ldr	r3, [pc, #100]	; (80026f4 <convert_raw_can_data+0x26c>)
 800268e:	f8a3 21ba 	strh.w	r2, [r3, #442]	; 0x1ba
			canone_data.yaw.rpm  						= (rx_buffer[2] << 8) | rx_buffer[3];
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	3302      	adds	r3, #2
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	021b      	lsls	r3, r3, #8
 800269a:	b21a      	sxth	r2, r3
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	3303      	adds	r3, #3
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	b21b      	sxth	r3, r3
 80026a4:	4313      	orrs	r3, r2
 80026a6:	b21a      	sxth	r2, r3
 80026a8:	4b12      	ldr	r3, [pc, #72]	; (80026f4 <convert_raw_can_data+0x26c>)
 80026aa:	f8a3 21c0 	strh.w	r2, [r3, #448]	; 0x1c0
			canone_data.yaw.torque 						= (rx_buffer[4] << 8) | rx_buffer[5];
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	3304      	adds	r3, #4
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	021b      	lsls	r3, r3, #8
 80026b6:	b21a      	sxth	r2, r3
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	3305      	adds	r3, #5
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	b21b      	sxth	r3, r3
 80026c0:	4313      	orrs	r3, r2
 80026c2:	b21a      	sxth	r2, r3
 80026c4:	4b0b      	ldr	r3, [pc, #44]	; (80026f4 <convert_raw_can_data+0x26c>)
 80026c6:	f8a3 21c2 	strh.w	r2, [r3, #450]	; 0x1c2
			canone_data.yaw.temp 						= (rx_buffer[6]);
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	799a      	ldrb	r2, [r3, #6]
 80026ce:	4b09      	ldr	r3, [pc, #36]	; (80026f4 <convert_raw_can_data+0x26c>)
 80026d0:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
			gimbal_offset(&canone_data.yaw);
 80026d4:	480c      	ldr	r0, [pc, #48]	; (8002708 <convert_raw_can_data+0x280>)
 80026d6:	f000 f819 	bl	800270c <gimbal_offset>
			osEventFlagsSet(gimbal_data_flag, 0x01);
 80026da:	4b0a      	ldr	r3, [pc, #40]	; (8002704 <convert_raw_can_data+0x27c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2101      	movs	r1, #1
 80026e0:	4618      	mov	r0, r3
 80026e2:	f005 faab 	bl	8007c3c <osEventFlagsSet>
			break;
 80026e6:	e000      	b.n	80026ea <convert_raw_can_data+0x262>
		}
		default:
		{
			break;
 80026e8:	bf00      	nop
		}
	}
}
 80026ea:	bf00      	nop
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	20009c00 	.word	0x20009c00
 80026f8:	20009834 	.word	0x20009834
 80026fc:	20009824 	.word	0x20009824
 8002700:	20009d38 	.word	0x20009d38
 8002704:	20009820 	.word	0x20009820
 8002708:	20009db8 	.word	0x20009db8

0800270c <gimbal_offset>:

/**
 * Centers the raw motor angle to between -Pi to +Pi
 */
void gimbal_offset(gimbal_data_t *gimbal_data)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
	gimbal_data->adj_ang = gimbal_data->real_angle - gimbal_data->center_ang;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	885b      	ldrh	r3, [r3, #2]
 8002718:	461a      	mov	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	8a5b      	ldrh	r3, [r3, #18]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	ee07 3a90 	vmov	s15, r3
 8002724:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	edc3 7a01 	vstr	s15, [r3, #4]
	gimbal_data->adj_ang = (float)gimbal_data->adj_ang/(GM6020_MAX_DEFLECTION) * PI; // convert to radians
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	ed93 7a01 	vldr	s14, [r3, #4]
 8002734:	eddf 6a1d 	vldr	s13, [pc, #116]	; 80027ac <gimbal_offset+0xa0>
 8002738:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800273c:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80027b0 <gimbal_offset+0xa4>
 8002740:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	edc3 7a01 	vstr	s15, [r3, #4]
	if (gimbal_data->adj_ang < -PI)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002750:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80027b4 <gimbal_offset+0xa8>
 8002754:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800275c:	d50a      	bpl.n	8002774 <gimbal_offset+0x68>
	{
		gimbal_data->adj_ang += 2 * PI;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	edd3 7a01 	vldr	s15, [r3, #4]
 8002764:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80027b8 <gimbal_offset+0xac>
 8002768:	ee77 7a87 	vadd.f32	s15, s15, s14
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	edc3 7a01 	vstr	s15, [r3, #4]
	}
	else if (gimbal_data->adj_ang > PI)
	{
		gimbal_data->adj_ang -= 2 * PI;
	}
}
 8002772:	e014      	b.n	800279e <gimbal_offset+0x92>
	else if (gimbal_data->adj_ang > PI)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	edd3 7a01 	vldr	s15, [r3, #4]
 800277a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80027b0 <gimbal_offset+0xa4>
 800277e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002786:	dc00      	bgt.n	800278a <gimbal_offset+0x7e>
}
 8002788:	e009      	b.n	800279e <gimbal_offset+0x92>
		gimbal_data->adj_ang -= 2 * PI;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002790:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80027b8 <gimbal_offset+0xac>
 8002794:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800279e:	bf00      	nop
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	45800000 	.word	0x45800000
 80027b0:	40490fdb 	.word	0x40490fdb
 80027b4:	c0490fdb 	.word	0xc0490fdb
 80027b8:	40c90fdb 	.word	0x40c90fdb

080027bc <usart_ISR>:
extern osEventFlagsId_t rc_data_flag;
extern osThreadId_t movement_control_task_handle;


void usart_ISR(UART_HandleTypeDef *UartHandle)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
	xavier_data.magic_number = ((xavier_rx_buffer[1] << 8) | xavier_rx_buffer[0]);
 80027c4:	4b23      	ldr	r3, [pc, #140]	; (8002854 <usart_ISR+0x98>)
 80027c6:	785b      	ldrb	r3, [r3, #1]
 80027c8:	021b      	lsls	r3, r3, #8
 80027ca:	b21a      	sxth	r2, r3
 80027cc:	4b21      	ldr	r3, [pc, #132]	; (8002854 <usart_ISR+0x98>)
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	b21b      	sxth	r3, r3
 80027d2:	4313      	orrs	r3, r2
 80027d4:	b21a      	sxth	r2, r3
 80027d6:	4b20      	ldr	r3, [pc, #128]	; (8002858 <usart_ISR+0x9c>)
 80027d8:	801a      	strh	r2, [r3, #0]
	xavier_data.yaw = ((xavier_rx_buffer[3] << 8) | xavier_rx_buffer[2]);
 80027da:	4b1e      	ldr	r3, [pc, #120]	; (8002854 <usart_ISR+0x98>)
 80027dc:	78db      	ldrb	r3, [r3, #3]
 80027de:	021b      	lsls	r3, r3, #8
 80027e0:	b21a      	sxth	r2, r3
 80027e2:	4b1c      	ldr	r3, [pc, #112]	; (8002854 <usart_ISR+0x98>)
 80027e4:	789b      	ldrb	r3, [r3, #2]
 80027e6:	b21b      	sxth	r3, r3
 80027e8:	4313      	orrs	r3, r2
 80027ea:	b21a      	sxth	r2, r3
 80027ec:	4b1a      	ldr	r3, [pc, #104]	; (8002858 <usart_ISR+0x9c>)
 80027ee:	809a      	strh	r2, [r3, #4]
	xavier_data.pitch = ((xavier_rx_buffer[5] << 8) | xavier_rx_buffer[4]);
 80027f0:	4b18      	ldr	r3, [pc, #96]	; (8002854 <usart_ISR+0x98>)
 80027f2:	795b      	ldrb	r3, [r3, #5]
 80027f4:	021b      	lsls	r3, r3, #8
 80027f6:	b21a      	sxth	r2, r3
 80027f8:	4b16      	ldr	r3, [pc, #88]	; (8002854 <usart_ISR+0x98>)
 80027fa:	791b      	ldrb	r3, [r3, #4]
 80027fc:	b21b      	sxth	r3, r3
 80027fe:	4313      	orrs	r3, r2
 8002800:	b21a      	sxth	r2, r3
 8002802:	4b15      	ldr	r3, [pc, #84]	; (8002858 <usart_ISR+0x9c>)
 8002804:	805a      	strh	r2, [r3, #2]
	xavier_data.end_check = (xavier_rx_buffer[7] << 8) | xavier_rx_buffer[6];
 8002806:	4b13      	ldr	r3, [pc, #76]	; (8002854 <usart_ISR+0x98>)
 8002808:	79db      	ldrb	r3, [r3, #7]
 800280a:	021b      	lsls	r3, r3, #8
 800280c:	b21a      	sxth	r2, r3
 800280e:	4b11      	ldr	r3, [pc, #68]	; (8002854 <usart_ISR+0x98>)
 8002810:	799b      	ldrb	r3, [r3, #6]
 8002812:	b21b      	sxth	r3, r3
 8002814:	4313      	orrs	r3, r2
 8002816:	b21a      	sxth	r2, r3
 8002818:	4b0f      	ldr	r3, [pc, #60]	; (8002858 <usart_ISR+0x9c>)
 800281a:	80da      	strh	r2, [r3, #6]
	if (xavier_data.magic_number != START_MAGIC_NUMBER || xavier_data.end_check != END_MAGIC_NUMBER)
 800281c:	4b0e      	ldr	r3, [pc, #56]	; (8002858 <usart_ISR+0x9c>)
 800281e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002822:	2b45      	cmp	r3, #69	; 0x45
 8002824:	d105      	bne.n	8002832 <usart_ISR+0x76>
 8002826:	4b0c      	ldr	r3, [pc, #48]	; (8002858 <usart_ISR+0x9c>)
 8002828:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800282c:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8002830:	d006      	beq.n	8002840 <usart_ISR+0x84>
	{
		xavier_data.pitch = 0;
 8002832:	4b09      	ldr	r3, [pc, #36]	; (8002858 <usart_ISR+0x9c>)
 8002834:	2200      	movs	r2, #0
 8002836:	805a      	strh	r2, [r3, #2]
		xavier_data.yaw = 0;
 8002838:	4b07      	ldr	r3, [pc, #28]	; (8002858 <usart_ISR+0x9c>)
 800283a:	2200      	movs	r2, #0
 800283c:	809a      	strh	r2, [r3, #4]
 800283e:	e005      	b.n	800284c <usart_ISR+0x90>
	}
	else
	{
		//store previous data to account for bad data
		xavier_data.last_time = HAL_GetTick();
 8002840:	f001 f818 	bl	8003874 <HAL_GetTick>
 8002844:	4603      	mov	r3, r0
 8002846:	4a04      	ldr	r2, [pc, #16]	; (8002858 <usart_ISR+0x9c>)
 8002848:	6093      	str	r3, [r2, #8]
	}
}
 800284a:	bf00      	nop
 800284c:	bf00      	nop
 800284e:	3708      	adds	r7, #8
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	20004e70 	.word	0x20004e70
 8002858:	20009e38 	.word	0x20009e38

0800285c <gimbal_control_task>:
 * FreeRTOS task for gimbal controls
 * Has HIGH2 priority
 *
 */
void gimbal_control_task(void *argument)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(&XAVIER_UART, xavier_rx_buffer, OBC_DATA_SIZE);
 8002864:	2208      	movs	r2, #8
 8002866:	4906      	ldr	r1, [pc, #24]	; (8002880 <gimbal_control_task+0x24>)
 8002868:	4806      	ldr	r0, [pc, #24]	; (8002884 <gimbal_control_task+0x28>)
 800286a:	f004 f951 	bl	8006b10 <HAL_UART_Receive_DMA>
    while(1)
    {
		gimbal_angle_control(&canone_data.pitch, &canone_data.yaw);
 800286e:	4906      	ldr	r1, [pc, #24]	; (8002888 <gimbal_control_task+0x2c>)
 8002870:	4806      	ldr	r0, [pc, #24]	; (800288c <gimbal_control_task+0x30>)
 8002872:	f000 f80d 	bl	8002890 <gimbal_angle_control>
		vTaskDelay(1);
 8002876:	2001      	movs	r0, #1
 8002878:	f006 fe64 	bl	8009544 <vTaskDelay>
		gimbal_angle_control(&canone_data.pitch, &canone_data.yaw);
 800287c:	e7f7      	b.n	800286e <gimbal_control_task+0x12>
 800287e:	bf00      	nop
 8002880:	20004e70 	.word	0x20004e70
 8002884:	20009bbc 	.word	0x20009bbc
 8002888:	20009db8 	.word	0x20009db8
 800288c:	20009d38 	.word	0x20009d38

08002890 <gimbal_angle_control>:
 * Need to check if having ID4 (i.e. 0x208) + having the launcher motors (ID 1-3, 0x201 to 0x203)
 * still provides a fast enough response for open source robots
 */

void gimbal_angle_control(gimbal_data_t *pitch_motor, gimbal_data_t *yaw_motor)
{
 8002890:	b5b0      	push	{r4, r5, r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af02      	add	r7, sp, #8
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]

	//todo: add in roll compensation

	if (remote_cmd.left_switch == launcher_off || xavier_data.last_time + XAVIER_TIMEOUT < HAL_GetTick())
 800289a:	4b71      	ldr	r3, [pc, #452]	; (8002a60 <gimbal_angle_control+0x1d0>)
 800289c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d008      	beq.n	80028b6 <gimbal_angle_control+0x26>
 80028a4:	4b6f      	ldr	r3, [pc, #444]	; (8002a64 <gimbal_angle_control+0x1d4>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f103 0432 	add.w	r4, r3, #50	; 0x32
 80028ac:	f000 ffe2 	bl	8003874 <HAL_GetTick>
 80028b0:	4603      	mov	r3, r0
 80028b2:	429c      	cmp	r4, r3
 80028b4:	d256      	bcs.n	8002964 <gimbal_angle_control+0xd4>
	{
		pitch += (float)remote_cmd.right_y/660 * PITCH_SPEED * PITCH_INVERT;
 80028b6:	4b6c      	ldr	r3, [pc, #432]	; (8002a68 <gimbal_angle_control+0x1d8>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fd fdfc 	bl	80004b8 <__aeabi_f2d>
 80028c0:	4604      	mov	r4, r0
 80028c2:	460d      	mov	r5, r1
 80028c4:	4b66      	ldr	r3, [pc, #408]	; (8002a60 <gimbal_angle_control+0x1d0>)
 80028c6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80028ca:	ee07 3a90 	vmov	s15, r3
 80028ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028d2:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8002a6c <gimbal_angle_control+0x1dc>
 80028d6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80028da:	ee16 0a90 	vmov	r0, s13
 80028de:	f7fd fdeb 	bl	80004b8 <__aeabi_f2d>
 80028e2:	a35d      	add	r3, pc, #372	; (adr r3, 8002a58 <gimbal_angle_control+0x1c8>)
 80028e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e8:	f7fd fe3e 	bl	8000568 <__aeabi_dmul>
 80028ec:	4602      	mov	r2, r0
 80028ee:	460b      	mov	r3, r1
 80028f0:	4620      	mov	r0, r4
 80028f2:	4629      	mov	r1, r5
 80028f4:	f7fd fc80 	bl	80001f8 <__aeabi_dsub>
 80028f8:	4602      	mov	r2, r0
 80028fa:	460b      	mov	r3, r1
 80028fc:	4610      	mov	r0, r2
 80028fe:	4619      	mov	r1, r3
 8002900:	f7fe f8f4 	bl	8000aec <__aeabi_d2f>
 8002904:	4603      	mov	r3, r0
 8002906:	4a58      	ldr	r2, [pc, #352]	; (8002a68 <gimbal_angle_control+0x1d8>)
 8002908:	6013      	str	r3, [r2, #0]
		yaw += (float)remote_cmd.right_x/660 * YAW_SPEED * YAW_INVERT;
 800290a:	4b59      	ldr	r3, [pc, #356]	; (8002a70 <gimbal_angle_control+0x1e0>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4618      	mov	r0, r3
 8002910:	f7fd fdd2 	bl	80004b8 <__aeabi_f2d>
 8002914:	4604      	mov	r4, r0
 8002916:	460d      	mov	r5, r1
 8002918:	4b51      	ldr	r3, [pc, #324]	; (8002a60 <gimbal_angle_control+0x1d0>)
 800291a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800291e:	ee07 3a90 	vmov	s15, r3
 8002922:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002926:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8002a6c <gimbal_angle_control+0x1dc>
 800292a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800292e:	ee16 0a90 	vmov	r0, s13
 8002932:	f7fd fdc1 	bl	80004b8 <__aeabi_f2d>
 8002936:	a348      	add	r3, pc, #288	; (adr r3, 8002a58 <gimbal_angle_control+0x1c8>)
 8002938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800293c:	f7fd fe14 	bl	8000568 <__aeabi_dmul>
 8002940:	4602      	mov	r2, r0
 8002942:	460b      	mov	r3, r1
 8002944:	4620      	mov	r0, r4
 8002946:	4629      	mov	r1, r5
 8002948:	f7fd fc56 	bl	80001f8 <__aeabi_dsub>
 800294c:	4602      	mov	r2, r0
 800294e:	460b      	mov	r3, r1
 8002950:	4610      	mov	r0, r2
 8002952:	4619      	mov	r1, r3
 8002954:	f7fe f8ca 	bl	8000aec <__aeabi_d2f>
 8002958:	4603      	mov	r3, r0
 800295a:	4a45      	ldr	r2, [pc, #276]	; (8002a70 <gimbal_angle_control+0x1e0>)
 800295c:	6013      	str	r3, [r2, #0]
		aimbot_mode = 0;
 800295e:	4b45      	ldr	r3, [pc, #276]	; (8002a74 <gimbal_angle_control+0x1e4>)
 8002960:	2200      	movs	r2, #0
 8002962:	701a      	strb	r2, [r3, #0]
		pitch += (float)xavier_data.pitch/660 * PITCH_SPEED * PITCH_INVERT;
		yaw += (float)xavier_data.yaw/660 * YAW_SPEED * YAW_INVERT;
	}
	**/

	if (pitch > pitch_motor->max_ang)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	ed93 7a06 	vldr	s14, [r3, #24]
 800296a:	4b3f      	ldr	r3, [pc, #252]	; (8002a68 <gimbal_angle_control+0x1d8>)
 800296c:	edd3 7a00 	vldr	s15, [r3]
 8002970:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002978:	d503      	bpl.n	8002982 <gimbal_angle_control+0xf2>
	{
		pitch = pitch_motor->max_ang;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	4a3a      	ldr	r2, [pc, #232]	; (8002a68 <gimbal_angle_control+0x1d8>)
 8002980:	6013      	str	r3, [r2, #0]
	}
	if (pitch < pitch_motor->min_ang)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	ed93 7a07 	vldr	s14, [r3, #28]
 8002988:	4b37      	ldr	r3, [pc, #220]	; (8002a68 <gimbal_angle_control+0x1d8>)
 800298a:	edd3 7a00 	vldr	s15, [r3]
 800298e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002996:	dd03      	ble.n	80029a0 <gimbal_angle_control+0x110>
	{
		pitch = pitch_motor->min_ang;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	69db      	ldr	r3, [r3, #28]
 800299c:	4a32      	ldr	r2, [pc, #200]	; (8002a68 <gimbal_angle_control+0x1d8>)
 800299e:	6013      	str	r3, [r2, #0]
	}


	if (yaw > yaw_motor->max_ang)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	ed93 7a06 	vldr	s14, [r3, #24]
 80029a6:	4b32      	ldr	r3, [pc, #200]	; (8002a70 <gimbal_angle_control+0x1e0>)
 80029a8:	edd3 7a00 	vldr	s15, [r3]
 80029ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029b4:	d503      	bpl.n	80029be <gimbal_angle_control+0x12e>
	{
		yaw = yaw_motor->max_ang;
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	699b      	ldr	r3, [r3, #24]
 80029ba:	4a2d      	ldr	r2, [pc, #180]	; (8002a70 <gimbal_angle_control+0x1e0>)
 80029bc:	6013      	str	r3, [r2, #0]
	}	if (yaw < yaw_motor->min_ang)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	ed93 7a07 	vldr	s14, [r3, #28]
 80029c4:	4b2a      	ldr	r3, [pc, #168]	; (8002a70 <gimbal_angle_control+0x1e0>)
 80029c6:	edd3 7a00 	vldr	s15, [r3]
 80029ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029d2:	dd03      	ble.n	80029dc <gimbal_angle_control+0x14c>
	{
		yaw = yaw_motor->min_ang;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	69db      	ldr	r3, [r3, #28]
 80029d8:	4a25      	ldr	r2, [pc, #148]	; (8002a70 <gimbal_angle_control+0x1e0>)
 80029da:	6013      	str	r3, [r2, #0]
	}

	//todo add in gimbal control logicz
	angle_pid(pitch, pitch_motor->adj_ang, pitch_motor);
 80029dc:	4b22      	ldr	r3, [pc, #136]	; (8002a68 <gimbal_angle_control+0x1d8>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fd fd69 	bl	80004b8 <__aeabi_f2d>
 80029e6:	4604      	mov	r4, r0
 80029e8:	460d      	mov	r5, r1
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fd fd62 	bl	80004b8 <__aeabi_f2d>
 80029f4:	4602      	mov	r2, r0
 80029f6:	460b      	mov	r3, r1
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	ec43 2b11 	vmov	d1, r2, r3
 80029fe:	ec45 4b10 	vmov	d0, r4, r5
 8002a02:	f000 f8f1 	bl	8002be8 <angle_pid>
	angle_pid(yaw, yaw_motor->adj_ang, yaw_motor);
 8002a06:	4b1a      	ldr	r3, [pc, #104]	; (8002a70 <gimbal_angle_control+0x1e0>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7fd fd54 	bl	80004b8 <__aeabi_f2d>
 8002a10:	4604      	mov	r4, r0
 8002a12:	460d      	mov	r5, r1
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7fd fd4d 	bl	80004b8 <__aeabi_f2d>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	460b      	mov	r3, r1
 8002a22:	6838      	ldr	r0, [r7, #0]
 8002a24:	ec43 2b11 	vmov	d1, r2, r3
 8002a28:	ec45 4b10 	vmov	d0, r4, r5
 8002a2c:	f000 f8dc 	bl	8002be8 <angle_pid>
	CANtwo_cmd(pitch_motor->pid.output, yaw_motor->pid.output, 0, 0, GIMBAL_ID);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f9b3 007c 	ldrsh.w	r0, [r3, #124]	; 0x7c
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	f9b3 107c 	ldrsh.w	r1, [r3, #124]	; 0x7c
 8002a3c:	f240 23ff 	movw	r3, #767	; 0x2ff
 8002a40:	9300      	str	r3, [sp, #0]
 8002a42:	2300      	movs	r3, #0
 8002a44:	2200      	movs	r2, #0
 8002a46:	f000 f997 	bl	8002d78 <CANtwo_cmd>
}
 8002a4a:	bf00      	nop
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bdb0      	pop	{r4, r5, r7, pc}
 8002a52:	bf00      	nop
 8002a54:	f3af 8000 	nop.w
 8002a58:	47ae147b 	.word	0x47ae147b
 8002a5c:	3f847ae1 	.word	0x3f847ae1
 8002a60:	20004e98 	.word	0x20004e98
 8002a64:	20009e38 	.word	0x20009e38
 8002a68:	20004e68 	.word	0x20004e68
 8002a6c:	44250000 	.word	0x44250000
 8002a70:	20004e6c 	.word	0x20004e6c
 8002a74:	20004e66 	.word	0x20004e66

08002a78 <speed_pid>:


//todo: clean this place

void speed_pid(double setpoint, double curr_pt, pid_data_t *pid)
{
 8002a78:	b5b0      	push	{r4, r5, r7, lr}
 8002a7a:	b08c      	sub	sp, #48	; 0x30
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	ed87 0b04 	vstr	d0, [r7, #16]
 8002a82:	ed87 1b02 	vstr	d1, [r7, #8]
 8002a86:	6078      	str	r0, [r7, #4]
	double Pout = 0;
 8002a88:	f04f 0200 	mov.w	r2, #0
 8002a8c:	f04f 0300 	mov.w	r3, #0
 8002a90:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double Iout = 0;
 8002a94:	f04f 0200 	mov.w	r2, #0
 8002a98:	f04f 0300 	mov.w	r3, #0
 8002a9c:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double Dout = 0;
 8002aa0:	f04f 0200 	mov.w	r2, #0
 8002aa4:	f04f 0300 	mov.w	r3, #0
 8002aa8:	e9c7 2306 	strd	r2, r3, [r7, #24]
	pid->error[2] = pid->error[1];
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	e9c1 2308 	strd	r2, r3, [r1, #32]
	pid->error[1] = pid->error[0];
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002abe:	6879      	ldr	r1, [r7, #4]
 8002ac0:	e9c1 2306 	strd	r2, r3, [r1, #24]
	pid->error[0] = setpoint - curr_pt;
 8002ac4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ac8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002acc:	f7fd fb94 	bl	80001f8 <__aeabi_dsub>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	460b      	mov	r3, r1
 8002ad4:	6879      	ldr	r1, [r7, #4]
 8002ad6:	e9c1 2304 	strd	r2, r3, [r1, #16]
	Pout = pid->error[0] * pid->kp;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7fd fce7 	bl	80004b8 <__aeabi_f2d>
 8002aea:	4602      	mov	r2, r0
 8002aec:	460b      	mov	r3, r1
 8002aee:	4620      	mov	r0, r4
 8002af0:	4629      	mov	r1, r5
 8002af2:	f7fd fd39 	bl	8000568 <__aeabi_dmul>
 8002af6:	4602      	mov	r2, r0
 8002af8:	460b      	mov	r3, r1
 8002afa:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    pid->error_buf[2] = pid->error_buf[1];
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
    pid->error_buf[1] = pid->error_buf[0];
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002b10:	6879      	ldr	r1, [r7, #4]
 8002b12:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    pid->error_buf[0] = pid->error[0] - pid->error[1];
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002b22:	f7fd fb69 	bl	80001f8 <__aeabi_dsub>
 8002b26:	4602      	mov	r2, r0
 8002b28:	460b      	mov	r3, r1
 8002b2a:	6879      	ldr	r1, [r7, #4]
 8002b2c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Dout = pid->error_buf[0] * pid->kd;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fd fcbc 	bl	80004b8 <__aeabi_f2d>
 8002b40:	4602      	mov	r2, r0
 8002b42:	460b      	mov	r3, r1
 8002b44:	4620      	mov	r0, r4
 8002b46:	4629      	mov	r1, r5
 8002b48:	f7fd fd0e 	bl	8000568 <__aeabi_dmul>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	460b      	mov	r3, r1
 8002b50:	e9c7 2306 	strd	r2, r3, [r7, #24]

    Iout = pid->error[0] * pid->ki;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7fd fcaa 	bl	80004b8 <__aeabi_f2d>
 8002b64:	4602      	mov	r2, r0
 8002b66:	460b      	mov	r3, r1
 8002b68:	4620      	mov	r0, r4
 8002b6a:	4629      	mov	r1, r5
 8002b6c:	f7fd fcfc 	bl	8000568 <__aeabi_dmul>
 8002b70:	4602      	mov	r2, r0
 8002b72:	460b      	mov	r3, r1
 8002b74:	e9c7 2308 	strd	r2, r3, [r7, #32]
    pid->output += Pout + Iout + Dout;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7fd fc88 	bl	8000494 <__aeabi_i2d>
 8002b84:	4604      	mov	r4, r0
 8002b86:	460d      	mov	r5, r1
 8002b88:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b8c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002b90:	f7fd fb34 	bl	80001fc <__adddf3>
 8002b94:	4602      	mov	r2, r0
 8002b96:	460b      	mov	r3, r1
 8002b98:	4610      	mov	r0, r2
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ba0:	f7fd fb2c 	bl	80001fc <__adddf3>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	4620      	mov	r0, r4
 8002baa:	4629      	mov	r1, r5
 8002bac:	f7fd fb26 	bl	80001fc <__adddf3>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	4610      	mov	r0, r2
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	f7fd ff70 	bl	8000a9c <__aeabi_d2iz>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	b21a      	sxth	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
//    double_limit(&Iout, pid->int_max);
    int_limit(&pid->output, pid->max_out);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	; 0x50
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	4610      	mov	r0, r2
 8002bd6:	f000 f927 	bl	8002e28 <int_limit>
}
 8002bda:	bf00      	nop
 8002bdc:	3730      	adds	r7, #48	; 0x30
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bdb0      	pop	{r4, r5, r7, pc}
 8002be2:	0000      	movs	r0, r0
 8002be4:	0000      	movs	r0, r0
	...

08002be8 <angle_pid>:


void angle_pid(double setpoint, double curr_pt, gimbal_data_t *motor)
{
 8002be8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002bec:	b088      	sub	sp, #32
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	ed87 0b04 	vstr	d0, [r7, #16]
 8002bf4:	ed87 1b02 	vstr	d1, [r7, #8]
 8002bf8:	6078      	str	r0, [r7, #4]
	float ang_diff = (setpoint - curr_pt);
 8002bfa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002bfe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002c02:	f7fd faf9 	bl	80001f8 <__aeabi_dsub>
 8002c06:	4602      	mov	r2, r0
 8002c08:	460b      	mov	r3, r1
 8002c0a:	4610      	mov	r0, r2
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	f7fd ff6d 	bl	8000aec <__aeabi_d2f>
 8002c12:	4603      	mov	r3, r0
 8002c14:	61fb      	str	r3, [r7, #28]
	if (ang_diff > PI )
 8002c16:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c1a:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002cd8 <angle_pid+0xf0>
 8002c1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c26:	dd08      	ble.n	8002c3a <angle_pid+0x52>
	{
		ang_diff -= 2 * PI;
 8002c28:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c2c:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002cdc <angle_pid+0xf4>
 8002c30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c34:	edc7 7a07 	vstr	s15, [r7, #28]
 8002c38:	e010      	b.n	8002c5c <angle_pid+0x74>
	}
	else if(ang_diff < -PI)
 8002c3a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c3e:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002ce0 <angle_pid+0xf8>
 8002c42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c4a:	d507      	bpl.n	8002c5c <angle_pid+0x74>
	{
		ang_diff += 2 * PI;
 8002c4c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c50:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8002cdc <angle_pid+0xf4>
 8002c54:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c58:	edc7 7a07 	vstr	s15, [r7, #28]
	}

	int16_t set_rpm = (ang_diff) * motor->rpm_max / GIMBAL_MAX_ANGLE_DIFF;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8002c62:	ee07 3a90 	vmov	s15, r3
 8002c66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c6a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c72:	ee17 0a90 	vmov	r0, s15
 8002c76:	f7fd fc1f 	bl	80004b8 <__aeabi_f2d>
 8002c7a:	a315      	add	r3, pc, #84	; (adr r3, 8002cd0 <angle_pid+0xe8>)
 8002c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c80:	f7fd fd9c 	bl	80007bc <__aeabi_ddiv>
 8002c84:	4602      	mov	r2, r0
 8002c86:	460b      	mov	r3, r1
 8002c88:	4610      	mov	r0, r2
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	f7fd ff06 	bl	8000a9c <__aeabi_d2iz>
 8002c90:	4603      	mov	r3, r0
 8002c92:	837b      	strh	r3, [r7, #26]
	speed_pid(set_rpm, motor->rpm, &motor->pid);
 8002c94:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7fd fbfb 	bl	8000494 <__aeabi_i2d>
 8002c9e:	4604      	mov	r4, r0
 8002ca0:	460d      	mov	r5, r1
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7fd fbf3 	bl	8000494 <__aeabi_i2d>
 8002cae:	4680      	mov	r8, r0
 8002cb0:	4689      	mov	r9, r1
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	3328      	adds	r3, #40	; 0x28
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	ec49 8b11 	vmov	d1, r8, r9
 8002cbc:	ec45 4b10 	vmov	d0, r4, r5
 8002cc0:	f7ff feda 	bl	8002a78 <speed_pid>


}
 8002cc4:	bf00      	nop
 8002cc6:	3720      	adds	r7, #32
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002cce:	bf00      	nop
 8002cd0:	9999999a 	.word	0x9999999a
 8002cd4:	3fb99999 	.word	0x3fb99999
 8002cd8:	40490fdb 	.word	0x40490fdb
 8002cdc:	40c90fdb 	.word	0x40c90fdb
 8002ce0:	c0490fdb 	.word	0xc0490fdb

08002ce4 <CANone_cmd>:
 * @param can_stdID: the header ID, i.e. 0x200, 0x1FF and 0x2FF
 *
 * @note: this function probably only works for DJI motors due to the 2 bytes each motors require
 */
void CANone_cmd(int16_t motor1, int16_t motor2, int16_t motor3, int16_t motor4, uint32_t can_stdID)
{
 8002ce4:	b590      	push	{r4, r7, lr}
 8002ce6:	b08d      	sub	sp, #52	; 0x34
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	4604      	mov	r4, r0
 8002cec:	4608      	mov	r0, r1
 8002cee:	4611      	mov	r1, r2
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	4623      	mov	r3, r4
 8002cf4:	80fb      	strh	r3, [r7, #6]
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	80bb      	strh	r3, [r7, #4]
 8002cfa:	460b      	mov	r3, r1
 8002cfc:	807b      	strh	r3, [r7, #2]
 8002cfe:	4613      	mov	r3, r2
 8002d00:	803b      	strh	r3, [r7, #0]
	CAN_TxHeaderTypeDef  CANone_tx_message;
	uint8_t              CANone_send_data[8];
	uint32_t send_mail_box;
	CANone_tx_message.StdId = can_stdID;
 8002d02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d04:	61bb      	str	r3, [r7, #24]
	CANone_tx_message.IDE = CAN_ID_STD;
 8002d06:	2300      	movs	r3, #0
 8002d08:	623b      	str	r3, [r7, #32]
	CANone_tx_message.RTR = CAN_RTR_DATA;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	627b      	str	r3, [r7, #36]	; 0x24
	CANone_tx_message.DLC = 0x08;
 8002d0e:	2308      	movs	r3, #8
 8002d10:	62bb      	str	r3, [r7, #40]	; 0x28
	CANone_send_data[0] = motor1 >> 8;
 8002d12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d16:	121b      	asrs	r3, r3, #8
 8002d18:	b21b      	sxth	r3, r3
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	743b      	strb	r3, [r7, #16]
	CANone_send_data[1] = motor1;
 8002d1e:	88fb      	ldrh	r3, [r7, #6]
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	747b      	strb	r3, [r7, #17]
	CANone_send_data[2] = motor2 >> 8;
 8002d24:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002d28:	121b      	asrs	r3, r3, #8
 8002d2a:	b21b      	sxth	r3, r3
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	74bb      	strb	r3, [r7, #18]
	CANone_send_data[3] = motor2;
 8002d30:	88bb      	ldrh	r3, [r7, #4]
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	74fb      	strb	r3, [r7, #19]
	CANone_send_data[4] = motor3 >> 8;
 8002d36:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002d3a:	121b      	asrs	r3, r3, #8
 8002d3c:	b21b      	sxth	r3, r3
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	753b      	strb	r3, [r7, #20]
	CANone_send_data[5] = motor3;
 8002d42:	887b      	ldrh	r3, [r7, #2]
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	757b      	strb	r3, [r7, #21]
	CANone_send_data[6] = motor4 >> 8;
 8002d48:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002d4c:	121b      	asrs	r3, r3, #8
 8002d4e:	b21b      	sxth	r3, r3
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	75bb      	strb	r3, [r7, #22]
	CANone_send_data[7] = motor4;
 8002d54:	883b      	ldrh	r3, [r7, #0]
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	75fb      	strb	r3, [r7, #23]
	HAL_CAN_AddTxMessage(&hcan1, &CANone_tx_message, CANone_send_data, &send_mail_box);
 8002d5a:	f107 030c 	add.w	r3, r7, #12
 8002d5e:	f107 0210 	add.w	r2, r7, #16
 8002d62:	f107 0118 	add.w	r1, r7, #24
 8002d66:	4803      	ldr	r0, [pc, #12]	; (8002d74 <CANone_cmd+0x90>)
 8002d68:	f000 ffd4 	bl	8003d14 <HAL_CAN_AddTxMessage>
}
 8002d6c:	bf00      	nop
 8002d6e:	3734      	adds	r7, #52	; 0x34
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd90      	pop	{r4, r7, pc}
 8002d74:	200097ec 	.word	0x200097ec

08002d78 <CANtwo_cmd>:
 * @param can_stdID: the header ID, i.e. 0x200, 0x1FF and 0x2FF
 *
 * @note: this function probably only works for DJI motors due to the 2 bytes each motors require
 */
void CANtwo_cmd(int16_t motor1, int16_t motor2, int16_t motor3, int16_t motor4, uint32_t can_stdID)
{
 8002d78:	b590      	push	{r4, r7, lr}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	4604      	mov	r4, r0
 8002d80:	4608      	mov	r0, r1
 8002d82:	4611      	mov	r1, r2
 8002d84:	461a      	mov	r2, r3
 8002d86:	4623      	mov	r3, r4
 8002d88:	80fb      	strh	r3, [r7, #6]
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	80bb      	strh	r3, [r7, #4]
 8002d8e:	460b      	mov	r3, r1
 8002d90:	807b      	strh	r3, [r7, #2]
 8002d92:	4613      	mov	r3, r2
 8002d94:	803b      	strh	r3, [r7, #0]
	static CAN_TxHeaderTypeDef  CANtwo_tx_message;
	static uint8_t              CANtwo_send_data[8];
	uint32_t send_mail_box;
	CANtwo_tx_message.StdId = can_stdID;
 8002d96:	4a21      	ldr	r2, [pc, #132]	; (8002e1c <CANtwo_cmd+0xa4>)
 8002d98:	6a3b      	ldr	r3, [r7, #32]
 8002d9a:	6013      	str	r3, [r2, #0]
	CANtwo_tx_message.IDE = CAN_ID_STD;
 8002d9c:	4b1f      	ldr	r3, [pc, #124]	; (8002e1c <CANtwo_cmd+0xa4>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	609a      	str	r2, [r3, #8]
	CANtwo_tx_message.RTR = CAN_RTR_DATA;
 8002da2:	4b1e      	ldr	r3, [pc, #120]	; (8002e1c <CANtwo_cmd+0xa4>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	60da      	str	r2, [r3, #12]
	CANtwo_tx_message.DLC = 0x08;
 8002da8:	4b1c      	ldr	r3, [pc, #112]	; (8002e1c <CANtwo_cmd+0xa4>)
 8002daa:	2208      	movs	r2, #8
 8002dac:	611a      	str	r2, [r3, #16]
	CANtwo_send_data[0] = motor1 >> 8;
 8002dae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002db2:	121b      	asrs	r3, r3, #8
 8002db4:	b21b      	sxth	r3, r3
 8002db6:	b2da      	uxtb	r2, r3
 8002db8:	4b19      	ldr	r3, [pc, #100]	; (8002e20 <CANtwo_cmd+0xa8>)
 8002dba:	701a      	strb	r2, [r3, #0]
	CANtwo_send_data[1] = motor1;
 8002dbc:	88fb      	ldrh	r3, [r7, #6]
 8002dbe:	b2da      	uxtb	r2, r3
 8002dc0:	4b17      	ldr	r3, [pc, #92]	; (8002e20 <CANtwo_cmd+0xa8>)
 8002dc2:	705a      	strb	r2, [r3, #1]
	CANtwo_send_data[2] = motor2 >> 8;
 8002dc4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002dc8:	121b      	asrs	r3, r3, #8
 8002dca:	b21b      	sxth	r3, r3
 8002dcc:	b2da      	uxtb	r2, r3
 8002dce:	4b14      	ldr	r3, [pc, #80]	; (8002e20 <CANtwo_cmd+0xa8>)
 8002dd0:	709a      	strb	r2, [r3, #2]
	CANtwo_send_data[3] = motor2;
 8002dd2:	88bb      	ldrh	r3, [r7, #4]
 8002dd4:	b2da      	uxtb	r2, r3
 8002dd6:	4b12      	ldr	r3, [pc, #72]	; (8002e20 <CANtwo_cmd+0xa8>)
 8002dd8:	70da      	strb	r2, [r3, #3]
	CANtwo_send_data[4] = motor3 >> 8;
 8002dda:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002dde:	121b      	asrs	r3, r3, #8
 8002de0:	b21b      	sxth	r3, r3
 8002de2:	b2da      	uxtb	r2, r3
 8002de4:	4b0e      	ldr	r3, [pc, #56]	; (8002e20 <CANtwo_cmd+0xa8>)
 8002de6:	711a      	strb	r2, [r3, #4]
	CANtwo_send_data[5] = motor3;
 8002de8:	887b      	ldrh	r3, [r7, #2]
 8002dea:	b2da      	uxtb	r2, r3
 8002dec:	4b0c      	ldr	r3, [pc, #48]	; (8002e20 <CANtwo_cmd+0xa8>)
 8002dee:	715a      	strb	r2, [r3, #5]
	CANtwo_send_data[6] = motor4 >> 8;
 8002df0:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002df4:	121b      	asrs	r3, r3, #8
 8002df6:	b21b      	sxth	r3, r3
 8002df8:	b2da      	uxtb	r2, r3
 8002dfa:	4b09      	ldr	r3, [pc, #36]	; (8002e20 <CANtwo_cmd+0xa8>)
 8002dfc:	719a      	strb	r2, [r3, #6]
	CANtwo_send_data[7] = motor4;
 8002dfe:	883b      	ldrh	r3, [r7, #0]
 8002e00:	b2da      	uxtb	r2, r3
 8002e02:	4b07      	ldr	r3, [pc, #28]	; (8002e20 <CANtwo_cmd+0xa8>)
 8002e04:	71da      	strb	r2, [r3, #7]
	HAL_CAN_AddTxMessage(&hcan2, &CANtwo_tx_message, CANtwo_send_data, &send_mail_box);
 8002e06:	f107 030c 	add.w	r3, r7, #12
 8002e0a:	4a05      	ldr	r2, [pc, #20]	; (8002e20 <CANtwo_cmd+0xa8>)
 8002e0c:	4903      	ldr	r1, [pc, #12]	; (8002e1c <CANtwo_cmd+0xa4>)
 8002e0e:	4805      	ldr	r0, [pc, #20]	; (8002e24 <CANtwo_cmd+0xac>)
 8002e10:	f000 ff80 	bl	8003d14 <HAL_CAN_AddTxMessage>
}
 8002e14:	bf00      	nop
 8002e16:	3714      	adds	r7, #20
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd90      	pop	{r4, r7, pc}
 8002e1c:	20004e78 	.word	0x20004e78
 8002e20:	20004e90 	.word	0x20004e90
 8002e24:	200097c4 	.word	0x200097c4

08002e28 <int_limit>:
	}

}

void int_limit(int16_t *vIn, int16_t max)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	460b      	mov	r3, r1
 8002e32:	807b      	strh	r3, [r7, #2]
	if (*vIn > max)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e3a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	da03      	bge.n	8002e4a <int_limit+0x22>
	{
		*vIn = max;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	887a      	ldrh	r2, [r7, #2]
 8002e46:	801a      	strh	r2, [r3, #0]
	}
	else if (*vIn < -max)
	{
		*vIn = -max;
	}
}
 8002e48:	e00e      	b.n	8002e68 <int_limit+0x40>
	else if (*vIn < -max)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e50:	461a      	mov	r2, r3
 8002e52:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002e56:	425b      	negs	r3, r3
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	da05      	bge.n	8002e68 <int_limit+0x40>
		*vIn = -max;
 8002e5c:	887b      	ldrh	r3, [r7, #2]
 8002e5e:	425b      	negs	r3, r3
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	b21a      	sxth	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	801a      	strh	r2, [r3, #0]
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <movement_control_task>:
static uint8_t unjamming = 0;



void movement_control_task(void *argument)
{
 8002e74:	b590      	push	{r4, r7, lr}
 8002e76:	b099      	sub	sp, #100	; 0x64
 8002e78:	af16      	add	r7, sp, #88	; 0x58
 8002e7a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(remote_cmd.right_switch == all_on) //All on
 8002e7c:	4b10      	ldr	r3, [pc, #64]	; (8002ec0 <movement_control_task+0x4c>)
 8002e7e:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d118      	bne.n	8002eb8 <movement_control_task+0x44>
		{
			osEventFlagsWait(chassis_data_flag, 0x10, osFlagsWaitAll, 100);
 8002e86:	4b0f      	ldr	r3, [pc, #60]	; (8002ec4 <movement_control_task+0x50>)
 8002e88:	6818      	ldr	r0, [r3, #0]
 8002e8a:	2364      	movs	r3, #100	; 0x64
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	2110      	movs	r1, #16
 8002e90:	f004 ff70 	bl	8007d74 <osEventFlagsWait>
			chassis_motion_control(canone_data.CHASSIS);
 8002e94:	4c0c      	ldr	r4, [pc, #48]	; (8002ec8 <movement_control_task+0x54>)
 8002e96:	4668      	mov	r0, sp
 8002e98:	f104 0310 	add.w	r3, r4, #16
 8002e9c:	2258      	movs	r2, #88	; 0x58
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	f008 f920 	bl	800b0e4 <memcpy>
 8002ea4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ea8:	f000 f812 	bl	8002ed0 <chassis_motion_control>
			osEventFlagsClear(chassis_data_flag, 0x10);
 8002eac:	4b05      	ldr	r3, [pc, #20]	; (8002ec4 <movement_control_task+0x50>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2110      	movs	r1, #16
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f004 ff1a 	bl	8007cec <osEventFlagsClear>
		}
		//delays task for other tasks to run
		vTaskDelay(CHASSIS_DELAY);
 8002eb8:	2002      	movs	r0, #2
 8002eba:	f006 fb43 	bl	8009544 <vTaskDelay>
		if(remote_cmd.right_switch == all_on) //All on
 8002ebe:	e7dd      	b.n	8002e7c <movement_control_task+0x8>
 8002ec0:	20004e98 	.word	0x20004e98
 8002ec4:	20009834 	.word	0x20009834
 8002ec8:	20009c00 	.word	0x20009c00
 8002ecc:	00000000 	.word	0x00000000

08002ed0 <chassis_motion_control>:

//to OS sentry team: you can literally delete everything and just leave a multiplier for one of the joystick to
//control the chassis
//so once that's done maybe you can start on a system to move the sentry until the RNG says to not move
void chassis_motion_control(motor_data_t *motor)
{
 8002ed0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ed4:	b09a      	sub	sp, #104	; 0x68
 8002ed6:	af02      	add	r7, sp, #8
 8002ed8:	62f8      	str	r0, [r7, #44]	; 0x2c
	//Holds wheel speed output, fl = front left, etc...
	int16_t out_wheel[4] = {0,};
 8002eda:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002ede:	2200      	movs	r2, #0
 8002ee0:	601a      	str	r2, [r3, #0]
 8002ee2:	605a      	str	r2, [r3, #4]
	int16_t highest_speed = 0;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	double rel_angle = 0;
 8002eea:	f04f 0200 	mov.w	r2, #0
 8002eee:	f04f 0300 	mov.w	r3, #0
 8002ef2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double control_yaw;
	float rel_x = 0;
 8002ef6:	f04f 0300 	mov.w	r3, #0
 8002efa:	63fb      	str	r3, [r7, #60]	; 0x3c
	float rel_y = 0;
 8002efc:	f04f 0300 	mov.w	r3, #0
 8002f00:	63bb      	str	r3, [r7, #56]	; 0x38

	rel_angle = canone_data.yaw.adj_ang;
 8002f02:	4ba5      	ldr	r3, [pc, #660]	; (8003198 <chassis_motion_control+0x2c8>)
 8002f04:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7fd fad5 	bl	80004b8 <__aeabi_f2d>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	460b      	mov	r3, r1
 8002f12:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	//rotation matrix of the initial vectorrrr wow MA1513 is relevant?!
	rel_x = (-remote_cmd.left_x * cos(-rel_angle)) + (remote_cmd.left_y * -sin(-rel_angle));
 8002f16:	4ba1      	ldr	r3, [pc, #644]	; (800319c <chassis_motion_control+0x2cc>)
 8002f18:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002f1c:	425b      	negs	r3, r3
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7fd fab8 	bl	8000494 <__aeabi_i2d>
 8002f24:	4604      	mov	r4, r0
 8002f26:	460d      	mov	r5, r1
 8002f28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f2a:	623b      	str	r3, [r7, #32]
 8002f2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f2e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002f32:	627b      	str	r3, [r7, #36]	; 0x24
 8002f34:	ed97 0b08 	vldr	d0, [r7, #32]
 8002f38:	f008 f8ea 	bl	800b110 <cos>
 8002f3c:	ec53 2b10 	vmov	r2, r3, d0
 8002f40:	4620      	mov	r0, r4
 8002f42:	4629      	mov	r1, r5
 8002f44:	f7fd fb10 	bl	8000568 <__aeabi_dmul>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	460b      	mov	r3, r1
 8002f4c:	4690      	mov	r8, r2
 8002f4e:	4699      	mov	r9, r3
 8002f50:	4b92      	ldr	r3, [pc, #584]	; (800319c <chassis_motion_control+0x2cc>)
 8002f52:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fd fa9c 	bl	8000494 <__aeabi_i2d>
 8002f5c:	4604      	mov	r4, r0
 8002f5e:	460d      	mov	r5, r1
 8002f60:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8002f64:	f008 f924 	bl	800b1b0 <sin>
 8002f68:	ec53 2b10 	vmov	r2, r3, d0
 8002f6c:	4620      	mov	r0, r4
 8002f6e:	4629      	mov	r1, r5
 8002f70:	f7fd fafa 	bl	8000568 <__aeabi_dmul>
 8002f74:	4602      	mov	r2, r0
 8002f76:	460b      	mov	r3, r1
 8002f78:	4640      	mov	r0, r8
 8002f7a:	4649      	mov	r1, r9
 8002f7c:	f7fd f93e 	bl	80001fc <__adddf3>
 8002f80:	4602      	mov	r2, r0
 8002f82:	460b      	mov	r3, r1
 8002f84:	4610      	mov	r0, r2
 8002f86:	4619      	mov	r1, r3
 8002f88:	f7fd fdb0 	bl	8000aec <__aeabi_d2f>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	63fb      	str	r3, [r7, #60]	; 0x3c
	rel_y = (-remote_cmd.left_x * sin(-rel_angle)) + (remote_cmd.left_y *  cos(-rel_angle));
 8002f90:	4b82      	ldr	r3, [pc, #520]	; (800319c <chassis_motion_control+0x2cc>)
 8002f92:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002f96:	425b      	negs	r3, r3
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7fd fa7b 	bl	8000494 <__aeabi_i2d>
 8002f9e:	4604      	mov	r4, r0
 8002fa0:	460d      	mov	r5, r1
 8002fa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fa4:	61bb      	str	r3, [r7, #24]
 8002fa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fa8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002fac:	61fb      	str	r3, [r7, #28]
 8002fae:	ed97 0b06 	vldr	d0, [r7, #24]
 8002fb2:	f008 f8fd 	bl	800b1b0 <sin>
 8002fb6:	ec53 2b10 	vmov	r2, r3, d0
 8002fba:	4620      	mov	r0, r4
 8002fbc:	4629      	mov	r1, r5
 8002fbe:	f7fd fad3 	bl	8000568 <__aeabi_dmul>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	4690      	mov	r8, r2
 8002fc8:	4699      	mov	r9, r3
 8002fca:	4b74      	ldr	r3, [pc, #464]	; (800319c <chassis_motion_control+0x2cc>)
 8002fcc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7fd fa5f 	bl	8000494 <__aeabi_i2d>
 8002fd6:	4604      	mov	r4, r0
 8002fd8:	460d      	mov	r5, r1
 8002fda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fe0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002fe4:	617b      	str	r3, [r7, #20]
 8002fe6:	ed97 0b04 	vldr	d0, [r7, #16]
 8002fea:	f008 f891 	bl	800b110 <cos>
 8002fee:	ec53 2b10 	vmov	r2, r3, d0
 8002ff2:	4620      	mov	r0, r4
 8002ff4:	4629      	mov	r1, r5
 8002ff6:	f7fd fab7 	bl	8000568 <__aeabi_dmul>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	4640      	mov	r0, r8
 8003000:	4649      	mov	r1, r9
 8003002:	f7fd f8fb 	bl	80001fc <__adddf3>
 8003006:	4602      	mov	r2, r0
 8003008:	460b      	mov	r3, r1
 800300a:	4610      	mov	r0, r2
 800300c:	4619      	mov	r1, r3
 800300e:	f7fd fd6d 	bl	8000aec <__aeabi_d2f>
 8003012:	4603      	mov	r3, r0
 8003014:	63bb      	str	r3, [r7, #56]	; 0x38
	out_wheel[0] = (-rel_y - (rel_x * HORIZONTAL_MULT));
 8003016:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800301a:	eeb1 7a67 	vneg.f32	s14, s15
 800301e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003022:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003026:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800302a:	ee17 3a90 	vmov	r3, s15
 800302e:	b21b      	sxth	r3, r3
 8003030:	863b      	strh	r3, [r7, #48]	; 0x30
	out_wheel[1] = ( rel_y - (rel_x * HORIZONTAL_MULT));
 8003032:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8003036:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800303a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800303e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003042:	ee17 3a90 	vmov	r3, s15
 8003046:	b21b      	sxth	r3, r3
 8003048:	867b      	strh	r3, [r7, #50]	; 0x32
	out_wheel[2] = ( rel_y + (rel_x * HORIZONTAL_MULT));
 800304a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800304e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003052:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003056:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800305a:	ee17 3a90 	vmov	r3, s15
 800305e:	b21b      	sxth	r3, r3
 8003060:	86bb      	strh	r3, [r7, #52]	; 0x34
	out_wheel[3] = (-rel_y + (rel_x * HORIZONTAL_MULT));
 8003062:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003066:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800306a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800306e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003072:	ee17 3a90 	vmov	r3, s15
 8003076:	b21b      	sxth	r3, r3
 8003078:	86fb      	strh	r3, [r7, #54]	; 0x36

	/* normalize values as a percentage and multiple by our preset max speed
	 * this will be the setpoint for speed values
	 **/
	if(canone_data.yaw.adj_ang >= (canone_data.yaw.max_ang) - 0.05)
 800307a:	4b47      	ldr	r3, [pc, #284]	; (8003198 <chassis_motion_control+0x2c8>)
 800307c:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 8003080:	4618      	mov	r0, r3
 8003082:	f7fd fa19 	bl	80004b8 <__aeabi_f2d>
 8003086:	4604      	mov	r4, r0
 8003088:	460d      	mov	r5, r1
 800308a:	4b43      	ldr	r3, [pc, #268]	; (8003198 <chassis_motion_control+0x2c8>)
 800308c:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 8003090:	4618      	mov	r0, r3
 8003092:	f7fd fa11 	bl	80004b8 <__aeabi_f2d>
 8003096:	a33e      	add	r3, pc, #248	; (adr r3, 8003190 <chassis_motion_control+0x2c0>)
 8003098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800309c:	f7fd f8ac 	bl	80001f8 <__aeabi_dsub>
 80030a0:	4602      	mov	r2, r0
 80030a2:	460b      	mov	r3, r1
 80030a4:	4620      	mov	r0, r4
 80030a6:	4629      	mov	r1, r5
 80030a8:	f7fd fce4 	bl	8000a74 <__aeabi_dcmpge>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d023      	beq.n	80030fa <chassis_motion_control+0x22a>
	{
		if(aimbot_mode == 1)
 80030b2:	4b3b      	ldr	r3, [pc, #236]	; (80031a0 <chassis_motion_control+0x2d0>)
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d10f      	bne.n	80030da <chassis_motion_control+0x20a>
		{
			if (xavier_data.yaw < 0)
 80030ba:	4b3a      	ldr	r3, [pc, #232]	; (80031a4 <chassis_motion_control+0x2d4>)
 80030bc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	da60      	bge.n	8003186 <chassis_motion_control+0x2b6>
			{
			control_yaw = xavier_data.yaw;
 80030c4:	4b37      	ldr	r3, [pc, #220]	; (80031a4 <chassis_motion_control+0x2d4>)
 80030c6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7fd f9e2 	bl	8000494 <__aeabi_i2d>
 80030d0:	4602      	mov	r2, r0
 80030d2:	460b      	mov	r3, r1
 80030d4:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 80030d8:	e055      	b.n	8003186 <chassis_motion_control+0x2b6>
			}
		}
		else
		{
			if (remote_cmd.right_x < 0)
 80030da:	4b30      	ldr	r3, [pc, #192]	; (800319c <chassis_motion_control+0x2cc>)
 80030dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	da50      	bge.n	8003186 <chassis_motion_control+0x2b6>
			{
			control_yaw = remote_cmd.right_x;
 80030e4:	4b2d      	ldr	r3, [pc, #180]	; (800319c <chassis_motion_control+0x2cc>)
 80030e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fd f9d2 	bl	8000494 <__aeabi_i2d>
 80030f0:	4602      	mov	r2, r0
 80030f2:	460b      	mov	r3, r1
 80030f4:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 80030f8:	e045      	b.n	8003186 <chassis_motion_control+0x2b6>
			}
		}
	}
	else if (canone_data.yaw.adj_ang <= canone_data.yaw.min_ang + 0.05)
 80030fa:	4b27      	ldr	r3, [pc, #156]	; (8003198 <chassis_motion_control+0x2c8>)
 80030fc:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 8003100:	4618      	mov	r0, r3
 8003102:	f7fd f9d9 	bl	80004b8 <__aeabi_f2d>
 8003106:	4604      	mov	r4, r0
 8003108:	460d      	mov	r5, r1
 800310a:	4b23      	ldr	r3, [pc, #140]	; (8003198 <chassis_motion_control+0x2c8>)
 800310c:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 8003110:	4618      	mov	r0, r3
 8003112:	f7fd f9d1 	bl	80004b8 <__aeabi_f2d>
 8003116:	a31e      	add	r3, pc, #120	; (adr r3, 8003190 <chassis_motion_control+0x2c0>)
 8003118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800311c:	f7fd f86e 	bl	80001fc <__adddf3>
 8003120:	4602      	mov	r2, r0
 8003122:	460b      	mov	r3, r1
 8003124:	4620      	mov	r0, r4
 8003126:	4629      	mov	r1, r5
 8003128:	f7fd fc9a 	bl	8000a60 <__aeabi_dcmple>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d023      	beq.n	800317a <chassis_motion_control+0x2aa>
	{
		if(aimbot_mode == 1)
 8003132:	4b1b      	ldr	r3, [pc, #108]	; (80031a0 <chassis_motion_control+0x2d0>)
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d10f      	bne.n	800315a <chassis_motion_control+0x28a>
			{
				if (xavier_data.yaw > 0)
 800313a:	4b1a      	ldr	r3, [pc, #104]	; (80031a4 <chassis_motion_control+0x2d4>)
 800313c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	dd20      	ble.n	8003186 <chassis_motion_control+0x2b6>
				{
				control_yaw = xavier_data.yaw;
 8003144:	4b17      	ldr	r3, [pc, #92]	; (80031a4 <chassis_motion_control+0x2d4>)
 8003146:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800314a:	4618      	mov	r0, r3
 800314c:	f7fd f9a2 	bl	8000494 <__aeabi_i2d>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 8003158:	e015      	b.n	8003186 <chassis_motion_control+0x2b6>
				}
			}
			else
			{
				if (remote_cmd.right_x > 0)
 800315a:	4b10      	ldr	r3, [pc, #64]	; (800319c <chassis_motion_control+0x2cc>)
 800315c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003160:	2b00      	cmp	r3, #0
 8003162:	dd10      	ble.n	8003186 <chassis_motion_control+0x2b6>
				{
				control_yaw = remote_cmd.right_x;
 8003164:	4b0d      	ldr	r3, [pc, #52]	; (800319c <chassis_motion_control+0x2cc>)
 8003166:	f9b3 3000 	ldrsh.w	r3, [r3]
 800316a:	4618      	mov	r0, r3
 800316c:	f7fd f992 	bl	8000494 <__aeabi_i2d>
 8003170:	4602      	mov	r2, r0
 8003172:	460b      	mov	r3, r1
 8003174:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 8003178:	e005      	b.n	8003186 <chassis_motion_control+0x2b6>
				}
			}
	}
	else
	{
		control_yaw = 0;
 800317a:	f04f 0200 	mov.w	r2, #0
 800317e:	f04f 0300 	mov.w	r3, #0
 8003182:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	}

	//limit max rpm
	for (uint8_t i = 0; i < 4; i ++)
 8003186:	2300      	movs	r3, #0
 8003188:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800318c:	e086      	b.n	800329c <chassis_motion_control+0x3cc>
 800318e:	bf00      	nop
 8003190:	9999999a 	.word	0x9999999a
 8003194:	3fa99999 	.word	0x3fa99999
 8003198:	20009c00 	.word	0x20009c00
 800319c:	20004e98 	.word	0x20004e98
 80031a0:	20004e66 	.word	0x20004e66
 80031a4:	20009e38 	.word	0x20009e38
	{
		out_wheel[i] = (out_wheel[i] * MAX_SPEED / (MAX_RC_VALUE/2)) + (control_yaw * TURNING_SPEED/MAX_RC_VALUE) ;
 80031a8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80031b2:	4413      	add	r3, r2
 80031b4:	f933 3c30 	ldrsh.w	r3, [r3, #-48]
 80031b8:	461a      	mov	r2, r3
 80031ba:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80031be:	fb03 f302 	mul.w	r3, r3, r2
 80031c2:	4a7e      	ldr	r2, [pc, #504]	; (80033bc <chassis_motion_control+0x4ec>)
 80031c4:	fb82 1203 	smull	r1, r2, r2, r3
 80031c8:	1212      	asrs	r2, r2, #8
 80031ca:	17db      	asrs	r3, r3, #31
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7fd f960 	bl	8000494 <__aeabi_i2d>
 80031d4:	4604      	mov	r4, r0
 80031d6:	460d      	mov	r5, r1
 80031d8:	f04f 0200 	mov.w	r2, #0
 80031dc:	4b78      	ldr	r3, [pc, #480]	; (80033c0 <chassis_motion_control+0x4f0>)
 80031de:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80031e2:	f7fd f9c1 	bl	8000568 <__aeabi_dmul>
 80031e6:	4602      	mov	r2, r0
 80031e8:	460b      	mov	r3, r1
 80031ea:	4610      	mov	r0, r2
 80031ec:	4619      	mov	r1, r3
 80031ee:	f04f 0200 	mov.w	r2, #0
 80031f2:	4b74      	ldr	r3, [pc, #464]	; (80033c4 <chassis_motion_control+0x4f4>)
 80031f4:	f7fd fae2 	bl	80007bc <__aeabi_ddiv>
 80031f8:	4602      	mov	r2, r0
 80031fa:	460b      	mov	r3, r1
 80031fc:	4620      	mov	r0, r4
 80031fe:	4629      	mov	r1, r5
 8003200:	f7fc fffc 	bl	80001fc <__adddf3>
 8003204:	4602      	mov	r2, r0
 8003206:	460b      	mov	r3, r1
 8003208:	f897 404f 	ldrb.w	r4, [r7, #79]	; 0x4f
 800320c:	4610      	mov	r0, r2
 800320e:	4619      	mov	r1, r3
 8003210:	f7fd fc44 	bl	8000a9c <__aeabi_d2iz>
 8003214:	4603      	mov	r3, r0
 8003216:	b21a      	sxth	r2, r3
 8003218:	0063      	lsls	r3, r4, #1
 800321a:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800321e:	440b      	add	r3, r1
 8003220:	f823 2c30 	strh.w	r2, [r3, #-48]
		if (fabs(out_wheel[i]) > highest_speed)
 8003224:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003228:	005b      	lsls	r3, r3, #1
 800322a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800322e:	4413      	add	r3, r2
 8003230:	f933 3c30 	ldrsh.w	r3, [r3, #-48]
 8003234:	4618      	mov	r0, r3
 8003236:	f7fd f92d 	bl	8000494 <__aeabi_i2d>
 800323a:	4602      	mov	r2, r0
 800323c:	460b      	mov	r3, r1
 800323e:	60ba      	str	r2, [r7, #8]
 8003240:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003244:	60fb      	str	r3, [r7, #12]
 8003246:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 800324a:	4618      	mov	r0, r3
 800324c:	f7fd f922 	bl	8000494 <__aeabi_i2d>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003258:	f7fd fc16 	bl	8000a88 <__aeabi_dcmpgt>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d017      	beq.n	8003292 <chassis_motion_control+0x3c2>
		{
			highest_speed = fabs(out_wheel[i]);
 8003262:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003266:	005b      	lsls	r3, r3, #1
 8003268:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800326c:	4413      	add	r3, r2
 800326e:	f933 3c30 	ldrsh.w	r3, [r3, #-48]
 8003272:	4618      	mov	r0, r3
 8003274:	f7fd f90e 	bl	8000494 <__aeabi_i2d>
 8003278:	4602      	mov	r2, r0
 800327a:	460b      	mov	r3, r1
 800327c:	603a      	str	r2, [r7, #0]
 800327e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003282:	607b      	str	r3, [r7, #4]
 8003284:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003288:	f7fd fc08 	bl	8000a9c <__aeabi_d2iz>
 800328c:	4603      	mov	r3, r0
 800328e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	for (uint8_t i = 0; i < 4; i ++)
 8003292:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003296:	3301      	adds	r3, #1
 8003298:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800329c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80032a0:	2b03      	cmp	r3, #3
 80032a2:	d981      	bls.n	80031a8 <chassis_motion_control+0x2d8>
		}
	}

	if (fabs(highest_speed) > MAX_SPEED)
 80032a4:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7fd f8f3 	bl	8000494 <__aeabi_i2d>
 80032ae:	4602      	mov	r2, r0
 80032b0:	460b      	mov	r3, r1
 80032b2:	4692      	mov	sl, r2
 80032b4:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	4b42      	ldr	r3, [pc, #264]	; (80033c8 <chassis_motion_control+0x4f8>)
 80032be:	4650      	mov	r0, sl
 80032c0:	4659      	mov	r1, fp
 80032c2:	f7fd fbe1 	bl	8000a88 <__aeabi_dcmpgt>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d026      	beq.n	800331a <chassis_motion_control+0x44a>
	{
		for (uint8_t i = 0; i < 4; i ++)
 80032cc:	2300      	movs	r3, #0
 80032ce:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80032d2:	e01e      	b.n	8003312 <chassis_motion_control+0x442>
		{
			out_wheel[i] = out_wheel[i] * MAX_SPEED / highest_speed;
 80032d4:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80032de:	4413      	add	r3, r2
 80032e0:	f933 3c30 	ldrsh.w	r3, [r3, #-48]
 80032e4:	461a      	mov	r2, r3
 80032e6:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80032ea:	fb03 f202 	mul.w	r2, r3, r2
 80032ee:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 80032f2:	fb92 f2f3 	sdiv	r2, r2, r3
 80032f6:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80032fa:	b212      	sxth	r2, r2
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8003302:	440b      	add	r3, r1
 8003304:	f823 2c30 	strh.w	r2, [r3, #-48]
		for (uint8_t i = 0; i < 4; i ++)
 8003308:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800330c:	3301      	adds	r3, #1
 800330e:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8003312:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8003316:	2b03      	cmp	r3, #3
 8003318:	d9dc      	bls.n	80032d4 <chassis_motion_control+0x404>
		}
	}

	for (uint8_t i = 0; i < 4; i ++)
 800331a:	2300      	movs	r3, #0
 800331c:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8003320:	e02e      	b.n	8003380 <chassis_motion_control+0x4b0>
	{
		speed_pid(out_wheel[i], motor[i].rpm , &motor[i].pid);
 8003322:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003326:	005b      	lsls	r3, r3, #1
 8003328:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800332c:	4413      	add	r3, r2
 800332e:	f933 3c30 	ldrsh.w	r3, [r3, #-48]
 8003332:	4618      	mov	r0, r3
 8003334:	f7fd f8ae 	bl	8000494 <__aeabi_i2d>
 8003338:	4604      	mov	r4, r0
 800333a:	460d      	mov	r5, r1
 800333c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003340:	2268      	movs	r2, #104	; 0x68
 8003342:	fb02 f303 	mul.w	r3, r2, r3
 8003346:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003348:	4413      	add	r3, r2
 800334a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800334e:	4618      	mov	r0, r3
 8003350:	f7fd f8a0 	bl	8000494 <__aeabi_i2d>
 8003354:	4680      	mov	r8, r0
 8003356:	4689      	mov	r9, r1
 8003358:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800335c:	2268      	movs	r2, #104	; 0x68
 800335e:	fb02 f303 	mul.w	r3, r2, r3
 8003362:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003364:	4413      	add	r3, r2
 8003366:	3310      	adds	r3, #16
 8003368:	4618      	mov	r0, r3
 800336a:	ec49 8b11 	vmov	d1, r8, r9
 800336e:	ec45 4b10 	vmov	d0, r4, r5
 8003372:	f7ff fb81 	bl	8002a78 <speed_pid>
	for (uint8_t i = 0; i < 4; i ++)
 8003376:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800337a:	3301      	adds	r3, #1
 800337c:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8003380:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003384:	2b03      	cmp	r3, #3
 8003386:	d9cc      	bls.n	8003322 <chassis_motion_control+0x452>
	}
	CANone_cmd(motor[0].pid.output, motor[1].pid.output, motor[2].pid.output, motor[3].pid.output, CHASSIS_ID);
 8003388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800338a:	f9b3 0064 	ldrsh.w	r0, [r3, #100]	; 0x64
 800338e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003390:	3368      	adds	r3, #104	; 0x68
 8003392:	f9b3 1064 	ldrsh.w	r1, [r3, #100]	; 0x64
 8003396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003398:	33d0      	adds	r3, #208	; 0xd0
 800339a:	f9b3 2064 	ldrsh.w	r2, [r3, #100]	; 0x64
 800339e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033a0:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80033a4:	f9b3 3064 	ldrsh.w	r3, [r3, #100]	; 0x64
 80033a8:	f44f 7400 	mov.w	r4, #512	; 0x200
 80033ac:	9400      	str	r4, [sp, #0]
 80033ae:	f7ff fc99 	bl	8002ce4 <CANone_cmd>
}
 80033b2:	bf00      	nop
 80033b4:	3760      	adds	r7, #96	; 0x60
 80033b6:	46bd      	mov	sp, r7
 80033b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033bc:	634c0635 	.word	0x634c0635
 80033c0:	40af4000 	.word	0x40af4000
 80033c4:	4094a000 	.word	0x4094a000
 80033c8:	40bf4000 	.word	0x40bf4000

080033cc <dbus_remote_ISR>:
extern float pitch;
extern float yaw;


//Releases dbus semaphore when a dbus signal is detected by ISR
void dbus_remote_ISR(DMA_HandleTypeDef *hdma) {
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
	remote_cmd.right_x = (remote_raw_data[0] | remote_raw_data[1] << 8) & 0x07FF;
 80033d4:	4b71      	ldr	r3, [pc, #452]	; (800359c <dbus_remote_ISR+0x1d0>)
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	b21a      	sxth	r2, r3
 80033da:	4b70      	ldr	r3, [pc, #448]	; (800359c <dbus_remote_ISR+0x1d0>)
 80033dc:	785b      	ldrb	r3, [r3, #1]
 80033de:	021b      	lsls	r3, r3, #8
 80033e0:	b21b      	sxth	r3, r3
 80033e2:	4313      	orrs	r3, r2
 80033e4:	b21b      	sxth	r3, r3
 80033e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80033ea:	b21a      	sxth	r2, r3
 80033ec:	4b6c      	ldr	r3, [pc, #432]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 80033ee:	801a      	strh	r2, [r3, #0]
	remote_cmd.right_x -= JOYSTICK_OFFSET;
 80033f0:	4b6b      	ldr	r3, [pc, #428]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 80033f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	b21a      	sxth	r2, r3
 8003400:	4b67      	ldr	r3, [pc, #412]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003402:	801a      	strh	r2, [r3, #0]
	remote_cmd.right_y = (remote_raw_data[1] >> 3 | remote_raw_data[2] << 5) & 0x07FF;
 8003404:	4b65      	ldr	r3, [pc, #404]	; (800359c <dbus_remote_ISR+0x1d0>)
 8003406:	785b      	ldrb	r3, [r3, #1]
 8003408:	08db      	lsrs	r3, r3, #3
 800340a:	b2db      	uxtb	r3, r3
 800340c:	b21a      	sxth	r2, r3
 800340e:	4b63      	ldr	r3, [pc, #396]	; (800359c <dbus_remote_ISR+0x1d0>)
 8003410:	789b      	ldrb	r3, [r3, #2]
 8003412:	015b      	lsls	r3, r3, #5
 8003414:	b21b      	sxth	r3, r3
 8003416:	4313      	orrs	r3, r2
 8003418:	b21b      	sxth	r3, r3
 800341a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800341e:	b21a      	sxth	r2, r3
 8003420:	4b5f      	ldr	r3, [pc, #380]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003422:	805a      	strh	r2, [r3, #2]
	remote_cmd.right_y -= JOYSTICK_OFFSET;
 8003424:	4b5e      	ldr	r3, [pc, #376]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003426:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800342a:	b29b      	uxth	r3, r3
 800342c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003430:	b29b      	uxth	r3, r3
 8003432:	b21a      	sxth	r2, r3
 8003434:	4b5a      	ldr	r3, [pc, #360]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003436:	805a      	strh	r2, [r3, #2]
	remote_cmd.left_x = (remote_raw_data[2] >> 6 | remote_raw_data[3] << 2 | remote_raw_data[4] << 10) & 0x07FF;
 8003438:	4b58      	ldr	r3, [pc, #352]	; (800359c <dbus_remote_ISR+0x1d0>)
 800343a:	789b      	ldrb	r3, [r3, #2]
 800343c:	099b      	lsrs	r3, r3, #6
 800343e:	b2db      	uxtb	r3, r3
 8003440:	b21a      	sxth	r2, r3
 8003442:	4b56      	ldr	r3, [pc, #344]	; (800359c <dbus_remote_ISR+0x1d0>)
 8003444:	78db      	ldrb	r3, [r3, #3]
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	b21b      	sxth	r3, r3
 800344a:	4313      	orrs	r3, r2
 800344c:	b21a      	sxth	r2, r3
 800344e:	4b53      	ldr	r3, [pc, #332]	; (800359c <dbus_remote_ISR+0x1d0>)
 8003450:	791b      	ldrb	r3, [r3, #4]
 8003452:	029b      	lsls	r3, r3, #10
 8003454:	b21b      	sxth	r3, r3
 8003456:	4313      	orrs	r3, r2
 8003458:	b21b      	sxth	r3, r3
 800345a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800345e:	b21a      	sxth	r2, r3
 8003460:	4b4f      	ldr	r3, [pc, #316]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003462:	809a      	strh	r2, [r3, #4]
	remote_cmd.left_x -= JOYSTICK_OFFSET;
 8003464:	4b4e      	ldr	r3, [pc, #312]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003466:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800346a:	b29b      	uxth	r3, r3
 800346c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003470:	b29b      	uxth	r3, r3
 8003472:	b21a      	sxth	r2, r3
 8003474:	4b4a      	ldr	r3, [pc, #296]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003476:	809a      	strh	r2, [r3, #4]
	remote_cmd.left_y = (remote_raw_data[4] >> 1 | remote_raw_data[5] << 7) & 0x07FF;
 8003478:	4b48      	ldr	r3, [pc, #288]	; (800359c <dbus_remote_ISR+0x1d0>)
 800347a:	791b      	ldrb	r3, [r3, #4]
 800347c:	085b      	lsrs	r3, r3, #1
 800347e:	b2db      	uxtb	r3, r3
 8003480:	b21a      	sxth	r2, r3
 8003482:	4b46      	ldr	r3, [pc, #280]	; (800359c <dbus_remote_ISR+0x1d0>)
 8003484:	795b      	ldrb	r3, [r3, #5]
 8003486:	01db      	lsls	r3, r3, #7
 8003488:	b21b      	sxth	r3, r3
 800348a:	4313      	orrs	r3, r2
 800348c:	b21b      	sxth	r3, r3
 800348e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003492:	b21a      	sxth	r2, r3
 8003494:	4b42      	ldr	r3, [pc, #264]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003496:	80da      	strh	r2, [r3, #6]
	remote_cmd.left_y -= JOYSTICK_OFFSET;
 8003498:	4b41      	ldr	r3, [pc, #260]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 800349a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800349e:	b29b      	uxth	r3, r3
 80034a0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	b21a      	sxth	r2, r3
 80034a8:	4b3d      	ldr	r3, [pc, #244]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 80034aa:	80da      	strh	r2, [r3, #6]
	//Left switch position
	remote_cmd.left_switch = ((remote_raw_data[5] >> 4) & 0x000C) >> 2;
 80034ac:	4b3b      	ldr	r3, [pc, #236]	; (800359c <dbus_remote_ISR+0x1d0>)
 80034ae:	795b      	ldrb	r3, [r3, #5]
 80034b0:	091b      	lsrs	r3, r3, #4
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	109b      	asrs	r3, r3, #2
 80034b6:	b25b      	sxtb	r3, r3
 80034b8:	f003 0303 	and.w	r3, r3, #3
 80034bc:	b25a      	sxtb	r2, r3
 80034be:	4b38      	ldr	r3, [pc, #224]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 80034c0:	721a      	strb	r2, [r3, #8]
	remote_cmd.right_switch = (remote_raw_data[5] >> 4) & 0x0003;
 80034c2:	4b36      	ldr	r3, [pc, #216]	; (800359c <dbus_remote_ISR+0x1d0>)
 80034c4:	795b      	ldrb	r3, [r3, #5]
 80034c6:	091b      	lsrs	r3, r3, #4
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	b25b      	sxtb	r3, r3
 80034cc:	f003 0303 	and.w	r3, r3, #3
 80034d0:	b25a      	sxtb	r2, r3
 80034d2:	4b33      	ldr	r3, [pc, #204]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 80034d4:	725a      	strb	r2, [r3, #9]
	remote_cmd.mouse_x = ((int16_t)remote_raw_data[6] | ((int16_t)remote_raw_data[7] << 8));
 80034d6:	4b31      	ldr	r3, [pc, #196]	; (800359c <dbus_remote_ISR+0x1d0>)
 80034d8:	799b      	ldrb	r3, [r3, #6]
 80034da:	b21a      	sxth	r2, r3
 80034dc:	4b2f      	ldr	r3, [pc, #188]	; (800359c <dbus_remote_ISR+0x1d0>)
 80034de:	79db      	ldrb	r3, [r3, #7]
 80034e0:	021b      	lsls	r3, r3, #8
 80034e2:	b21b      	sxth	r3, r3
 80034e4:	4313      	orrs	r3, r2
 80034e6:	b21a      	sxth	r2, r3
 80034e8:	4b2d      	ldr	r3, [pc, #180]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 80034ea:	815a      	strh	r2, [r3, #10]
	remote_cmd.mouse_y = ((int16_t)remote_raw_data[8] | ((int16_t)remote_raw_data[9] << 8));
 80034ec:	4b2b      	ldr	r3, [pc, #172]	; (800359c <dbus_remote_ISR+0x1d0>)
 80034ee:	7a1b      	ldrb	r3, [r3, #8]
 80034f0:	b21a      	sxth	r2, r3
 80034f2:	4b2a      	ldr	r3, [pc, #168]	; (800359c <dbus_remote_ISR+0x1d0>)
 80034f4:	7a5b      	ldrb	r3, [r3, #9]
 80034f6:	021b      	lsls	r3, r3, #8
 80034f8:	b21b      	sxth	r3, r3
 80034fa:	4313      	orrs	r3, r2
 80034fc:	b21a      	sxth	r2, r3
 80034fe:	4b28      	ldr	r3, [pc, #160]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003500:	819a      	strh	r2, [r3, #12]
	remote_cmd.mouse_z = ((int16_t)remote_raw_data[10] | ((int16_t)remote_raw_data[11] << 8));
 8003502:	4b26      	ldr	r3, [pc, #152]	; (800359c <dbus_remote_ISR+0x1d0>)
 8003504:	7a9b      	ldrb	r3, [r3, #10]
 8003506:	b21a      	sxth	r2, r3
 8003508:	4b24      	ldr	r3, [pc, #144]	; (800359c <dbus_remote_ISR+0x1d0>)
 800350a:	7adb      	ldrb	r3, [r3, #11]
 800350c:	021b      	lsls	r3, r3, #8
 800350e:	b21b      	sxth	r3, r3
 8003510:	4313      	orrs	r3, r2
 8003512:	b21a      	sxth	r2, r3
 8003514:	4b22      	ldr	r3, [pc, #136]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003516:	81da      	strh	r2, [r3, #14]
	remote_cmd.mouse_left = (remote_raw_data[12]);
 8003518:	4b20      	ldr	r3, [pc, #128]	; (800359c <dbus_remote_ISR+0x1d0>)
 800351a:	7b1b      	ldrb	r3, [r3, #12]
 800351c:	b25a      	sxtb	r2, r3
 800351e:	4b20      	ldr	r3, [pc, #128]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003520:	761a      	strb	r2, [r3, #24]
	remote_cmd.mouse_right = (remote_raw_data[13]);
 8003522:	4b1e      	ldr	r3, [pc, #120]	; (800359c <dbus_remote_ISR+0x1d0>)
 8003524:	7b5b      	ldrb	r3, [r3, #13]
 8003526:	b25a      	sxtb	r2, r3
 8003528:	4b1d      	ldr	r3, [pc, #116]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 800352a:	765a      	strb	r2, [r3, #25]
	remote_cmd.keyboard_keys = (remote_raw_data[14]);
 800352c:	4b1b      	ldr	r3, [pc, #108]	; (800359c <dbus_remote_ISR+0x1d0>)
 800352e:	7b9b      	ldrb	r3, [r3, #14]
 8003530:	b21a      	sxth	r2, r3
 8003532:	4b1b      	ldr	r3, [pc, #108]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003534:	835a      	strh	r2, [r3, #26]
	remote_cmd.last_time = HAL_GetTick();
 8003536:	f000 f99d 	bl	8003874 <HAL_GetTick>
 800353a:	4603      	mov	r3, r0
 800353c:	4a18      	ldr	r2, [pc, #96]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 800353e:	61d3      	str	r3, [r2, #28]
	if(remote_cmd.keyboard_keys & KEY_OFFSET_Q && remote_cmd.keyboard_keys & KEY_OFFSET_SHIFT
 8003540:	4b17      	ldr	r3, [pc, #92]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003542:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8003546:	b29b      	uxth	r3, r3
 8003548:	f003 0310 	and.w	r3, r3, #16
 800354c:	2b00      	cmp	r3, #0
 800354e:	d01a      	beq.n	8003586 <dbus_remote_ISR+0x1ba>
 8003550:	4b13      	ldr	r3, [pc, #76]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003552:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8003556:	b29b      	uxth	r3, r3
 8003558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800355c:	2b00      	cmp	r3, #0
 800355e:	d012      	beq.n	8003586 <dbus_remote_ISR+0x1ba>
			&& remote_cmd.keyboard_keys & KEY_OFFSET_CTRL)
 8003560:	4b0f      	ldr	r3, [pc, #60]	; (80035a0 <dbus_remote_ISR+0x1d4>)
 8003562:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8003566:	b29b      	uxth	r3, r3
 8003568:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800356c:	2b00      	cmp	r3, #0
 800356e:	d00a      	beq.n	8003586 <dbus_remote_ISR+0x1ba>
	{
		if (remote_control_mode == 1)
 8003570:	4b0c      	ldr	r3, [pc, #48]	; (80035a4 <dbus_remote_ISR+0x1d8>)
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	2b01      	cmp	r3, #1
 8003576:	d103      	bne.n	8003580 <dbus_remote_ISR+0x1b4>
		{
			remote_control_mode = 0;
 8003578:	4b0a      	ldr	r3, [pc, #40]	; (80035a4 <dbus_remote_ISR+0x1d8>)
 800357a:	2200      	movs	r2, #0
 800357c:	701a      	strb	r2, [r3, #0]
 800357e:	e002      	b.n	8003586 <dbus_remote_ISR+0x1ba>
		}
		else
		{
			remote_control_mode = 1;
 8003580:	4b08      	ldr	r3, [pc, #32]	; (80035a4 <dbus_remote_ISR+0x1d8>)
 8003582:	2201      	movs	r2, #1
 8003584:	701a      	strb	r2, [r3, #0]
		}
	}
	osEventFlagsSet(rc_data_flag, 0x1000);
 8003586:	4b08      	ldr	r3, [pc, #32]	; (80035a8 <dbus_remote_ISR+0x1dc>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800358e:	4618      	mov	r0, r3
 8003590:	f004 fb54 	bl	8007c3c <osEventFlagsSet>
}
 8003594:	bf00      	nop
 8003596:	3708      	adds	r7, #8
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	2000002c 	.word	0x2000002c
 80035a0:	20004e98 	.word	0x20004e98
 80035a4:	20004eb8 	.word	0x20004eb8
 80035a8:	20009818 	.word	0x20009818

080035ac <startup_task>:
extern float pitch;
extern float yaw;


void startup_task()
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
	led_on();
 80035b2:	f7fd fd83 	bl	80010bc <led_on>
	//general init
	can_start(&hcan1);
 80035b6:	4863      	ldr	r0, [pc, #396]	; (8003744 <startup_task+0x198>)
 80035b8:	f7fd fcb0 	bl	8000f1c <can_start>
	can_start(&hcan2);
 80035bc:	4862      	ldr	r0, [pc, #392]	; (8003748 <startup_task+0x19c>)
 80035be:	f7fd fcad 	bl	8000f1c <can_start>
	buzzer_init();
 80035c2:	f7fd fc81 	bl	8000ec8 <buzzer_init>
	dbus_remote_start(remote_raw_data);
 80035c6:	4861      	ldr	r0, [pc, #388]	; (800374c <startup_task+0x1a0>)
 80035c8:	f7fd fcea 	bl	8000fa0 <dbus_remote_start>
	HAL_Delay(STARTUP_DELAY);
 80035cc:	2064      	movs	r0, #100	; 0x64
 80035ce:	f000 f95d 	bl	800388c <HAL_Delay>
	led_green_off();
 80035d2:	f7fd fd67 	bl	80010a4 <led_green_off>

	//PID values
	canone_data.CHASSIS.pid.max_out = CHASSIS_MAX_CURRENT;
 80035d6:	4b5e      	ldr	r3, [pc, #376]	; (8003750 <startup_task+0x1a4>)
 80035d8:	f643 4218 	movw	r2, #15384	; 0x3c18
 80035dc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	canone_data.CHASSIS.pid.min_out = CHASSIS_MIN_CURRENT;
 80035e0:	4b5b      	ldr	r3, [pc, #364]	; (8003750 <startup_task+0x1a4>)
 80035e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80035e6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	canone_data.CHASSIS.pid.kp = CHASSIS_KP;
 80035ea:	4b59      	ldr	r3, [pc, #356]	; (8003750 <startup_task+0x1a4>)
 80035ec:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80035f0:	611a      	str	r2, [r3, #16]
	canone_data.CHASSIS.pid.ki = CHASSIS_KI;
 80035f2:	4b57      	ldr	r3, [pc, #348]	; (8003750 <startup_task+0x1a4>)
 80035f4:	f04f 0200 	mov.w	r2, #0
 80035f8:	615a      	str	r2, [r3, #20]
	canone_data.CHASSIS.pid.kd = CHASSIS_KD;
 80035fa:	4b55      	ldr	r3, [pc, #340]	; (8003750 <startup_task+0x1a4>)
 80035fc:	4a55      	ldr	r2, [pc, #340]	; (8003754 <startup_task+0x1a8>)
 80035fe:	619a      	str	r2, [r3, #24]

	for (uint8_t i = 0; i < 2; i++){
 8003600:	2300      	movs	r3, #0
 8003602:	71fb      	strb	r3, [r7, #7]
 8003604:	e031      	b.n	800366a <startup_task+0xbe>
		canone_data.FEEDER[i].pid.max_out = FRICTION_MAX_CURRENT;
 8003606:	79fb      	ldrb	r3, [r7, #7]
 8003608:	4a51      	ldr	r2, [pc, #324]	; (8003750 <startup_task+0x1a4>)
 800360a:	2168      	movs	r1, #104	; 0x68
 800360c:	fb01 f303 	mul.w	r3, r1, r3
 8003610:	4413      	add	r3, r2
 8003612:	33c8      	adds	r3, #200	; 0xc8
 8003614:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003618:	801a      	strh	r2, [r3, #0]
		canone_data.FEEDER[i].pid.min_out = 0;
 800361a:	79fb      	ldrb	r3, [r7, #7]
 800361c:	4a4c      	ldr	r2, [pc, #304]	; (8003750 <startup_task+0x1a4>)
 800361e:	2168      	movs	r1, #104	; 0x68
 8003620:	fb01 f303 	mul.w	r3, r1, r3
 8003624:	4413      	add	r3, r2
 8003626:	33ca      	adds	r3, #202	; 0xca
 8003628:	2200      	movs	r2, #0
 800362a:	801a      	strh	r2, [r3, #0]
		canone_data.FEEDER[i].pid.kp 	= FRICTION_KP;
 800362c:	79fb      	ldrb	r3, [r7, #7]
 800362e:	4a48      	ldr	r2, [pc, #288]	; (8003750 <startup_task+0x1a4>)
 8003630:	2168      	movs	r1, #104	; 0x68
 8003632:	fb01 f303 	mul.w	r3, r1, r3
 8003636:	4413      	add	r3, r2
 8003638:	3378      	adds	r3, #120	; 0x78
 800363a:	4a47      	ldr	r2, [pc, #284]	; (8003758 <startup_task+0x1ac>)
 800363c:	601a      	str	r2, [r3, #0]
		canone_data.FEEDER[i].pid.ki 	= FRICTION_KI;
 800363e:	79fb      	ldrb	r3, [r7, #7]
 8003640:	4a43      	ldr	r2, [pc, #268]	; (8003750 <startup_task+0x1a4>)
 8003642:	2168      	movs	r1, #104	; 0x68
 8003644:	fb01 f303 	mul.w	r3, r1, r3
 8003648:	4413      	add	r3, r2
 800364a:	337c      	adds	r3, #124	; 0x7c
 800364c:	f04f 0200 	mov.w	r2, #0
 8003650:	601a      	str	r2, [r3, #0]
		canone_data.FEEDER[i].pid.kd 	= FRICTION_KD;
 8003652:	79fb      	ldrb	r3, [r7, #7]
 8003654:	4a3e      	ldr	r2, [pc, #248]	; (8003750 <startup_task+0x1a4>)
 8003656:	2168      	movs	r1, #104	; 0x68
 8003658:	fb01 f303 	mul.w	r3, r1, r3
 800365c:	4413      	add	r3, r2
 800365e:	3380      	adds	r3, #128	; 0x80
 8003660:	4a3e      	ldr	r2, [pc, #248]	; (800375c <startup_task+0x1b0>)
 8003662:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < 2; i++){
 8003664:	79fb      	ldrb	r3, [r7, #7]
 8003666:	3301      	adds	r3, #1
 8003668:	71fb      	strb	r3, [r7, #7]
 800366a:	79fb      	ldrb	r3, [r7, #7]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d9ca      	bls.n	8003606 <startup_task+0x5a>
	}


	//gimbal PID input
	canone_data.pitch.pid.max_out		= PITCH_MAX_CURRENT;
 8003670:	4b37      	ldr	r3, [pc, #220]	; (8003750 <startup_task+0x1a4>)
 8003672:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003676:	f8a3 21b0 	strh.w	r2, [r3, #432]	; 0x1b0
	canone_data.pitch.pid.kp 			= PITCH_KP;
 800367a:	4b35      	ldr	r3, [pc, #212]	; (8003750 <startup_task+0x1a4>)
 800367c:	4a36      	ldr	r2, [pc, #216]	; (8003758 <startup_task+0x1ac>)
 800367e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	canone_data.pitch.pid.kd			= PITCH_KD;
 8003682:	4b33      	ldr	r3, [pc, #204]	; (8003750 <startup_task+0x1a4>)
 8003684:	4a36      	ldr	r2, [pc, #216]	; (8003760 <startup_task+0x1b4>)
 8003686:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	canone_data.pitch.pid.ki			= PITCH_KI;
 800368a:	4b31      	ldr	r3, [pc, #196]	; (8003750 <startup_task+0x1a4>)
 800368c:	f04f 0200 	mov.w	r2, #0
 8003690:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	canone_data.pitch.motor_max_deflection = GM6020_MAX_DEFLECTION;
 8003694:	4b2e      	ldr	r3, [pc, #184]	; (8003750 <startup_task+0x1a4>)
 8003696:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800369a:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
	canone_data.pitch.calib 		= 1;
 800369e:	4b2c      	ldr	r3, [pc, #176]	; (8003750 <startup_task+0x1a4>)
 80036a0:	2201      	movs	r2, #1
 80036a2:	f883 2158 	strb.w	r2, [r3, #344]	; 0x158
	canone_data.pitch.rpm_max 		= PITCH_MAX_RPM;
 80036a6:	4b2a      	ldr	r3, [pc, #168]	; (8003750 <startup_task+0x1a4>)
 80036a8:	2278      	movs	r2, #120	; 0x78
 80036aa:	f8a3 215a 	strh.w	r2, [r3, #346]	; 0x15a
	canone_data.pitch.center_ang 	= PITCH_CENTER;
 80036ae:	4b28      	ldr	r3, [pc, #160]	; (8003750 <startup_task+0x1a4>)
 80036b0:	f44f 7204 	mov.w	r2, #528	; 0x210
 80036b4:	f8a3 214a 	strh.w	r2, [r3, #330]	; 0x14a
	canone_data.pitch.max_ang 		= 0.56;
 80036b8:	4b25      	ldr	r3, [pc, #148]	; (8003750 <startup_task+0x1a4>)
 80036ba:	4a2a      	ldr	r2, [pc, #168]	; (8003764 <startup_task+0x1b8>)
 80036bc:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	canone_data.pitch.min_ang		= -0.2;
 80036c0:	4b23      	ldr	r3, [pc, #140]	; (8003750 <startup_task+0x1a4>)
 80036c2:	4a29      	ldr	r2, [pc, #164]	; (8003768 <startup_task+0x1bc>)
 80036c4:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

	canone_data.yaw.pid.max_out			= YAW_MAX_CURRENT;
 80036c8:	4b21      	ldr	r3, [pc, #132]	; (8003750 <startup_task+0x1a4>)
 80036ca:	f644 6220 	movw	r2, #20000	; 0x4e20
 80036ce:	f8a3 2230 	strh.w	r2, [r3, #560]	; 0x230
	canone_data.yaw.pid.kp 				= YAW_KP;
 80036d2:	4b1f      	ldr	r3, [pc, #124]	; (8003750 <startup_task+0x1a4>)
 80036d4:	4a20      	ldr	r2, [pc, #128]	; (8003758 <startup_task+0x1ac>)
 80036d6:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
	canone_data.yaw.pid.kd				= YAW_KD;
 80036da:	4b1d      	ldr	r3, [pc, #116]	; (8003750 <startup_task+0x1a4>)
 80036dc:	4a23      	ldr	r2, [pc, #140]	; (800376c <startup_task+0x1c0>)
 80036de:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
	canone_data.yaw.pid.ki				= YAW_KI;
 80036e2:	4b1b      	ldr	r3, [pc, #108]	; (8003750 <startup_task+0x1a4>)
 80036e4:	f04f 0200 	mov.w	r2, #0
 80036e8:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
	canone_data.yaw.motor_max_deflection = GM6020_MAX_DEFLECTION;
 80036ec:	4b18      	ldr	r3, [pc, #96]	; (8003750 <startup_task+0x1a4>)
 80036ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80036f2:	f8a3 21cc 	strh.w	r2, [r3, #460]	; 0x1cc
	canone_data.yaw.center_ang		= YAW_CENTER;
 80036f6:	4b16      	ldr	r3, [pc, #88]	; (8003750 <startup_task+0x1a4>)
 80036f8:	f241 520b 	movw	r2, #5387	; 0x150b
 80036fc:	f8a3 21ca 	strh.w	r2, [r3, #458]	; 0x1ca
	canone_data.yaw.calib 			= 1;
 8003700:	4b13      	ldr	r3, [pc, #76]	; (8003750 <startup_task+0x1a4>)
 8003702:	2201      	movs	r2, #1
 8003704:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
	canone_data.yaw.rpm_max 		= YAW_MAX_RPM;
 8003708:	4b11      	ldr	r3, [pc, #68]	; (8003750 <startup_task+0x1a4>)
 800370a:	2278      	movs	r2, #120	; 0x78
 800370c:	f8a3 21da 	strh.w	r2, [r3, #474]	; 0x1da
	canone_data.yaw.max_ang 		= 0.8;
 8003710:	4b0f      	ldr	r3, [pc, #60]	; (8003750 <startup_task+0x1a4>)
 8003712:	4a17      	ldr	r2, [pc, #92]	; (8003770 <startup_task+0x1c4>)
 8003714:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
	canone_data.yaw.min_ang 		= -0.8;
 8003718:	4b0d      	ldr	r3, [pc, #52]	; (8003750 <startup_task+0x1a4>)
 800371a:	4a16      	ldr	r2, [pc, #88]	; (8003774 <startup_task+0x1c8>)
 800371c:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
		{
			err_buzzer(1,9);
		}
	}

	pitch = 0;
 8003720:	4b15      	ldr	r3, [pc, #84]	; (8003778 <startup_task+0x1cc>)
 8003722:	f04f 0200 	mov.w	r2, #0
 8003726:	601a      	str	r2, [r3, #0]
	yaw	  = 0;
 8003728:	4b14      	ldr	r3, [pc, #80]	; (800377c <startup_task+0x1d0>)
 800372a:	f04f 0200 	mov.w	r2, #0
 800372e:	601a      	str	r2, [r3, #0]
	ok_buzzer(1,1);
 8003730:	2101      	movs	r1, #1
 8003732:	2001      	movs	r0, #1
 8003734:	f000 f824 	bl	8003780 <ok_buzzer>
	led_toggle();
 8003738:	f7fd fcd4 	bl	80010e4 <led_toggle>

}
 800373c:	bf00      	nop
 800373e:	3708      	adds	r7, #8
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	200097ec 	.word	0x200097ec
 8003748:	200097c4 	.word	0x200097c4
 800374c:	2000002c 	.word	0x2000002c
 8003750:	20009c00 	.word	0x20009c00
 8003754:	42480000 	.word	0x42480000
 8003758:	3dcccccd 	.word	0x3dcccccd
 800375c:	41200000 	.word	0x41200000
 8003760:	42a00000 	.word	0x42a00000
 8003764:	3f0f5c29 	.word	0x3f0f5c29
 8003768:	be4ccccd 	.word	0xbe4ccccd
 800376c:	42c80000 	.word	0x42c80000
 8003770:	3f4ccccd 	.word	0x3f4ccccd
 8003774:	bf4ccccd 	.word	0xbf4ccccd
 8003778:	20004e68 	.word	0x20004e68
 800377c:	20004e6c 	.word	0x20004e6c

08003780 <ok_buzzer>:
		buzzer(0);
		HAL_Delay(BUZZER_DELAY);
	}
}

void ok_buzzer(uint8_t high, uint8_t low){
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	4603      	mov	r3, r0
 8003788:	460a      	mov	r2, r1
 800378a:	71fb      	strb	r3, [r7, #7]
 800378c:	4613      	mov	r3, r2
 800378e:	71bb      	strb	r3, [r7, #6]
	for (int8_t i = 0; i < high; i ++)
 8003790:	2300      	movs	r3, #0
 8003792:	73fb      	strb	r3, [r7, #15]
 8003794:	e012      	b.n	80037bc <ok_buzzer+0x3c>
	{
		//PWM
		buzzer(HIGH_FREQ);
 8003796:	f44f 705c 	mov.w	r0, #880	; 0x370
 800379a:	f7fd fb73 	bl	8000e84 <buzzer>
		HAL_Delay(BUZZER_DELAY);
 800379e:	2064      	movs	r0, #100	; 0x64
 80037a0:	f000 f874 	bl	800388c <HAL_Delay>
		buzzer(0);
 80037a4:	2000      	movs	r0, #0
 80037a6:	f7fd fb6d 	bl	8000e84 <buzzer>
		HAL_Delay(BUZZER_DELAY);
 80037aa:	2064      	movs	r0, #100	; 0x64
 80037ac:	f000 f86e 	bl	800388c <HAL_Delay>
	for (int8_t i = 0; i < high; i ++)
 80037b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	3301      	adds	r3, #1
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	73fb      	strb	r3, [r7, #15]
 80037bc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80037c0:	79fb      	ldrb	r3, [r7, #7]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	dbe7      	blt.n	8003796 <ok_buzzer+0x16>
	}
	for (int8_t i = 0; i < low; i ++)
 80037c6:	2300      	movs	r3, #0
 80037c8:	73bb      	strb	r3, [r7, #14]
 80037ca:	e012      	b.n	80037f2 <ok_buzzer+0x72>
	{
		buzzer(LOW_FREQ);
 80037cc:	f44f 70dc 	mov.w	r0, #440	; 0x1b8
 80037d0:	f7fd fb58 	bl	8000e84 <buzzer>
		HAL_Delay(BUZZER_DELAY);
 80037d4:	2064      	movs	r0, #100	; 0x64
 80037d6:	f000 f859 	bl	800388c <HAL_Delay>
		buzzer(0);
 80037da:	2000      	movs	r0, #0
 80037dc:	f7fd fb52 	bl	8000e84 <buzzer>
		HAL_Delay(BUZZER_DELAY);
 80037e0:	2064      	movs	r0, #100	; 0x64
 80037e2:	f000 f853 	bl	800388c <HAL_Delay>
	for (int8_t i = 0; i < low; i ++)
 80037e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	3301      	adds	r3, #1
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	73bb      	strb	r3, [r7, #14]
 80037f2:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80037f6:	79bb      	ldrb	r3, [r7, #6]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	dbe7      	blt.n	80037cc <ok_buzzer+0x4c>
	}
}
 80037fc:	bf00      	nop
 80037fe:	bf00      	nop
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
	...

08003808 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800380c:	4b0e      	ldr	r3, [pc, #56]	; (8003848 <HAL_Init+0x40>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a0d      	ldr	r2, [pc, #52]	; (8003848 <HAL_Init+0x40>)
 8003812:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003816:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003818:	4b0b      	ldr	r3, [pc, #44]	; (8003848 <HAL_Init+0x40>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a0a      	ldr	r2, [pc, #40]	; (8003848 <HAL_Init+0x40>)
 800381e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003822:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003824:	4b08      	ldr	r3, [pc, #32]	; (8003848 <HAL_Init+0x40>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a07      	ldr	r2, [pc, #28]	; (8003848 <HAL_Init+0x40>)
 800382a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800382e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003830:	2003      	movs	r0, #3
 8003832:	f000 ff86 	bl	8004742 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003836:	2000      	movs	r0, #0
 8003838:	f7fe f926 	bl	8001a88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800383c:	f7fe f8da 	bl	80019f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	40023c00 	.word	0x40023c00

0800384c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003850:	4b06      	ldr	r3, [pc, #24]	; (800386c <HAL_IncTick+0x20>)
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	461a      	mov	r2, r3
 8003856:	4b06      	ldr	r3, [pc, #24]	; (8003870 <HAL_IncTick+0x24>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4413      	add	r3, r2
 800385c:	4a04      	ldr	r2, [pc, #16]	; (8003870 <HAL_IncTick+0x24>)
 800385e:	6013      	str	r3, [r2, #0]
}
 8003860:	bf00      	nop
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	20000008 	.word	0x20000008
 8003870:	20009e44 	.word	0x20009e44

08003874 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  return uwTick;
 8003878:	4b03      	ldr	r3, [pc, #12]	; (8003888 <HAL_GetTick+0x14>)
 800387a:	681b      	ldr	r3, [r3, #0]
}
 800387c:	4618      	mov	r0, r3
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	20009e44 	.word	0x20009e44

0800388c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003894:	f7ff ffee 	bl	8003874 <HAL_GetTick>
 8003898:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a4:	d005      	beq.n	80038b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038a6:	4b0a      	ldr	r3, [pc, #40]	; (80038d0 <HAL_Delay+0x44>)
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	461a      	mov	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	4413      	add	r3, r2
 80038b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038b2:	bf00      	nop
 80038b4:	f7ff ffde 	bl	8003874 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d8f7      	bhi.n	80038b4 <HAL_Delay+0x28>
  {
  }
}
 80038c4:	bf00      	nop
 80038c6:	bf00      	nop
 80038c8:	3710      	adds	r7, #16
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	20000008 	.word	0x20000008

080038d4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d101      	bne.n	80038e6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e0ed      	b.n	8003ac2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d102      	bne.n	80038f8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f7fd fc80 	bl	80011f8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 0202 	bic.w	r2, r2, #2
 8003906:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003908:	f7ff ffb4 	bl	8003874 <HAL_GetTick>
 800390c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800390e:	e012      	b.n	8003936 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003910:	f7ff ffb0 	bl	8003874 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b0a      	cmp	r3, #10
 800391c:	d90b      	bls.n	8003936 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003922:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2205      	movs	r2, #5
 800392e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e0c5      	b.n	8003ac2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f003 0302 	and.w	r3, r3, #2
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1e5      	bne.n	8003910 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f042 0201 	orr.w	r2, r2, #1
 8003952:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003954:	f7ff ff8e 	bl	8003874 <HAL_GetTick>
 8003958:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800395a:	e012      	b.n	8003982 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800395c:	f7ff ff8a 	bl	8003874 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	2b0a      	cmp	r3, #10
 8003968:	d90b      	bls.n	8003982 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2205      	movs	r2, #5
 800397a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e09f      	b.n	8003ac2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	2b00      	cmp	r3, #0
 800398e:	d0e5      	beq.n	800395c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	7e1b      	ldrb	r3, [r3, #24]
 8003994:	2b01      	cmp	r3, #1
 8003996:	d108      	bne.n	80039aa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80039a6:	601a      	str	r2, [r3, #0]
 80039a8:	e007      	b.n	80039ba <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	7e5b      	ldrb	r3, [r3, #25]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d108      	bne.n	80039d4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	e007      	b.n	80039e4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	7e9b      	ldrb	r3, [r3, #26]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d108      	bne.n	80039fe <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f042 0220 	orr.w	r2, r2, #32
 80039fa:	601a      	str	r2, [r3, #0]
 80039fc:	e007      	b.n	8003a0e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f022 0220 	bic.w	r2, r2, #32
 8003a0c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	7edb      	ldrb	r3, [r3, #27]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d108      	bne.n	8003a28 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f022 0210 	bic.w	r2, r2, #16
 8003a24:	601a      	str	r2, [r3, #0]
 8003a26:	e007      	b.n	8003a38 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0210 	orr.w	r2, r2, #16
 8003a36:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	7f1b      	ldrb	r3, [r3, #28]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d108      	bne.n	8003a52 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f042 0208 	orr.w	r2, r2, #8
 8003a4e:	601a      	str	r2, [r3, #0]
 8003a50:	e007      	b.n	8003a62 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f022 0208 	bic.w	r2, r2, #8
 8003a60:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	7f5b      	ldrb	r3, [r3, #29]
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d108      	bne.n	8003a7c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f042 0204 	orr.w	r2, r2, #4
 8003a78:	601a      	str	r2, [r3, #0]
 8003a7a:	e007      	b.n	8003a8c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 0204 	bic.w	r2, r2, #4
 8003a8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689a      	ldr	r2, [r3, #8]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	431a      	orrs	r2, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	ea42 0103 	orr.w	r1, r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	1e5a      	subs	r2, r3, #1
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
	...

08003acc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b087      	sub	sp, #28
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ae2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003ae4:	7cfb      	ldrb	r3, [r7, #19]
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d003      	beq.n	8003af2 <HAL_CAN_ConfigFilter+0x26>
 8003aea:	7cfb      	ldrb	r3, [r7, #19]
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	f040 80be 	bne.w	8003c6e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003af2:	4b65      	ldr	r3, [pc, #404]	; (8003c88 <HAL_CAN_ConfigFilter+0x1bc>)
 8003af4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003afc:	f043 0201 	orr.w	r2, r3, #1
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003b0c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b20:	021b      	lsls	r3, r3, #8
 8003b22:	431a      	orrs	r2, r3
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	f003 031f 	and.w	r3, r3, #31
 8003b32:	2201      	movs	r2, #1
 8003b34:	fa02 f303 	lsl.w	r3, r2, r3
 8003b38:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	43db      	mvns	r3, r3
 8003b44:	401a      	ands	r2, r3
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	69db      	ldr	r3, [r3, #28]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d123      	bne.n	8003b9c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	43db      	mvns	r3, r3
 8003b5e:	401a      	ands	r2, r3
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003b76:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	3248      	adds	r2, #72	; 0x48
 8003b7c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003b90:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003b92:	6979      	ldr	r1, [r7, #20]
 8003b94:	3348      	adds	r3, #72	; 0x48
 8003b96:	00db      	lsls	r3, r3, #3
 8003b98:	440b      	add	r3, r1
 8003b9a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	69db      	ldr	r3, [r3, #28]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d122      	bne.n	8003bea <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	431a      	orrs	r2, r3
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003bc0:	683a      	ldr	r2, [r7, #0]
 8003bc2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003bc4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	3248      	adds	r2, #72	; 0x48
 8003bca:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003bde:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003be0:	6979      	ldr	r1, [r7, #20]
 8003be2:	3348      	adds	r3, #72	; 0x48
 8003be4:	00db      	lsls	r3, r3, #3
 8003be6:	440b      	add	r3, r1
 8003be8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	699b      	ldr	r3, [r3, #24]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d109      	bne.n	8003c06 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	43db      	mvns	r3, r3
 8003bfc:	401a      	ands	r2, r3
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003c04:	e007      	b.n	8003c16 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d109      	bne.n	8003c32 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	43db      	mvns	r3, r3
 8003c28:	401a      	ands	r2, r3
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003c30:	e007      	b.n	8003c42 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	6a1b      	ldr	r3, [r3, #32]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d107      	bne.n	8003c5a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	431a      	orrs	r2, r3
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003c60:	f023 0201 	bic.w	r2, r3, #1
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	e006      	b.n	8003c7c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c72:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
  }
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	371c      	adds	r7, #28
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr
 8003c88:	40006400 	.word	0x40006400

08003c8c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d12e      	bne.n	8003cfe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f022 0201 	bic.w	r2, r2, #1
 8003cb6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003cb8:	f7ff fddc 	bl	8003874 <HAL_GetTick>
 8003cbc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003cbe:	e012      	b.n	8003ce6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003cc0:	f7ff fdd8 	bl	8003874 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b0a      	cmp	r3, #10
 8003ccc:	d90b      	bls.n	8003ce6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2205      	movs	r2, #5
 8003cde:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e012      	b.n	8003d0c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f003 0301 	and.w	r3, r3, #1
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d1e5      	bne.n	8003cc0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	e006      	b.n	8003d0c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d02:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
  }
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3710      	adds	r7, #16
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b089      	sub	sp, #36	; 0x24
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
 8003d20:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d28:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003d32:	7ffb      	ldrb	r3, [r7, #31]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d003      	beq.n	8003d40 <HAL_CAN_AddTxMessage+0x2c>
 8003d38:	7ffb      	ldrb	r3, [r7, #31]
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	f040 80b8 	bne.w	8003eb0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10a      	bne.n	8003d60 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d105      	bne.n	8003d60 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003d54:	69bb      	ldr	r3, [r7, #24]
 8003d56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f000 80a0 	beq.w	8003ea0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	0e1b      	lsrs	r3, r3, #24
 8003d64:	f003 0303 	and.w	r3, r3, #3
 8003d68:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d907      	bls.n	8003d80 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d74:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e09e      	b.n	8003ebe <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003d80:	2201      	movs	r2, #1
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	409a      	lsls	r2, r3
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d10d      	bne.n	8003dae <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003d9c:	68f9      	ldr	r1, [r7, #12]
 8003d9e:	6809      	ldr	r1, [r1, #0]
 8003da0:	431a      	orrs	r2, r3
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	3318      	adds	r3, #24
 8003da6:	011b      	lsls	r3, r3, #4
 8003da8:	440b      	add	r3, r1
 8003daa:	601a      	str	r2, [r3, #0]
 8003dac:	e00f      	b.n	8003dce <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003db8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003dbe:	68f9      	ldr	r1, [r7, #12]
 8003dc0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003dc2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	3318      	adds	r3, #24
 8003dc8:	011b      	lsls	r3, r3, #4
 8003dca:	440b      	add	r3, r1
 8003dcc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6819      	ldr	r1, [r3, #0]
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	691a      	ldr	r2, [r3, #16]
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	3318      	adds	r3, #24
 8003dda:	011b      	lsls	r3, r3, #4
 8003ddc:	440b      	add	r3, r1
 8003dde:	3304      	adds	r3, #4
 8003de0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	7d1b      	ldrb	r3, [r3, #20]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d111      	bne.n	8003e0e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	3318      	adds	r3, #24
 8003df2:	011b      	lsls	r3, r3, #4
 8003df4:	4413      	add	r3, r2
 8003df6:	3304      	adds	r3, #4
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	6811      	ldr	r1, [r2, #0]
 8003dfe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	3318      	adds	r3, #24
 8003e06:	011b      	lsls	r3, r3, #4
 8003e08:	440b      	add	r3, r1
 8003e0a:	3304      	adds	r3, #4
 8003e0c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	3307      	adds	r3, #7
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	061a      	lsls	r2, r3, #24
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	3306      	adds	r3, #6
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	041b      	lsls	r3, r3, #16
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	3305      	adds	r3, #5
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	021b      	lsls	r3, r3, #8
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	3204      	adds	r2, #4
 8003e2e:	7812      	ldrb	r2, [r2, #0]
 8003e30:	4610      	mov	r0, r2
 8003e32:	68fa      	ldr	r2, [r7, #12]
 8003e34:	6811      	ldr	r1, [r2, #0]
 8003e36:	ea43 0200 	orr.w	r2, r3, r0
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	011b      	lsls	r3, r3, #4
 8003e3e:	440b      	add	r3, r1
 8003e40:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003e44:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	3303      	adds	r3, #3
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	061a      	lsls	r2, r3, #24
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	3302      	adds	r3, #2
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	041b      	lsls	r3, r3, #16
 8003e56:	431a      	orrs	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	021b      	lsls	r3, r3, #8
 8003e60:	4313      	orrs	r3, r2
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	7812      	ldrb	r2, [r2, #0]
 8003e66:	4610      	mov	r0, r2
 8003e68:	68fa      	ldr	r2, [r7, #12]
 8003e6a:	6811      	ldr	r1, [r2, #0]
 8003e6c:	ea43 0200 	orr.w	r2, r3, r0
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	011b      	lsls	r3, r3, #4
 8003e74:	440b      	add	r3, r1
 8003e76:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003e7a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	3318      	adds	r3, #24
 8003e84:	011b      	lsls	r3, r3, #4
 8003e86:	4413      	add	r3, r2
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	6811      	ldr	r1, [r2, #0]
 8003e8e:	f043 0201 	orr.w	r2, r3, #1
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	3318      	adds	r3, #24
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	440b      	add	r3, r1
 8003e9a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	e00e      	b.n	8003ebe <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e006      	b.n	8003ebe <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
  }
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3724      	adds	r7, #36	; 0x24
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr

08003eca <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003eca:	b480      	push	{r7}
 8003ecc:	b087      	sub	sp, #28
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	60f8      	str	r0, [r7, #12]
 8003ed2:	60b9      	str	r1, [r7, #8]
 8003ed4:	607a      	str	r2, [r7, #4]
 8003ed6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ede:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003ee0:	7dfb      	ldrb	r3, [r7, #23]
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d003      	beq.n	8003eee <HAL_CAN_GetRxMessage+0x24>
 8003ee6:	7dfb      	ldrb	r3, [r7, #23]
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	f040 80f3 	bne.w	80040d4 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d10e      	bne.n	8003f12 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68db      	ldr	r3, [r3, #12]
 8003efa:	f003 0303 	and.w	r3, r3, #3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d116      	bne.n	8003f30 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f06:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e0e7      	b.n	80040e2 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	f003 0303 	and.w	r3, r3, #3
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d107      	bne.n	8003f30 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f24:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e0d8      	b.n	80040e2 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	331b      	adds	r3, #27
 8003f38:	011b      	lsls	r3, r3, #4
 8003f3a:	4413      	add	r3, r2
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0204 	and.w	r2, r3, #4
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10c      	bne.n	8003f68 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	331b      	adds	r3, #27
 8003f56:	011b      	lsls	r3, r3, #4
 8003f58:	4413      	add	r3, r2
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	0d5b      	lsrs	r3, r3, #21
 8003f5e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	601a      	str	r2, [r3, #0]
 8003f66:	e00b      	b.n	8003f80 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	331b      	adds	r3, #27
 8003f70:	011b      	lsls	r3, r3, #4
 8003f72:	4413      	add	r3, r2
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	08db      	lsrs	r3, r3, #3
 8003f78:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	331b      	adds	r3, #27
 8003f88:	011b      	lsls	r3, r3, #4
 8003f8a:	4413      	add	r3, r2
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0202 	and.w	r2, r3, #2
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	331b      	adds	r3, #27
 8003f9e:	011b      	lsls	r3, r3, #4
 8003fa0:	4413      	add	r3, r2
 8003fa2:	3304      	adds	r3, #4
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 020f 	and.w	r2, r3, #15
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	331b      	adds	r3, #27
 8003fb6:	011b      	lsls	r3, r3, #4
 8003fb8:	4413      	add	r3, r2
 8003fba:	3304      	adds	r3, #4
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	0a1b      	lsrs	r3, r3, #8
 8003fc0:	b2da      	uxtb	r2, r3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	331b      	adds	r3, #27
 8003fce:	011b      	lsls	r3, r3, #4
 8003fd0:	4413      	add	r3, r2
 8003fd2:	3304      	adds	r3, #4
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	0c1b      	lsrs	r3, r3, #16
 8003fd8:	b29a      	uxth	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	011b      	lsls	r3, r3, #4
 8003fe6:	4413      	add	r3, r2
 8003fe8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	b2da      	uxtb	r2, r3
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	011b      	lsls	r3, r3, #4
 8003ffc:	4413      	add	r3, r2
 8003ffe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	0a1a      	lsrs	r2, r3, #8
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	3301      	adds	r3, #1
 800400a:	b2d2      	uxtb	r2, r2
 800400c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	011b      	lsls	r3, r3, #4
 8004016:	4413      	add	r3, r2
 8004018:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	0c1a      	lsrs	r2, r3, #16
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	3302      	adds	r3, #2
 8004024:	b2d2      	uxtb	r2, r2
 8004026:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	011b      	lsls	r3, r3, #4
 8004030:	4413      	add	r3, r2
 8004032:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	0e1a      	lsrs	r2, r3, #24
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	3303      	adds	r3, #3
 800403e:	b2d2      	uxtb	r2, r2
 8004040:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	011b      	lsls	r3, r3, #4
 800404a:	4413      	add	r3, r2
 800404c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	3304      	adds	r3, #4
 8004056:	b2d2      	uxtb	r2, r2
 8004058:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	011b      	lsls	r3, r3, #4
 8004062:	4413      	add	r3, r2
 8004064:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	0a1a      	lsrs	r2, r3, #8
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	3305      	adds	r3, #5
 8004070:	b2d2      	uxtb	r2, r2
 8004072:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	011b      	lsls	r3, r3, #4
 800407c:	4413      	add	r3, r2
 800407e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	0c1a      	lsrs	r2, r3, #16
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	3306      	adds	r3, #6
 800408a:	b2d2      	uxtb	r2, r2
 800408c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	011b      	lsls	r3, r3, #4
 8004096:	4413      	add	r3, r2
 8004098:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	0e1a      	lsrs	r2, r3, #24
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	3307      	adds	r3, #7
 80040a4:	b2d2      	uxtb	r2, r2
 80040a6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d108      	bne.n	80040c0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68da      	ldr	r2, [r3, #12]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f042 0220 	orr.w	r2, r2, #32
 80040bc:	60da      	str	r2, [r3, #12]
 80040be:	e007      	b.n	80040d0 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	691a      	ldr	r2, [r3, #16]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f042 0220 	orr.w	r2, r2, #32
 80040ce:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80040d0:	2300      	movs	r3, #0
 80040d2:	e006      	b.n	80040e2 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
  }
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	371c      	adds	r7, #28
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr

080040ee <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80040ee:	b480      	push	{r7}
 80040f0:	b085      	sub	sp, #20
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	6078      	str	r0, [r7, #4]
 80040f6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040fe:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004100:	7bfb      	ldrb	r3, [r7, #15]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d002      	beq.n	800410c <HAL_CAN_ActivateNotification+0x1e>
 8004106:	7bfb      	ldrb	r3, [r7, #15]
 8004108:	2b02      	cmp	r3, #2
 800410a:	d109      	bne.n	8004120 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	6959      	ldr	r1, [r3, #20]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	683a      	ldr	r2, [r7, #0]
 8004118:	430a      	orrs	r2, r1
 800411a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800411c:	2300      	movs	r3, #0
 800411e:	e006      	b.n	800412e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004124:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
  }
}
 800412e:	4618      	mov	r0, r3
 8004130:	3714      	adds	r7, #20
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr

0800413a <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 800413a:	b480      	push	{r7}
 800413c:	b085      	sub	sp, #20
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
 8004142:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f893 3020 	ldrb.w	r3, [r3, #32]
 800414a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800414c:	7bfb      	ldrb	r3, [r7, #15]
 800414e:	2b01      	cmp	r3, #1
 8004150:	d002      	beq.n	8004158 <HAL_CAN_DeactivateNotification+0x1e>
 8004152:	7bfb      	ldrb	r3, [r7, #15]
 8004154:	2b02      	cmp	r3, #2
 8004156:	d10a      	bne.n	800416e <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	6959      	ldr	r1, [r3, #20]
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	43da      	mvns	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	400a      	ands	r2, r1
 8004168:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800416a:	2300      	movs	r3, #0
 800416c:	e006      	b.n	800417c <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004172:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
  }
}
 800417c:	4618      	mov	r0, r3
 800417e:	3714      	adds	r7, #20
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b08a      	sub	sp, #40	; 0x28
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004190:	2300      	movs	r3, #0
 8004192:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80041c4:	6a3b      	ldr	r3, [r7, #32]
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d07c      	beq.n	80042c8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d023      	beq.n	8004220 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2201      	movs	r2, #1
 80041de:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	f003 0302 	and.w	r3, r3, #2
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d003      	beq.n	80041f2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 f983 	bl	80044f6 <HAL_CAN_TxMailbox0CompleteCallback>
 80041f0:	e016      	b.n	8004220 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d004      	beq.n	8004206 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80041fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004202:	627b      	str	r3, [r7, #36]	; 0x24
 8004204:	e00c      	b.n	8004220 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	f003 0308 	and.w	r3, r3, #8
 800420c:	2b00      	cmp	r3, #0
 800420e:	d004      	beq.n	800421a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004212:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004216:	627b      	str	r3, [r7, #36]	; 0x24
 8004218:	e002      	b.n	8004220 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 f989 	bl	8004532 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004226:	2b00      	cmp	r3, #0
 8004228:	d024      	beq.n	8004274 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004232:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004234:	69bb      	ldr	r3, [r7, #24]
 8004236:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 f963 	bl	800450a <HAL_CAN_TxMailbox1CompleteCallback>
 8004244:	e016      	b.n	8004274 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800424c:	2b00      	cmp	r3, #0
 800424e:	d004      	beq.n	800425a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004252:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004256:	627b      	str	r3, [r7, #36]	; 0x24
 8004258:	e00c      	b.n	8004274 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004260:	2b00      	cmp	r3, #0
 8004262:	d004      	beq.n	800426e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004266:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800426a:	627b      	str	r3, [r7, #36]	; 0x24
 800426c:	e002      	b.n	8004274 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f969 	bl	8004546 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d024      	beq.n	80042c8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004286:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004288:	69bb      	ldr	r3, [r7, #24]
 800428a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 f943 	bl	800451e <HAL_CAN_TxMailbox2CompleteCallback>
 8004298:	e016      	b.n	80042c8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d004      	beq.n	80042ae <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80042a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042aa:	627b      	str	r3, [r7, #36]	; 0x24
 80042ac:	e00c      	b.n	80042c8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d004      	beq.n	80042c2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80042b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042be:	627b      	str	r3, [r7, #36]	; 0x24
 80042c0:	e002      	b.n	80042c8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 f949 	bl	800455a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80042c8:	6a3b      	ldr	r3, [r7, #32]
 80042ca:	f003 0308 	and.w	r3, r3, #8
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00c      	beq.n	80042ec <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	f003 0310 	and.w	r3, r3, #16
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d007      	beq.n	80042ec <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80042dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042e2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2210      	movs	r2, #16
 80042ea:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80042ec:	6a3b      	ldr	r3, [r7, #32]
 80042ee:	f003 0304 	and.w	r3, r3, #4
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00b      	beq.n	800430e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f003 0308 	and.w	r3, r3, #8
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d006      	beq.n	800430e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2208      	movs	r2, #8
 8004306:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f000 f930 	bl	800456e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800430e:	6a3b      	ldr	r3, [r7, #32]
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d009      	beq.n	800432c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	f003 0303 	and.w	r3, r3, #3
 8004322:	2b00      	cmp	r3, #0
 8004324:	d002      	beq.n	800432c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f7fc fddc 	bl	8000ee4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800432c:	6a3b      	ldr	r3, [r7, #32]
 800432e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00c      	beq.n	8004350 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	f003 0310 	and.w	r3, r3, #16
 800433c:	2b00      	cmp	r3, #0
 800433e:	d007      	beq.n	8004350 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004342:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004346:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2210      	movs	r2, #16
 800434e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004350:	6a3b      	ldr	r3, [r7, #32]
 8004352:	f003 0320 	and.w	r3, r3, #32
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00b      	beq.n	8004372 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	f003 0308 	and.w	r3, r3, #8
 8004360:	2b00      	cmp	r3, #0
 8004362:	d006      	beq.n	8004372 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	2208      	movs	r2, #8
 800436a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f000 f912 	bl	8004596 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004372:	6a3b      	ldr	r3, [r7, #32]
 8004374:	f003 0310 	and.w	r3, r3, #16
 8004378:	2b00      	cmp	r3, #0
 800437a:	d009      	beq.n	8004390 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	f003 0303 	and.w	r3, r3, #3
 8004386:	2b00      	cmp	r3, #0
 8004388:	d002      	beq.n	8004390 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 f8f9 	bl	8004582 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004390:	6a3b      	ldr	r3, [r7, #32]
 8004392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d00b      	beq.n	80043b2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	f003 0310 	and.w	r3, r3, #16
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d006      	beq.n	80043b2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2210      	movs	r2, #16
 80043aa:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 f8fc 	bl	80045aa <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80043b2:	6a3b      	ldr	r3, [r7, #32]
 80043b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d00b      	beq.n	80043d4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	f003 0308 	and.w	r3, r3, #8
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d006      	beq.n	80043d4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2208      	movs	r2, #8
 80043cc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 f8f5 	bl	80045be <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80043d4:	6a3b      	ldr	r3, [r7, #32]
 80043d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d07b      	beq.n	80044d6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	f003 0304 	and.w	r3, r3, #4
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d072      	beq.n	80044ce <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80043e8:	6a3b      	ldr	r3, [r7, #32]
 80043ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d008      	beq.n	8004404 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d003      	beq.n	8004404 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80043fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fe:	f043 0301 	orr.w	r3, r3, #1
 8004402:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004404:	6a3b      	ldr	r3, [r7, #32]
 8004406:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800440a:	2b00      	cmp	r3, #0
 800440c:	d008      	beq.n	8004420 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004414:	2b00      	cmp	r3, #0
 8004416:	d003      	beq.n	8004420 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441a:	f043 0302 	orr.w	r3, r3, #2
 800441e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004420:	6a3b      	ldr	r3, [r7, #32]
 8004422:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004426:	2b00      	cmp	r3, #0
 8004428:	d008      	beq.n	800443c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004430:	2b00      	cmp	r3, #0
 8004432:	d003      	beq.n	800443c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004436:	f043 0304 	orr.w	r3, r3, #4
 800443a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800443c:	6a3b      	ldr	r3, [r7, #32]
 800443e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004442:	2b00      	cmp	r3, #0
 8004444:	d043      	beq.n	80044ce <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800444c:	2b00      	cmp	r3, #0
 800444e:	d03e      	beq.n	80044ce <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004456:	2b60      	cmp	r3, #96	; 0x60
 8004458:	d02b      	beq.n	80044b2 <HAL_CAN_IRQHandler+0x32a>
 800445a:	2b60      	cmp	r3, #96	; 0x60
 800445c:	d82e      	bhi.n	80044bc <HAL_CAN_IRQHandler+0x334>
 800445e:	2b50      	cmp	r3, #80	; 0x50
 8004460:	d022      	beq.n	80044a8 <HAL_CAN_IRQHandler+0x320>
 8004462:	2b50      	cmp	r3, #80	; 0x50
 8004464:	d82a      	bhi.n	80044bc <HAL_CAN_IRQHandler+0x334>
 8004466:	2b40      	cmp	r3, #64	; 0x40
 8004468:	d019      	beq.n	800449e <HAL_CAN_IRQHandler+0x316>
 800446a:	2b40      	cmp	r3, #64	; 0x40
 800446c:	d826      	bhi.n	80044bc <HAL_CAN_IRQHandler+0x334>
 800446e:	2b30      	cmp	r3, #48	; 0x30
 8004470:	d010      	beq.n	8004494 <HAL_CAN_IRQHandler+0x30c>
 8004472:	2b30      	cmp	r3, #48	; 0x30
 8004474:	d822      	bhi.n	80044bc <HAL_CAN_IRQHandler+0x334>
 8004476:	2b10      	cmp	r3, #16
 8004478:	d002      	beq.n	8004480 <HAL_CAN_IRQHandler+0x2f8>
 800447a:	2b20      	cmp	r3, #32
 800447c:	d005      	beq.n	800448a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800447e:	e01d      	b.n	80044bc <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004482:	f043 0308 	orr.w	r3, r3, #8
 8004486:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004488:	e019      	b.n	80044be <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800448a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448c:	f043 0310 	orr.w	r3, r3, #16
 8004490:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004492:	e014      	b.n	80044be <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004496:	f043 0320 	orr.w	r3, r3, #32
 800449a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800449c:	e00f      	b.n	80044be <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800449e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044a4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044a6:	e00a      	b.n	80044be <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80044a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044ae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044b0:	e005      	b.n	80044be <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80044b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044b8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044ba:	e000      	b.n	80044be <HAL_CAN_IRQHandler+0x336>
            break;
 80044bc:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	699a      	ldr	r2, [r3, #24]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80044cc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2204      	movs	r2, #4
 80044d4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80044d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d008      	beq.n	80044ee <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e2:	431a      	orrs	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f000 f872 	bl	80045d2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80044ee:	bf00      	nop
 80044f0:	3728      	adds	r7, #40	; 0x28
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b083      	sub	sp, #12
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr

0800450a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800450a:	b480      	push	{r7}
 800450c:	b083      	sub	sp, #12
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004512:	bf00      	nop
 8004514:	370c      	adds	r7, #12
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr

0800451e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800451e:	b480      	push	{r7}
 8004520:	b083      	sub	sp, #12
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004526:	bf00      	nop
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr

08004532 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004532:	b480      	push	{r7}
 8004534:	b083      	sub	sp, #12
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800453a:	bf00      	nop
 800453c:	370c      	adds	r7, #12
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr

08004546 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004546:	b480      	push	{r7}
 8004548:	b083      	sub	sp, #12
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800454e:	bf00      	nop
 8004550:	370c      	adds	r7, #12
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr

0800455a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800455a:	b480      	push	{r7}
 800455c:	b083      	sub	sp, #12
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr

0800456e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800456e:	b480      	push	{r7}
 8004570:	b083      	sub	sp, #12
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004576:	bf00      	nop
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr

08004582 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004582:	b480      	push	{r7}
 8004584:	b083      	sub	sp, #12
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800458a:	bf00      	nop
 800458c:	370c      	adds	r7, #12
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr

08004596 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004596:	b480      	push	{r7}
 8004598:	b083      	sub	sp, #12
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800459e:	bf00      	nop
 80045a0:	370c      	adds	r7, #12
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr

080045aa <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80045aa:	b480      	push	{r7}
 80045ac:	b083      	sub	sp, #12
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80045b2:	bf00      	nop
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr

080045be <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80045be:	b480      	push	{r7}
 80045c0:	b083      	sub	sp, #12
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80045c6:	bf00      	nop
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr

080045d2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80045d2:	b480      	push	{r7}
 80045d4:	b083      	sub	sp, #12
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80045da:	bf00      	nop
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr
	...

080045e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f003 0307 	and.w	r3, r3, #7
 80045f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045f8:	4b0c      	ldr	r3, [pc, #48]	; (800462c <__NVIC_SetPriorityGrouping+0x44>)
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004604:	4013      	ands	r3, r2
 8004606:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004610:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004614:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004618:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800461a:	4a04      	ldr	r2, [pc, #16]	; (800462c <__NVIC_SetPriorityGrouping+0x44>)
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	60d3      	str	r3, [r2, #12]
}
 8004620:	bf00      	nop
 8004622:	3714      	adds	r7, #20
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr
 800462c:	e000ed00 	.word	0xe000ed00

08004630 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004634:	4b04      	ldr	r3, [pc, #16]	; (8004648 <__NVIC_GetPriorityGrouping+0x18>)
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	0a1b      	lsrs	r3, r3, #8
 800463a:	f003 0307 	and.w	r3, r3, #7
}
 800463e:	4618      	mov	r0, r3
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr
 8004648:	e000ed00 	.word	0xe000ed00

0800464c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	4603      	mov	r3, r0
 8004654:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800465a:	2b00      	cmp	r3, #0
 800465c:	db0b      	blt.n	8004676 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800465e:	79fb      	ldrb	r3, [r7, #7]
 8004660:	f003 021f 	and.w	r2, r3, #31
 8004664:	4907      	ldr	r1, [pc, #28]	; (8004684 <__NVIC_EnableIRQ+0x38>)
 8004666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800466a:	095b      	lsrs	r3, r3, #5
 800466c:	2001      	movs	r0, #1
 800466e:	fa00 f202 	lsl.w	r2, r0, r2
 8004672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004676:	bf00      	nop
 8004678:	370c      	adds	r7, #12
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	e000e100 	.word	0xe000e100

08004688 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	4603      	mov	r3, r0
 8004690:	6039      	str	r1, [r7, #0]
 8004692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004698:	2b00      	cmp	r3, #0
 800469a:	db0a      	blt.n	80046b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	b2da      	uxtb	r2, r3
 80046a0:	490c      	ldr	r1, [pc, #48]	; (80046d4 <__NVIC_SetPriority+0x4c>)
 80046a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046a6:	0112      	lsls	r2, r2, #4
 80046a8:	b2d2      	uxtb	r2, r2
 80046aa:	440b      	add	r3, r1
 80046ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046b0:	e00a      	b.n	80046c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	4908      	ldr	r1, [pc, #32]	; (80046d8 <__NVIC_SetPriority+0x50>)
 80046b8:	79fb      	ldrb	r3, [r7, #7]
 80046ba:	f003 030f 	and.w	r3, r3, #15
 80046be:	3b04      	subs	r3, #4
 80046c0:	0112      	lsls	r2, r2, #4
 80046c2:	b2d2      	uxtb	r2, r2
 80046c4:	440b      	add	r3, r1
 80046c6:	761a      	strb	r2, [r3, #24]
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr
 80046d4:	e000e100 	.word	0xe000e100
 80046d8:	e000ed00 	.word	0xe000ed00

080046dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046dc:	b480      	push	{r7}
 80046de:	b089      	sub	sp, #36	; 0x24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f003 0307 	and.w	r3, r3, #7
 80046ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	f1c3 0307 	rsb	r3, r3, #7
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	bf28      	it	cs
 80046fa:	2304      	movcs	r3, #4
 80046fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	3304      	adds	r3, #4
 8004702:	2b06      	cmp	r3, #6
 8004704:	d902      	bls.n	800470c <NVIC_EncodePriority+0x30>
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	3b03      	subs	r3, #3
 800470a:	e000      	b.n	800470e <NVIC_EncodePriority+0x32>
 800470c:	2300      	movs	r3, #0
 800470e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004710:	f04f 32ff 	mov.w	r2, #4294967295
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	43da      	mvns	r2, r3
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	401a      	ands	r2, r3
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004724:	f04f 31ff 	mov.w	r1, #4294967295
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	fa01 f303 	lsl.w	r3, r1, r3
 800472e:	43d9      	mvns	r1, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004734:	4313      	orrs	r3, r2
         );
}
 8004736:	4618      	mov	r0, r3
 8004738:	3724      	adds	r7, #36	; 0x24
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr

08004742 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b082      	sub	sp, #8
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f7ff ff4c 	bl	80045e8 <__NVIC_SetPriorityGrouping>
}
 8004750:	bf00      	nop
 8004752:	3708      	adds	r7, #8
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004758:	b580      	push	{r7, lr}
 800475a:	b086      	sub	sp, #24
 800475c:	af00      	add	r7, sp, #0
 800475e:	4603      	mov	r3, r0
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
 8004764:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004766:	2300      	movs	r3, #0
 8004768:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800476a:	f7ff ff61 	bl	8004630 <__NVIC_GetPriorityGrouping>
 800476e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	68b9      	ldr	r1, [r7, #8]
 8004774:	6978      	ldr	r0, [r7, #20]
 8004776:	f7ff ffb1 	bl	80046dc <NVIC_EncodePriority>
 800477a:	4602      	mov	r2, r0
 800477c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004780:	4611      	mov	r1, r2
 8004782:	4618      	mov	r0, r3
 8004784:	f7ff ff80 	bl	8004688 <__NVIC_SetPriority>
}
 8004788:	bf00      	nop
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
 8004796:	4603      	mov	r3, r0
 8004798:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800479a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800479e:	4618      	mov	r0, r3
 80047a0:	f7ff ff54 	bl	800464c <__NVIC_EnableIRQ>
}
 80047a4:	bf00      	nop
 80047a6:	3708      	adds	r7, #8
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}

080047ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b086      	sub	sp, #24
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80047b4:	2300      	movs	r3, #0
 80047b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80047b8:	f7ff f85c 	bl	8003874 <HAL_GetTick>
 80047bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e099      	b.n	80048fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2202      	movs	r2, #2
 80047d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f022 0201 	bic.w	r2, r2, #1
 80047e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047e8:	e00f      	b.n	800480a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80047ea:	f7ff f843 	bl	8003874 <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b05      	cmp	r3, #5
 80047f6:	d908      	bls.n	800480a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2220      	movs	r2, #32
 80047fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2203      	movs	r2, #3
 8004802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e078      	b.n	80048fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	2b00      	cmp	r3, #0
 8004816:	d1e8      	bne.n	80047ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	4b38      	ldr	r3, [pc, #224]	; (8004904 <HAL_DMA_Init+0x158>)
 8004824:	4013      	ands	r3, r2
 8004826:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685a      	ldr	r2, [r3, #4]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004836:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	691b      	ldr	r3, [r3, #16]
 800483c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004842:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800484e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a1b      	ldr	r3, [r3, #32]
 8004854:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004856:	697a      	ldr	r2, [r7, #20]
 8004858:	4313      	orrs	r3, r2
 800485a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004860:	2b04      	cmp	r3, #4
 8004862:	d107      	bne.n	8004874 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486c:	4313      	orrs	r3, r2
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	4313      	orrs	r3, r2
 8004872:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	697a      	ldr	r2, [r7, #20]
 800487a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	f023 0307 	bic.w	r3, r3, #7
 800488a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004890:	697a      	ldr	r2, [r7, #20]
 8004892:	4313      	orrs	r3, r2
 8004894:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489a:	2b04      	cmp	r3, #4
 800489c:	d117      	bne.n	80048ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d00e      	beq.n	80048ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 fa91 	bl	8004dd8 <DMA_CheckFifoParam>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d008      	beq.n	80048ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2240      	movs	r2, #64	; 0x40
 80048c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80048ca:	2301      	movs	r3, #1
 80048cc:	e016      	b.n	80048fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f000 fa48 	bl	8004d6c <DMA_CalcBaseAndBitshift>
 80048dc:	4603      	mov	r3, r0
 80048de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048e4:	223f      	movs	r2, #63	; 0x3f
 80048e6:	409a      	lsls	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80048fa:	2300      	movs	r3, #0
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	f010803f 	.word	0xf010803f

08004908 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b086      	sub	sp, #24
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	607a      	str	r2, [r7, #4]
 8004914:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004916:	2300      	movs	r3, #0
 8004918:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800491e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004926:	2b01      	cmp	r3, #1
 8004928:	d101      	bne.n	800492e <HAL_DMA_Start_IT+0x26>
 800492a:	2302      	movs	r3, #2
 800492c:	e040      	b.n	80049b0 <HAL_DMA_Start_IT+0xa8>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2201      	movs	r2, #1
 8004932:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b01      	cmp	r3, #1
 8004940:	d12f      	bne.n	80049a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2202      	movs	r2, #2
 8004946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	68b9      	ldr	r1, [r7, #8]
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f000 f9da 	bl	8004d10 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004960:	223f      	movs	r2, #63	; 0x3f
 8004962:	409a      	lsls	r2, r3
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f042 0216 	orr.w	r2, r2, #22
 8004976:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497c:	2b00      	cmp	r3, #0
 800497e:	d007      	beq.n	8004990 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f042 0208 	orr.w	r2, r2, #8
 800498e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 0201 	orr.w	r2, r2, #1
 800499e:	601a      	str	r2, [r3, #0]
 80049a0:	e005      	b.n	80049ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80049aa:	2302      	movs	r3, #2
 80049ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80049ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3718      	adds	r7, #24
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d004      	beq.n	80049d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2280      	movs	r2, #128	; 0x80
 80049d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e00c      	b.n	80049f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2205      	movs	r2, #5
 80049da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f022 0201 	bic.w	r2, r2, #1
 80049ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b086      	sub	sp, #24
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004a04:	2300      	movs	r3, #0
 8004a06:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004a08:	4b92      	ldr	r3, [pc, #584]	; (8004c54 <HAL_DMA_IRQHandler+0x258>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a92      	ldr	r2, [pc, #584]	; (8004c58 <HAL_DMA_IRQHandler+0x25c>)
 8004a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a12:	0a9b      	lsrs	r3, r3, #10
 8004a14:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a1a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a26:	2208      	movs	r2, #8
 8004a28:	409a      	lsls	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d01a      	beq.n	8004a68 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0304 	and.w	r3, r3, #4
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d013      	beq.n	8004a68 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 0204 	bic.w	r2, r2, #4
 8004a4e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a54:	2208      	movs	r2, #8
 8004a56:	409a      	lsls	r2, r3
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a60:	f043 0201 	orr.w	r2, r3, #1
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	409a      	lsls	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	4013      	ands	r3, r2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d012      	beq.n	8004a9e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00b      	beq.n	8004a9e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	409a      	lsls	r2, r3
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a96:	f043 0202 	orr.w	r2, r3, #2
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aa2:	2204      	movs	r2, #4
 8004aa4:	409a      	lsls	r2, r3
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d012      	beq.n	8004ad4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00b      	beq.n	8004ad4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ac0:	2204      	movs	r2, #4
 8004ac2:	409a      	lsls	r2, r3
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004acc:	f043 0204 	orr.w	r2, r3, #4
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ad8:	2210      	movs	r2, #16
 8004ada:	409a      	lsls	r2, r3
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	4013      	ands	r3, r2
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d043      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0308 	and.w	r3, r3, #8
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d03c      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004af6:	2210      	movs	r2, #16
 8004af8:	409a      	lsls	r2, r3
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d018      	beq.n	8004b3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d108      	bne.n	8004b2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d024      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	4798      	blx	r3
 8004b2a:	e01f      	b.n	8004b6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d01b      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	4798      	blx	r3
 8004b3c:	e016      	b.n	8004b6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d107      	bne.n	8004b5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f022 0208 	bic.w	r2, r2, #8
 8004b5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d003      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b70:	2220      	movs	r2, #32
 8004b72:	409a      	lsls	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	4013      	ands	r3, r2
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 808e 	beq.w	8004c9a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0310 	and.w	r3, r3, #16
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	f000 8086 	beq.w	8004c9a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b92:	2220      	movs	r2, #32
 8004b94:	409a      	lsls	r2, r3
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	2b05      	cmp	r3, #5
 8004ba4:	d136      	bne.n	8004c14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f022 0216 	bic.w	r2, r2, #22
 8004bb4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	695a      	ldr	r2, [r3, #20]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bc4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d103      	bne.n	8004bd6 <HAL_DMA_IRQHandler+0x1da>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d007      	beq.n	8004be6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 0208 	bic.w	r2, r2, #8
 8004be4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bea:	223f      	movs	r2, #63	; 0x3f
 8004bec:	409a      	lsls	r2, r3
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d07d      	beq.n	8004d06 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	4798      	blx	r3
        }
        return;
 8004c12:	e078      	b.n	8004d06 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d01c      	beq.n	8004c5c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d108      	bne.n	8004c42 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d030      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	4798      	blx	r3
 8004c40:	e02b      	b.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d027      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	4798      	blx	r3
 8004c52:	e022      	b.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
 8004c54:	20000000 	.word	0x20000000
 8004c58:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10f      	bne.n	8004c8a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f022 0210 	bic.w	r2, r2, #16
 8004c78:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2201      	movs	r2, #1
 8004c86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d003      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d032      	beq.n	8004d08 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d022      	beq.n	8004cf4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2205      	movs	r2, #5
 8004cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 0201 	bic.w	r2, r2, #1
 8004cc4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	3301      	adds	r3, #1
 8004cca:	60bb      	str	r3, [r7, #8]
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d307      	bcc.n	8004ce2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0301 	and.w	r3, r3, #1
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1f2      	bne.n	8004cc6 <HAL_DMA_IRQHandler+0x2ca>
 8004ce0:	e000      	b.n	8004ce4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004ce2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d005      	beq.n	8004d08 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	4798      	blx	r3
 8004d04:	e000      	b.n	8004d08 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004d06:	bf00      	nop
    }
  }
}
 8004d08:	3718      	adds	r7, #24
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop

08004d10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
 8004d1c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004d2c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	683a      	ldr	r2, [r7, #0]
 8004d34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	2b40      	cmp	r3, #64	; 0x40
 8004d3c:	d108      	bne.n	8004d50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68ba      	ldr	r2, [r7, #8]
 8004d4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004d4e:	e007      	b.n	8004d60 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68ba      	ldr	r2, [r7, #8]
 8004d56:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	60da      	str	r2, [r3, #12]
}
 8004d60:	bf00      	nop
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	3b10      	subs	r3, #16
 8004d7c:	4a14      	ldr	r2, [pc, #80]	; (8004dd0 <DMA_CalcBaseAndBitshift+0x64>)
 8004d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d82:	091b      	lsrs	r3, r3, #4
 8004d84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004d86:	4a13      	ldr	r2, [pc, #76]	; (8004dd4 <DMA_CalcBaseAndBitshift+0x68>)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	461a      	mov	r2, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2b03      	cmp	r3, #3
 8004d98:	d909      	bls.n	8004dae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004da2:	f023 0303 	bic.w	r3, r3, #3
 8004da6:	1d1a      	adds	r2, r3, #4
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	659a      	str	r2, [r3, #88]	; 0x58
 8004dac:	e007      	b.n	8004dbe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004db6:	f023 0303 	bic.w	r3, r3, #3
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3714      	adds	r7, #20
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	aaaaaaab 	.word	0xaaaaaaab
 8004dd4:	0800c330 	.word	0x0800c330

08004dd8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b085      	sub	sp, #20
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004de0:	2300      	movs	r3, #0
 8004de2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	699b      	ldr	r3, [r3, #24]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d11f      	bne.n	8004e32 <DMA_CheckFifoParam+0x5a>
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	2b03      	cmp	r3, #3
 8004df6:	d856      	bhi.n	8004ea6 <DMA_CheckFifoParam+0xce>
 8004df8:	a201      	add	r2, pc, #4	; (adr r2, 8004e00 <DMA_CheckFifoParam+0x28>)
 8004dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dfe:	bf00      	nop
 8004e00:	08004e11 	.word	0x08004e11
 8004e04:	08004e23 	.word	0x08004e23
 8004e08:	08004e11 	.word	0x08004e11
 8004e0c:	08004ea7 	.word	0x08004ea7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d046      	beq.n	8004eaa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e20:	e043      	b.n	8004eaa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e26:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e2a:	d140      	bne.n	8004eae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e30:	e03d      	b.n	8004eae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e3a:	d121      	bne.n	8004e80 <DMA_CheckFifoParam+0xa8>
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	2b03      	cmp	r3, #3
 8004e40:	d837      	bhi.n	8004eb2 <DMA_CheckFifoParam+0xda>
 8004e42:	a201      	add	r2, pc, #4	; (adr r2, 8004e48 <DMA_CheckFifoParam+0x70>)
 8004e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e48:	08004e59 	.word	0x08004e59
 8004e4c:	08004e5f 	.word	0x08004e5f
 8004e50:	08004e59 	.word	0x08004e59
 8004e54:	08004e71 	.word	0x08004e71
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8004e5c:	e030      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d025      	beq.n	8004eb6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e6e:	e022      	b.n	8004eb6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e74:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e78:	d11f      	bne.n	8004eba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004e7e:	e01c      	b.n	8004eba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	2b02      	cmp	r3, #2
 8004e84:	d903      	bls.n	8004e8e <DMA_CheckFifoParam+0xb6>
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	2b03      	cmp	r3, #3
 8004e8a:	d003      	beq.n	8004e94 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004e8c:	e018      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	73fb      	strb	r3, [r7, #15]
      break;
 8004e92:	e015      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00e      	beq.n	8004ebe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ea4:	e00b      	b.n	8004ebe <DMA_CheckFifoParam+0xe6>
      break;
 8004ea6:	bf00      	nop
 8004ea8:	e00a      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8004eaa:	bf00      	nop
 8004eac:	e008      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8004eae:	bf00      	nop
 8004eb0:	e006      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8004eb2:	bf00      	nop
 8004eb4:	e004      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8004eb6:	bf00      	nop
 8004eb8:	e002      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      break;   
 8004eba:	bf00      	nop
 8004ebc:	e000      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8004ebe:	bf00      	nop
    }
  } 
  
  return status; 
 8004ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3714      	adds	r7, #20
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop

08004ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b089      	sub	sp, #36	; 0x24
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004eda:	2300      	movs	r3, #0
 8004edc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	61fb      	str	r3, [r7, #28]
 8004eea:	e177      	b.n	80051dc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004eec:	2201      	movs	r2, #1
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	4013      	ands	r3, r2
 8004efe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	f040 8166 	bne.w	80051d6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d00b      	beq.n	8004f2a <HAL_GPIO_Init+0x5a>
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d007      	beq.n	8004f2a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f1e:	2b11      	cmp	r3, #17
 8004f20:	d003      	beq.n	8004f2a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	2b12      	cmp	r3, #18
 8004f28:	d130      	bne.n	8004f8c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	005b      	lsls	r3, r3, #1
 8004f34:	2203      	movs	r2, #3
 8004f36:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3a:	43db      	mvns	r3, r3
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	4013      	ands	r3, r2
 8004f40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	68da      	ldr	r2, [r3, #12]
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	005b      	lsls	r3, r3, #1
 8004f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4e:	69ba      	ldr	r2, [r7, #24]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	69ba      	ldr	r2, [r7, #24]
 8004f58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f60:	2201      	movs	r2, #1
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	fa02 f303 	lsl.w	r3, r2, r3
 8004f68:	43db      	mvns	r3, r3
 8004f6a:	69ba      	ldr	r2, [r7, #24]
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	091b      	lsrs	r3, r3, #4
 8004f76:	f003 0201 	and.w	r2, r3, #1
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f80:	69ba      	ldr	r2, [r7, #24]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	69ba      	ldr	r2, [r7, #24]
 8004f8a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	005b      	lsls	r3, r3, #1
 8004f96:	2203      	movs	r2, #3
 8004f98:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9c:	43db      	mvns	r3, r3
 8004f9e:	69ba      	ldr	r2, [r7, #24]
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb0:	69ba      	ldr	r2, [r7, #24]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	69ba      	ldr	r2, [r7, #24]
 8004fba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	2b02      	cmp	r3, #2
 8004fc2:	d003      	beq.n	8004fcc <HAL_GPIO_Init+0xfc>
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	2b12      	cmp	r3, #18
 8004fca:	d123      	bne.n	8005014 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004fcc:	69fb      	ldr	r3, [r7, #28]
 8004fce:	08da      	lsrs	r2, r3, #3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	3208      	adds	r2, #8
 8004fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	f003 0307 	and.w	r3, r3, #7
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	220f      	movs	r2, #15
 8004fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe8:	43db      	mvns	r3, r3
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	4013      	ands	r3, r2
 8004fee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	691a      	ldr	r2, [r3, #16]
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	f003 0307 	and.w	r3, r3, #7
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8005000:	69ba      	ldr	r2, [r7, #24]
 8005002:	4313      	orrs	r3, r2
 8005004:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	08da      	lsrs	r2, r3, #3
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	3208      	adds	r2, #8
 800500e:	69b9      	ldr	r1, [r7, #24]
 8005010:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	005b      	lsls	r3, r3, #1
 800501e:	2203      	movs	r2, #3
 8005020:	fa02 f303 	lsl.w	r3, r2, r3
 8005024:	43db      	mvns	r3, r3
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	4013      	ands	r3, r2
 800502a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	f003 0203 	and.w	r2, r3, #3
 8005034:	69fb      	ldr	r3, [r7, #28]
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	fa02 f303 	lsl.w	r3, r2, r3
 800503c:	69ba      	ldr	r2, [r7, #24]
 800503e:	4313      	orrs	r3, r2
 8005040:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	69ba      	ldr	r2, [r7, #24]
 8005046:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005050:	2b00      	cmp	r3, #0
 8005052:	f000 80c0 	beq.w	80051d6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005056:	2300      	movs	r3, #0
 8005058:	60fb      	str	r3, [r7, #12]
 800505a:	4b66      	ldr	r3, [pc, #408]	; (80051f4 <HAL_GPIO_Init+0x324>)
 800505c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800505e:	4a65      	ldr	r2, [pc, #404]	; (80051f4 <HAL_GPIO_Init+0x324>)
 8005060:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005064:	6453      	str	r3, [r2, #68]	; 0x44
 8005066:	4b63      	ldr	r3, [pc, #396]	; (80051f4 <HAL_GPIO_Init+0x324>)
 8005068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800506a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800506e:	60fb      	str	r3, [r7, #12]
 8005070:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005072:	4a61      	ldr	r2, [pc, #388]	; (80051f8 <HAL_GPIO_Init+0x328>)
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	089b      	lsrs	r3, r3, #2
 8005078:	3302      	adds	r3, #2
 800507a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800507e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	f003 0303 	and.w	r3, r3, #3
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	220f      	movs	r2, #15
 800508a:	fa02 f303 	lsl.w	r3, r2, r3
 800508e:	43db      	mvns	r3, r3
 8005090:	69ba      	ldr	r2, [r7, #24]
 8005092:	4013      	ands	r3, r2
 8005094:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a58      	ldr	r2, [pc, #352]	; (80051fc <HAL_GPIO_Init+0x32c>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d037      	beq.n	800510e <HAL_GPIO_Init+0x23e>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a57      	ldr	r2, [pc, #348]	; (8005200 <HAL_GPIO_Init+0x330>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d031      	beq.n	800510a <HAL_GPIO_Init+0x23a>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a56      	ldr	r2, [pc, #344]	; (8005204 <HAL_GPIO_Init+0x334>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d02b      	beq.n	8005106 <HAL_GPIO_Init+0x236>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a55      	ldr	r2, [pc, #340]	; (8005208 <HAL_GPIO_Init+0x338>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d025      	beq.n	8005102 <HAL_GPIO_Init+0x232>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a54      	ldr	r2, [pc, #336]	; (800520c <HAL_GPIO_Init+0x33c>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d01f      	beq.n	80050fe <HAL_GPIO_Init+0x22e>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a53      	ldr	r2, [pc, #332]	; (8005210 <HAL_GPIO_Init+0x340>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d019      	beq.n	80050fa <HAL_GPIO_Init+0x22a>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a52      	ldr	r2, [pc, #328]	; (8005214 <HAL_GPIO_Init+0x344>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d013      	beq.n	80050f6 <HAL_GPIO_Init+0x226>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a51      	ldr	r2, [pc, #324]	; (8005218 <HAL_GPIO_Init+0x348>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d00d      	beq.n	80050f2 <HAL_GPIO_Init+0x222>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a50      	ldr	r2, [pc, #320]	; (800521c <HAL_GPIO_Init+0x34c>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d007      	beq.n	80050ee <HAL_GPIO_Init+0x21e>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a4f      	ldr	r2, [pc, #316]	; (8005220 <HAL_GPIO_Init+0x350>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d101      	bne.n	80050ea <HAL_GPIO_Init+0x21a>
 80050e6:	2309      	movs	r3, #9
 80050e8:	e012      	b.n	8005110 <HAL_GPIO_Init+0x240>
 80050ea:	230a      	movs	r3, #10
 80050ec:	e010      	b.n	8005110 <HAL_GPIO_Init+0x240>
 80050ee:	2308      	movs	r3, #8
 80050f0:	e00e      	b.n	8005110 <HAL_GPIO_Init+0x240>
 80050f2:	2307      	movs	r3, #7
 80050f4:	e00c      	b.n	8005110 <HAL_GPIO_Init+0x240>
 80050f6:	2306      	movs	r3, #6
 80050f8:	e00a      	b.n	8005110 <HAL_GPIO_Init+0x240>
 80050fa:	2305      	movs	r3, #5
 80050fc:	e008      	b.n	8005110 <HAL_GPIO_Init+0x240>
 80050fe:	2304      	movs	r3, #4
 8005100:	e006      	b.n	8005110 <HAL_GPIO_Init+0x240>
 8005102:	2303      	movs	r3, #3
 8005104:	e004      	b.n	8005110 <HAL_GPIO_Init+0x240>
 8005106:	2302      	movs	r3, #2
 8005108:	e002      	b.n	8005110 <HAL_GPIO_Init+0x240>
 800510a:	2301      	movs	r3, #1
 800510c:	e000      	b.n	8005110 <HAL_GPIO_Init+0x240>
 800510e:	2300      	movs	r3, #0
 8005110:	69fa      	ldr	r2, [r7, #28]
 8005112:	f002 0203 	and.w	r2, r2, #3
 8005116:	0092      	lsls	r2, r2, #2
 8005118:	4093      	lsls	r3, r2
 800511a:	69ba      	ldr	r2, [r7, #24]
 800511c:	4313      	orrs	r3, r2
 800511e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005120:	4935      	ldr	r1, [pc, #212]	; (80051f8 <HAL_GPIO_Init+0x328>)
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	089b      	lsrs	r3, r3, #2
 8005126:	3302      	adds	r3, #2
 8005128:	69ba      	ldr	r2, [r7, #24]
 800512a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800512e:	4b3d      	ldr	r3, [pc, #244]	; (8005224 <HAL_GPIO_Init+0x354>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	43db      	mvns	r3, r3
 8005138:	69ba      	ldr	r2, [r7, #24]
 800513a:	4013      	ands	r3, r2
 800513c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d003      	beq.n	8005152 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800514a:	69ba      	ldr	r2, [r7, #24]
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	4313      	orrs	r3, r2
 8005150:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005152:	4a34      	ldr	r2, [pc, #208]	; (8005224 <HAL_GPIO_Init+0x354>)
 8005154:	69bb      	ldr	r3, [r7, #24]
 8005156:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005158:	4b32      	ldr	r3, [pc, #200]	; (8005224 <HAL_GPIO_Init+0x354>)
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	43db      	mvns	r3, r3
 8005162:	69ba      	ldr	r2, [r7, #24]
 8005164:	4013      	ands	r3, r2
 8005166:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005170:	2b00      	cmp	r3, #0
 8005172:	d003      	beq.n	800517c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005174:	69ba      	ldr	r2, [r7, #24]
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	4313      	orrs	r3, r2
 800517a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800517c:	4a29      	ldr	r2, [pc, #164]	; (8005224 <HAL_GPIO_Init+0x354>)
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005182:	4b28      	ldr	r3, [pc, #160]	; (8005224 <HAL_GPIO_Init+0x354>)
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	43db      	mvns	r3, r3
 800518c:	69ba      	ldr	r2, [r7, #24]
 800518e:	4013      	ands	r3, r2
 8005190:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d003      	beq.n	80051a6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800519e:	69ba      	ldr	r2, [r7, #24]
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80051a6:	4a1f      	ldr	r2, [pc, #124]	; (8005224 <HAL_GPIO_Init+0x354>)
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80051ac:	4b1d      	ldr	r3, [pc, #116]	; (8005224 <HAL_GPIO_Init+0x354>)
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	43db      	mvns	r3, r3
 80051b6:	69ba      	ldr	r2, [r7, #24]
 80051b8:	4013      	ands	r3, r2
 80051ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d003      	beq.n	80051d0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80051c8:	69ba      	ldr	r2, [r7, #24]
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80051d0:	4a14      	ldr	r2, [pc, #80]	; (8005224 <HAL_GPIO_Init+0x354>)
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051d6:	69fb      	ldr	r3, [r7, #28]
 80051d8:	3301      	adds	r3, #1
 80051da:	61fb      	str	r3, [r7, #28]
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	2b0f      	cmp	r3, #15
 80051e0:	f67f ae84 	bls.w	8004eec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80051e4:	bf00      	nop
 80051e6:	bf00      	nop
 80051e8:	3724      	adds	r7, #36	; 0x24
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	40023800 	.word	0x40023800
 80051f8:	40013800 	.word	0x40013800
 80051fc:	40020000 	.word	0x40020000
 8005200:	40020400 	.word	0x40020400
 8005204:	40020800 	.word	0x40020800
 8005208:	40020c00 	.word	0x40020c00
 800520c:	40021000 	.word	0x40021000
 8005210:	40021400 	.word	0x40021400
 8005214:	40021800 	.word	0x40021800
 8005218:	40021c00 	.word	0x40021c00
 800521c:	40022000 	.word	0x40022000
 8005220:	40022400 	.word	0x40022400
 8005224:	40013c00 	.word	0x40013c00

08005228 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005228:	b480      	push	{r7}
 800522a:	b083      	sub	sp, #12
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	460b      	mov	r3, r1
 8005232:	807b      	strh	r3, [r7, #2]
 8005234:	4613      	mov	r3, r2
 8005236:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005238:	787b      	ldrb	r3, [r7, #1]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d003      	beq.n	8005246 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800523e:	887a      	ldrh	r2, [r7, #2]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005244:	e003      	b.n	800524e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005246:	887b      	ldrh	r3, [r7, #2]
 8005248:	041a      	lsls	r2, r3, #16
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	619a      	str	r2, [r3, #24]
}
 800524e:	bf00      	nop
 8005250:	370c      	adds	r7, #12
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr
	...

0800525c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b082      	sub	sp, #8
 8005260:	af00      	add	r7, sp, #0
 8005262:	4603      	mov	r3, r0
 8005264:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005266:	4b08      	ldr	r3, [pc, #32]	; (8005288 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005268:	695a      	ldr	r2, [r3, #20]
 800526a:	88fb      	ldrh	r3, [r7, #6]
 800526c:	4013      	ands	r3, r2
 800526e:	2b00      	cmp	r3, #0
 8005270:	d006      	beq.n	8005280 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005272:	4a05      	ldr	r2, [pc, #20]	; (8005288 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005274:	88fb      	ldrh	r3, [r7, #6]
 8005276:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005278:	88fb      	ldrh	r3, [r7, #6]
 800527a:	4618      	mov	r0, r3
 800527c:	f000 f806 	bl	800528c <HAL_GPIO_EXTI_Callback>
  }
}
 8005280:	bf00      	nop
 8005282:	3708      	adds	r7, #8
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	40013c00 	.word	0x40013c00

0800528c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	4603      	mov	r3, r0
 8005294:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005296:	bf00      	nop
 8005298:	370c      	adds	r7, #12
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr
	...

080052a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e25b      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d075      	beq.n	80053ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052c2:	4ba3      	ldr	r3, [pc, #652]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f003 030c 	and.w	r3, r3, #12
 80052ca:	2b04      	cmp	r3, #4
 80052cc:	d00c      	beq.n	80052e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052ce:	4ba0      	ldr	r3, [pc, #640]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052d6:	2b08      	cmp	r3, #8
 80052d8:	d112      	bne.n	8005300 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052da:	4b9d      	ldr	r3, [pc, #628]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052e6:	d10b      	bne.n	8005300 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052e8:	4b99      	ldr	r3, [pc, #612]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d05b      	beq.n	80053ac <HAL_RCC_OscConfig+0x108>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d157      	bne.n	80053ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e236      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005308:	d106      	bne.n	8005318 <HAL_RCC_OscConfig+0x74>
 800530a:	4b91      	ldr	r3, [pc, #580]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a90      	ldr	r2, [pc, #576]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005310:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005314:	6013      	str	r3, [r2, #0]
 8005316:	e01d      	b.n	8005354 <HAL_RCC_OscConfig+0xb0>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005320:	d10c      	bne.n	800533c <HAL_RCC_OscConfig+0x98>
 8005322:	4b8b      	ldr	r3, [pc, #556]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a8a      	ldr	r2, [pc, #552]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005328:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800532c:	6013      	str	r3, [r2, #0]
 800532e:	4b88      	ldr	r3, [pc, #544]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a87      	ldr	r2, [pc, #540]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005338:	6013      	str	r3, [r2, #0]
 800533a:	e00b      	b.n	8005354 <HAL_RCC_OscConfig+0xb0>
 800533c:	4b84      	ldr	r3, [pc, #528]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a83      	ldr	r2, [pc, #524]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005342:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005346:	6013      	str	r3, [r2, #0]
 8005348:	4b81      	ldr	r3, [pc, #516]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a80      	ldr	r2, [pc, #512]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 800534e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005352:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d013      	beq.n	8005384 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800535c:	f7fe fa8a 	bl	8003874 <HAL_GetTick>
 8005360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005362:	e008      	b.n	8005376 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005364:	f7fe fa86 	bl	8003874 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	2b64      	cmp	r3, #100	; 0x64
 8005370:	d901      	bls.n	8005376 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e1fb      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005376:	4b76      	ldr	r3, [pc, #472]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800537e:	2b00      	cmp	r3, #0
 8005380:	d0f0      	beq.n	8005364 <HAL_RCC_OscConfig+0xc0>
 8005382:	e014      	b.n	80053ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005384:	f7fe fa76 	bl	8003874 <HAL_GetTick>
 8005388:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800538a:	e008      	b.n	800539e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800538c:	f7fe fa72 	bl	8003874 <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	2b64      	cmp	r3, #100	; 0x64
 8005398:	d901      	bls.n	800539e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e1e7      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800539e:	4b6c      	ldr	r3, [pc, #432]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d1f0      	bne.n	800538c <HAL_RCC_OscConfig+0xe8>
 80053aa:	e000      	b.n	80053ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 0302 	and.w	r3, r3, #2
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d063      	beq.n	8005482 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053ba:	4b65      	ldr	r3, [pc, #404]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f003 030c 	and.w	r3, r3, #12
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00b      	beq.n	80053de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053c6:	4b62      	ldr	r3, [pc, #392]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053ce:	2b08      	cmp	r3, #8
 80053d0:	d11c      	bne.n	800540c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053d2:	4b5f      	ldr	r3, [pc, #380]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d116      	bne.n	800540c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053de:	4b5c      	ldr	r3, [pc, #368]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0302 	and.w	r3, r3, #2
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d005      	beq.n	80053f6 <HAL_RCC_OscConfig+0x152>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d001      	beq.n	80053f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e1bb      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053f6:	4b56      	ldr	r3, [pc, #344]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	00db      	lsls	r3, r3, #3
 8005404:	4952      	ldr	r1, [pc, #328]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005406:	4313      	orrs	r3, r2
 8005408:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800540a:	e03a      	b.n	8005482 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d020      	beq.n	8005456 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005414:	4b4f      	ldr	r3, [pc, #316]	; (8005554 <HAL_RCC_OscConfig+0x2b0>)
 8005416:	2201      	movs	r2, #1
 8005418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800541a:	f7fe fa2b 	bl	8003874 <HAL_GetTick>
 800541e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005420:	e008      	b.n	8005434 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005422:	f7fe fa27 	bl	8003874 <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	2b02      	cmp	r3, #2
 800542e:	d901      	bls.n	8005434 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e19c      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005434:	4b46      	ldr	r3, [pc, #280]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 0302 	and.w	r3, r3, #2
 800543c:	2b00      	cmp	r3, #0
 800543e:	d0f0      	beq.n	8005422 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005440:	4b43      	ldr	r3, [pc, #268]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	691b      	ldr	r3, [r3, #16]
 800544c:	00db      	lsls	r3, r3, #3
 800544e:	4940      	ldr	r1, [pc, #256]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005450:	4313      	orrs	r3, r2
 8005452:	600b      	str	r3, [r1, #0]
 8005454:	e015      	b.n	8005482 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005456:	4b3f      	ldr	r3, [pc, #252]	; (8005554 <HAL_RCC_OscConfig+0x2b0>)
 8005458:	2200      	movs	r2, #0
 800545a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800545c:	f7fe fa0a 	bl	8003874 <HAL_GetTick>
 8005460:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005462:	e008      	b.n	8005476 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005464:	f7fe fa06 	bl	8003874 <HAL_GetTick>
 8005468:	4602      	mov	r2, r0
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	2b02      	cmp	r3, #2
 8005470:	d901      	bls.n	8005476 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005472:	2303      	movs	r3, #3
 8005474:	e17b      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005476:	4b36      	ldr	r3, [pc, #216]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0302 	and.w	r3, r3, #2
 800547e:	2b00      	cmp	r3, #0
 8005480:	d1f0      	bne.n	8005464 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 0308 	and.w	r3, r3, #8
 800548a:	2b00      	cmp	r3, #0
 800548c:	d030      	beq.n	80054f0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d016      	beq.n	80054c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005496:	4b30      	ldr	r3, [pc, #192]	; (8005558 <HAL_RCC_OscConfig+0x2b4>)
 8005498:	2201      	movs	r2, #1
 800549a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800549c:	f7fe f9ea 	bl	8003874 <HAL_GetTick>
 80054a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054a2:	e008      	b.n	80054b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054a4:	f7fe f9e6 	bl	8003874 <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d901      	bls.n	80054b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e15b      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054b6:	4b26      	ldr	r3, [pc, #152]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 80054b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054ba:	f003 0302 	and.w	r3, r3, #2
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d0f0      	beq.n	80054a4 <HAL_RCC_OscConfig+0x200>
 80054c2:	e015      	b.n	80054f0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054c4:	4b24      	ldr	r3, [pc, #144]	; (8005558 <HAL_RCC_OscConfig+0x2b4>)
 80054c6:	2200      	movs	r2, #0
 80054c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054ca:	f7fe f9d3 	bl	8003874 <HAL_GetTick>
 80054ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054d0:	e008      	b.n	80054e4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054d2:	f7fe f9cf 	bl	8003874 <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d901      	bls.n	80054e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e144      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054e4:	4b1a      	ldr	r3, [pc, #104]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 80054e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054e8:	f003 0302 	and.w	r3, r3, #2
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1f0      	bne.n	80054d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0304 	and.w	r3, r3, #4
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	f000 80a0 	beq.w	800563e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054fe:	2300      	movs	r3, #0
 8005500:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005502:	4b13      	ldr	r3, [pc, #76]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005506:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d10f      	bne.n	800552e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800550e:	2300      	movs	r3, #0
 8005510:	60bb      	str	r3, [r7, #8]
 8005512:	4b0f      	ldr	r3, [pc, #60]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005516:	4a0e      	ldr	r2, [pc, #56]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005518:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800551c:	6413      	str	r3, [r2, #64]	; 0x40
 800551e:	4b0c      	ldr	r3, [pc, #48]	; (8005550 <HAL_RCC_OscConfig+0x2ac>)
 8005520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005526:	60bb      	str	r3, [r7, #8]
 8005528:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800552a:	2301      	movs	r3, #1
 800552c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800552e:	4b0b      	ldr	r3, [pc, #44]	; (800555c <HAL_RCC_OscConfig+0x2b8>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005536:	2b00      	cmp	r3, #0
 8005538:	d121      	bne.n	800557e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800553a:	4b08      	ldr	r3, [pc, #32]	; (800555c <HAL_RCC_OscConfig+0x2b8>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a07      	ldr	r2, [pc, #28]	; (800555c <HAL_RCC_OscConfig+0x2b8>)
 8005540:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005544:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005546:	f7fe f995 	bl	8003874 <HAL_GetTick>
 800554a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800554c:	e011      	b.n	8005572 <HAL_RCC_OscConfig+0x2ce>
 800554e:	bf00      	nop
 8005550:	40023800 	.word	0x40023800
 8005554:	42470000 	.word	0x42470000
 8005558:	42470e80 	.word	0x42470e80
 800555c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005560:	f7fe f988 	bl	8003874 <HAL_GetTick>
 8005564:	4602      	mov	r2, r0
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	2b02      	cmp	r3, #2
 800556c:	d901      	bls.n	8005572 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e0fd      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005572:	4b81      	ldr	r3, [pc, #516]	; (8005778 <HAL_RCC_OscConfig+0x4d4>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800557a:	2b00      	cmp	r3, #0
 800557c:	d0f0      	beq.n	8005560 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	2b01      	cmp	r3, #1
 8005584:	d106      	bne.n	8005594 <HAL_RCC_OscConfig+0x2f0>
 8005586:	4b7d      	ldr	r3, [pc, #500]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 8005588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800558a:	4a7c      	ldr	r2, [pc, #496]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 800558c:	f043 0301 	orr.w	r3, r3, #1
 8005590:	6713      	str	r3, [r2, #112]	; 0x70
 8005592:	e01c      	b.n	80055ce <HAL_RCC_OscConfig+0x32a>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	2b05      	cmp	r3, #5
 800559a:	d10c      	bne.n	80055b6 <HAL_RCC_OscConfig+0x312>
 800559c:	4b77      	ldr	r3, [pc, #476]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 800559e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055a0:	4a76      	ldr	r2, [pc, #472]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 80055a2:	f043 0304 	orr.w	r3, r3, #4
 80055a6:	6713      	str	r3, [r2, #112]	; 0x70
 80055a8:	4b74      	ldr	r3, [pc, #464]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 80055aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ac:	4a73      	ldr	r2, [pc, #460]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 80055ae:	f043 0301 	orr.w	r3, r3, #1
 80055b2:	6713      	str	r3, [r2, #112]	; 0x70
 80055b4:	e00b      	b.n	80055ce <HAL_RCC_OscConfig+0x32a>
 80055b6:	4b71      	ldr	r3, [pc, #452]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 80055b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ba:	4a70      	ldr	r2, [pc, #448]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 80055bc:	f023 0301 	bic.w	r3, r3, #1
 80055c0:	6713      	str	r3, [r2, #112]	; 0x70
 80055c2:	4b6e      	ldr	r3, [pc, #440]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 80055c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055c6:	4a6d      	ldr	r2, [pc, #436]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 80055c8:	f023 0304 	bic.w	r3, r3, #4
 80055cc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d015      	beq.n	8005602 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055d6:	f7fe f94d 	bl	8003874 <HAL_GetTick>
 80055da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055dc:	e00a      	b.n	80055f4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055de:	f7fe f949 	bl	8003874 <HAL_GetTick>
 80055e2:	4602      	mov	r2, r0
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d901      	bls.n	80055f4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80055f0:	2303      	movs	r3, #3
 80055f2:	e0bc      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055f4:	4b61      	ldr	r3, [pc, #388]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 80055f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055f8:	f003 0302 	and.w	r3, r3, #2
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d0ee      	beq.n	80055de <HAL_RCC_OscConfig+0x33a>
 8005600:	e014      	b.n	800562c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005602:	f7fe f937 	bl	8003874 <HAL_GetTick>
 8005606:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005608:	e00a      	b.n	8005620 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800560a:	f7fe f933 	bl	8003874 <HAL_GetTick>
 800560e:	4602      	mov	r2, r0
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	1ad3      	subs	r3, r2, r3
 8005614:	f241 3288 	movw	r2, #5000	; 0x1388
 8005618:	4293      	cmp	r3, r2
 800561a:	d901      	bls.n	8005620 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	e0a6      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005620:	4b56      	ldr	r3, [pc, #344]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 8005622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005624:	f003 0302 	and.w	r3, r3, #2
 8005628:	2b00      	cmp	r3, #0
 800562a:	d1ee      	bne.n	800560a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800562c:	7dfb      	ldrb	r3, [r7, #23]
 800562e:	2b01      	cmp	r3, #1
 8005630:	d105      	bne.n	800563e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005632:	4b52      	ldr	r3, [pc, #328]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 8005634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005636:	4a51      	ldr	r2, [pc, #324]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 8005638:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800563c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	2b00      	cmp	r3, #0
 8005644:	f000 8092 	beq.w	800576c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005648:	4b4c      	ldr	r3, [pc, #304]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f003 030c 	and.w	r3, r3, #12
 8005650:	2b08      	cmp	r3, #8
 8005652:	d05c      	beq.n	800570e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	2b02      	cmp	r3, #2
 800565a:	d141      	bne.n	80056e0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800565c:	4b48      	ldr	r3, [pc, #288]	; (8005780 <HAL_RCC_OscConfig+0x4dc>)
 800565e:	2200      	movs	r2, #0
 8005660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005662:	f7fe f907 	bl	8003874 <HAL_GetTick>
 8005666:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005668:	e008      	b.n	800567c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800566a:	f7fe f903 	bl	8003874 <HAL_GetTick>
 800566e:	4602      	mov	r2, r0
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	2b02      	cmp	r3, #2
 8005676:	d901      	bls.n	800567c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e078      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800567c:	4b3f      	ldr	r3, [pc, #252]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1f0      	bne.n	800566a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	69da      	ldr	r2, [r3, #28]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a1b      	ldr	r3, [r3, #32]
 8005690:	431a      	orrs	r2, r3
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005696:	019b      	lsls	r3, r3, #6
 8005698:	431a      	orrs	r2, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800569e:	085b      	lsrs	r3, r3, #1
 80056a0:	3b01      	subs	r3, #1
 80056a2:	041b      	lsls	r3, r3, #16
 80056a4:	431a      	orrs	r2, r3
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056aa:	061b      	lsls	r3, r3, #24
 80056ac:	4933      	ldr	r1, [pc, #204]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 80056ae:	4313      	orrs	r3, r2
 80056b0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056b2:	4b33      	ldr	r3, [pc, #204]	; (8005780 <HAL_RCC_OscConfig+0x4dc>)
 80056b4:	2201      	movs	r2, #1
 80056b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056b8:	f7fe f8dc 	bl	8003874 <HAL_GetTick>
 80056bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056be:	e008      	b.n	80056d2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056c0:	f7fe f8d8 	bl	8003874 <HAL_GetTick>
 80056c4:	4602      	mov	r2, r0
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d901      	bls.n	80056d2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80056ce:	2303      	movs	r3, #3
 80056d0:	e04d      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056d2:	4b2a      	ldr	r3, [pc, #168]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d0f0      	beq.n	80056c0 <HAL_RCC_OscConfig+0x41c>
 80056de:	e045      	b.n	800576c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056e0:	4b27      	ldr	r3, [pc, #156]	; (8005780 <HAL_RCC_OscConfig+0x4dc>)
 80056e2:	2200      	movs	r2, #0
 80056e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056e6:	f7fe f8c5 	bl	8003874 <HAL_GetTick>
 80056ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056ec:	e008      	b.n	8005700 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056ee:	f7fe f8c1 	bl	8003874 <HAL_GetTick>
 80056f2:	4602      	mov	r2, r0
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	2b02      	cmp	r3, #2
 80056fa:	d901      	bls.n	8005700 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80056fc:	2303      	movs	r3, #3
 80056fe:	e036      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005700:	4b1e      	ldr	r3, [pc, #120]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005708:	2b00      	cmp	r3, #0
 800570a:	d1f0      	bne.n	80056ee <HAL_RCC_OscConfig+0x44a>
 800570c:	e02e      	b.n	800576c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	2b01      	cmp	r3, #1
 8005714:	d101      	bne.n	800571a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e029      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800571a:	4b18      	ldr	r3, [pc, #96]	; (800577c <HAL_RCC_OscConfig+0x4d8>)
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	69db      	ldr	r3, [r3, #28]
 800572a:	429a      	cmp	r2, r3
 800572c:	d11c      	bne.n	8005768 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005738:	429a      	cmp	r2, r3
 800573a:	d115      	bne.n	8005768 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005742:	4013      	ands	r3, r2
 8005744:	687a      	ldr	r2, [r7, #4]
 8005746:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005748:	4293      	cmp	r3, r2
 800574a:	d10d      	bne.n	8005768 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005756:	429a      	cmp	r2, r3
 8005758:	d106      	bne.n	8005768 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005764:	429a      	cmp	r2, r3
 8005766:	d001      	beq.n	800576c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e000      	b.n	800576e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3718      	adds	r7, #24
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
 8005776:	bf00      	nop
 8005778:	40007000 	.word	0x40007000
 800577c:	40023800 	.word	0x40023800
 8005780:	42470060 	.word	0x42470060

08005784 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e0cc      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005798:	4b68      	ldr	r3, [pc, #416]	; (800593c <HAL_RCC_ClockConfig+0x1b8>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 030f 	and.w	r3, r3, #15
 80057a0:	683a      	ldr	r2, [r7, #0]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d90c      	bls.n	80057c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057a6:	4b65      	ldr	r3, [pc, #404]	; (800593c <HAL_RCC_ClockConfig+0x1b8>)
 80057a8:	683a      	ldr	r2, [r7, #0]
 80057aa:	b2d2      	uxtb	r2, r2
 80057ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057ae:	4b63      	ldr	r3, [pc, #396]	; (800593c <HAL_RCC_ClockConfig+0x1b8>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 030f 	and.w	r3, r3, #15
 80057b6:	683a      	ldr	r2, [r7, #0]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d001      	beq.n	80057c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e0b8      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 0302 	and.w	r3, r3, #2
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d020      	beq.n	800580e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0304 	and.w	r3, r3, #4
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d005      	beq.n	80057e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057d8:	4b59      	ldr	r3, [pc, #356]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	4a58      	ldr	r2, [pc, #352]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80057de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80057e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0308 	and.w	r3, r3, #8
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d005      	beq.n	80057fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057f0:	4b53      	ldr	r3, [pc, #332]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	4a52      	ldr	r2, [pc, #328]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80057f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80057fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057fc:	4b50      	ldr	r3, [pc, #320]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	494d      	ldr	r1, [pc, #308]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 800580a:	4313      	orrs	r3, r2
 800580c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 0301 	and.w	r3, r3, #1
 8005816:	2b00      	cmp	r3, #0
 8005818:	d044      	beq.n	80058a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	2b01      	cmp	r3, #1
 8005820:	d107      	bne.n	8005832 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005822:	4b47      	ldr	r3, [pc, #284]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d119      	bne.n	8005862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e07f      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	2b02      	cmp	r3, #2
 8005838:	d003      	beq.n	8005842 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800583e:	2b03      	cmp	r3, #3
 8005840:	d107      	bne.n	8005852 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005842:	4b3f      	ldr	r3, [pc, #252]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800584a:	2b00      	cmp	r3, #0
 800584c:	d109      	bne.n	8005862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e06f      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005852:	4b3b      	ldr	r3, [pc, #236]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0302 	and.w	r3, r3, #2
 800585a:	2b00      	cmp	r3, #0
 800585c:	d101      	bne.n	8005862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e067      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005862:	4b37      	ldr	r3, [pc, #220]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	f023 0203 	bic.w	r2, r3, #3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	4934      	ldr	r1, [pc, #208]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005870:	4313      	orrs	r3, r2
 8005872:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005874:	f7fd fffe 	bl	8003874 <HAL_GetTick>
 8005878:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800587a:	e00a      	b.n	8005892 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800587c:	f7fd fffa 	bl	8003874 <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	f241 3288 	movw	r2, #5000	; 0x1388
 800588a:	4293      	cmp	r3, r2
 800588c:	d901      	bls.n	8005892 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e04f      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005892:	4b2b      	ldr	r3, [pc, #172]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f003 020c 	and.w	r2, r3, #12
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d1eb      	bne.n	800587c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058a4:	4b25      	ldr	r3, [pc, #148]	; (800593c <HAL_RCC_ClockConfig+0x1b8>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 030f 	and.w	r3, r3, #15
 80058ac:	683a      	ldr	r2, [r7, #0]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d20c      	bcs.n	80058cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058b2:	4b22      	ldr	r3, [pc, #136]	; (800593c <HAL_RCC_ClockConfig+0x1b8>)
 80058b4:	683a      	ldr	r2, [r7, #0]
 80058b6:	b2d2      	uxtb	r2, r2
 80058b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058ba:	4b20      	ldr	r3, [pc, #128]	; (800593c <HAL_RCC_ClockConfig+0x1b8>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 030f 	and.w	r3, r3, #15
 80058c2:	683a      	ldr	r2, [r7, #0]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d001      	beq.n	80058cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e032      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0304 	and.w	r3, r3, #4
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d008      	beq.n	80058ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058d8:	4b19      	ldr	r3, [pc, #100]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	4916      	ldr	r1, [pc, #88]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 0308 	and.w	r3, r3, #8
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d009      	beq.n	800590a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058f6:	4b12      	ldr	r3, [pc, #72]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	691b      	ldr	r3, [r3, #16]
 8005902:	00db      	lsls	r3, r3, #3
 8005904:	490e      	ldr	r1, [pc, #56]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005906:	4313      	orrs	r3, r2
 8005908:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800590a:	f000 f821 	bl	8005950 <HAL_RCC_GetSysClockFreq>
 800590e:	4602      	mov	r2, r0
 8005910:	4b0b      	ldr	r3, [pc, #44]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	091b      	lsrs	r3, r3, #4
 8005916:	f003 030f 	and.w	r3, r3, #15
 800591a:	490a      	ldr	r1, [pc, #40]	; (8005944 <HAL_RCC_ClockConfig+0x1c0>)
 800591c:	5ccb      	ldrb	r3, [r1, r3]
 800591e:	fa22 f303 	lsr.w	r3, r2, r3
 8005922:	4a09      	ldr	r2, [pc, #36]	; (8005948 <HAL_RCC_ClockConfig+0x1c4>)
 8005924:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005926:	4b09      	ldr	r3, [pc, #36]	; (800594c <HAL_RCC_ClockConfig+0x1c8>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4618      	mov	r0, r3
 800592c:	f7fc f8ac 	bl	8001a88 <HAL_InitTick>

  return HAL_OK;
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3710      	adds	r7, #16
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	40023c00 	.word	0x40023c00
 8005940:	40023800 	.word	0x40023800
 8005944:	0800c318 	.word	0x0800c318
 8005948:	20000000 	.word	0x20000000
 800594c:	20000004 	.word	0x20000004

08005950 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005950:	b5b0      	push	{r4, r5, r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005956:	2100      	movs	r1, #0
 8005958:	6079      	str	r1, [r7, #4]
 800595a:	2100      	movs	r1, #0
 800595c:	60f9      	str	r1, [r7, #12]
 800595e:	2100      	movs	r1, #0
 8005960:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005962:	2100      	movs	r1, #0
 8005964:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005966:	4952      	ldr	r1, [pc, #328]	; (8005ab0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005968:	6889      	ldr	r1, [r1, #8]
 800596a:	f001 010c 	and.w	r1, r1, #12
 800596e:	2908      	cmp	r1, #8
 8005970:	d00d      	beq.n	800598e <HAL_RCC_GetSysClockFreq+0x3e>
 8005972:	2908      	cmp	r1, #8
 8005974:	f200 8094 	bhi.w	8005aa0 <HAL_RCC_GetSysClockFreq+0x150>
 8005978:	2900      	cmp	r1, #0
 800597a:	d002      	beq.n	8005982 <HAL_RCC_GetSysClockFreq+0x32>
 800597c:	2904      	cmp	r1, #4
 800597e:	d003      	beq.n	8005988 <HAL_RCC_GetSysClockFreq+0x38>
 8005980:	e08e      	b.n	8005aa0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005982:	4b4c      	ldr	r3, [pc, #304]	; (8005ab4 <HAL_RCC_GetSysClockFreq+0x164>)
 8005984:	60bb      	str	r3, [r7, #8]
       break;
 8005986:	e08e      	b.n	8005aa6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005988:	4b4b      	ldr	r3, [pc, #300]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x168>)
 800598a:	60bb      	str	r3, [r7, #8]
      break;
 800598c:	e08b      	b.n	8005aa6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800598e:	4948      	ldr	r1, [pc, #288]	; (8005ab0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005990:	6849      	ldr	r1, [r1, #4]
 8005992:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005996:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005998:	4945      	ldr	r1, [pc, #276]	; (8005ab0 <HAL_RCC_GetSysClockFreq+0x160>)
 800599a:	6849      	ldr	r1, [r1, #4]
 800599c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80059a0:	2900      	cmp	r1, #0
 80059a2:	d024      	beq.n	80059ee <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059a4:	4942      	ldr	r1, [pc, #264]	; (8005ab0 <HAL_RCC_GetSysClockFreq+0x160>)
 80059a6:	6849      	ldr	r1, [r1, #4]
 80059a8:	0989      	lsrs	r1, r1, #6
 80059aa:	4608      	mov	r0, r1
 80059ac:	f04f 0100 	mov.w	r1, #0
 80059b0:	f240 14ff 	movw	r4, #511	; 0x1ff
 80059b4:	f04f 0500 	mov.w	r5, #0
 80059b8:	ea00 0204 	and.w	r2, r0, r4
 80059bc:	ea01 0305 	and.w	r3, r1, r5
 80059c0:	493d      	ldr	r1, [pc, #244]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x168>)
 80059c2:	fb01 f003 	mul.w	r0, r1, r3
 80059c6:	2100      	movs	r1, #0
 80059c8:	fb01 f102 	mul.w	r1, r1, r2
 80059cc:	1844      	adds	r4, r0, r1
 80059ce:	493a      	ldr	r1, [pc, #232]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x168>)
 80059d0:	fba2 0101 	umull	r0, r1, r2, r1
 80059d4:	1863      	adds	r3, r4, r1
 80059d6:	4619      	mov	r1, r3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	461a      	mov	r2, r3
 80059dc:	f04f 0300 	mov.w	r3, #0
 80059e0:	f7fb f8d4 	bl	8000b8c <__aeabi_uldivmod>
 80059e4:	4602      	mov	r2, r0
 80059e6:	460b      	mov	r3, r1
 80059e8:	4613      	mov	r3, r2
 80059ea:	60fb      	str	r3, [r7, #12]
 80059ec:	e04a      	b.n	8005a84 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059ee:	4b30      	ldr	r3, [pc, #192]	; (8005ab0 <HAL_RCC_GetSysClockFreq+0x160>)
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	099b      	lsrs	r3, r3, #6
 80059f4:	461a      	mov	r2, r3
 80059f6:	f04f 0300 	mov.w	r3, #0
 80059fa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80059fe:	f04f 0100 	mov.w	r1, #0
 8005a02:	ea02 0400 	and.w	r4, r2, r0
 8005a06:	ea03 0501 	and.w	r5, r3, r1
 8005a0a:	4620      	mov	r0, r4
 8005a0c:	4629      	mov	r1, r5
 8005a0e:	f04f 0200 	mov.w	r2, #0
 8005a12:	f04f 0300 	mov.w	r3, #0
 8005a16:	014b      	lsls	r3, r1, #5
 8005a18:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005a1c:	0142      	lsls	r2, r0, #5
 8005a1e:	4610      	mov	r0, r2
 8005a20:	4619      	mov	r1, r3
 8005a22:	1b00      	subs	r0, r0, r4
 8005a24:	eb61 0105 	sbc.w	r1, r1, r5
 8005a28:	f04f 0200 	mov.w	r2, #0
 8005a2c:	f04f 0300 	mov.w	r3, #0
 8005a30:	018b      	lsls	r3, r1, #6
 8005a32:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005a36:	0182      	lsls	r2, r0, #6
 8005a38:	1a12      	subs	r2, r2, r0
 8005a3a:	eb63 0301 	sbc.w	r3, r3, r1
 8005a3e:	f04f 0000 	mov.w	r0, #0
 8005a42:	f04f 0100 	mov.w	r1, #0
 8005a46:	00d9      	lsls	r1, r3, #3
 8005a48:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005a4c:	00d0      	lsls	r0, r2, #3
 8005a4e:	4602      	mov	r2, r0
 8005a50:	460b      	mov	r3, r1
 8005a52:	1912      	adds	r2, r2, r4
 8005a54:	eb45 0303 	adc.w	r3, r5, r3
 8005a58:	f04f 0000 	mov.w	r0, #0
 8005a5c:	f04f 0100 	mov.w	r1, #0
 8005a60:	0299      	lsls	r1, r3, #10
 8005a62:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005a66:	0290      	lsls	r0, r2, #10
 8005a68:	4602      	mov	r2, r0
 8005a6a:	460b      	mov	r3, r1
 8005a6c:	4610      	mov	r0, r2
 8005a6e:	4619      	mov	r1, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	461a      	mov	r2, r3
 8005a74:	f04f 0300 	mov.w	r3, #0
 8005a78:	f7fb f888 	bl	8000b8c <__aeabi_uldivmod>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	460b      	mov	r3, r1
 8005a80:	4613      	mov	r3, r2
 8005a82:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a84:	4b0a      	ldr	r3, [pc, #40]	; (8005ab0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	0c1b      	lsrs	r3, r3, #16
 8005a8a:	f003 0303 	and.w	r3, r3, #3
 8005a8e:	3301      	adds	r3, #1
 8005a90:	005b      	lsls	r3, r3, #1
 8005a92:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a9c:	60bb      	str	r3, [r7, #8]
      break;
 8005a9e:	e002      	b.n	8005aa6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005aa0:	4b04      	ldr	r3, [pc, #16]	; (8005ab4 <HAL_RCC_GetSysClockFreq+0x164>)
 8005aa2:	60bb      	str	r3, [r7, #8]
      break;
 8005aa4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005aa6:	68bb      	ldr	r3, [r7, #8]
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3710      	adds	r7, #16
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bdb0      	pop	{r4, r5, r7, pc}
 8005ab0:	40023800 	.word	0x40023800
 8005ab4:	00f42400 	.word	0x00f42400
 8005ab8:	00b71b00 	.word	0x00b71b00

08005abc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005abc:	b480      	push	{r7}
 8005abe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ac0:	4b03      	ldr	r3, [pc, #12]	; (8005ad0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	20000000 	.word	0x20000000

08005ad4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005ad8:	f7ff fff0 	bl	8005abc <HAL_RCC_GetHCLKFreq>
 8005adc:	4602      	mov	r2, r0
 8005ade:	4b05      	ldr	r3, [pc, #20]	; (8005af4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	0a9b      	lsrs	r3, r3, #10
 8005ae4:	f003 0307 	and.w	r3, r3, #7
 8005ae8:	4903      	ldr	r1, [pc, #12]	; (8005af8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005aea:	5ccb      	ldrb	r3, [r1, r3]
 8005aec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	bd80      	pop	{r7, pc}
 8005af4:	40023800 	.word	0x40023800
 8005af8:	0800c328 	.word	0x0800c328

08005afc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005b00:	f7ff ffdc 	bl	8005abc <HAL_RCC_GetHCLKFreq>
 8005b04:	4602      	mov	r2, r0
 8005b06:	4b05      	ldr	r3, [pc, #20]	; (8005b1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	0b5b      	lsrs	r3, r3, #13
 8005b0c:	f003 0307 	and.w	r3, r3, #7
 8005b10:	4903      	ldr	r1, [pc, #12]	; (8005b20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b12:	5ccb      	ldrb	r3, [r1, r3]
 8005b14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	40023800 	.word	0x40023800
 8005b20:	0800c328 	.word	0x0800c328

08005b24 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	220f      	movs	r2, #15
 8005b32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005b34:	4b12      	ldr	r3, [pc, #72]	; (8005b80 <HAL_RCC_GetClockConfig+0x5c>)
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f003 0203 	and.w	r2, r3, #3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005b40:	4b0f      	ldr	r3, [pc, #60]	; (8005b80 <HAL_RCC_GetClockConfig+0x5c>)
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005b4c:	4b0c      	ldr	r3, [pc, #48]	; (8005b80 <HAL_RCC_GetClockConfig+0x5c>)
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005b58:	4b09      	ldr	r3, [pc, #36]	; (8005b80 <HAL_RCC_GetClockConfig+0x5c>)
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	08db      	lsrs	r3, r3, #3
 8005b5e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005b66:	4b07      	ldr	r3, [pc, #28]	; (8005b84 <HAL_RCC_GetClockConfig+0x60>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 020f 	and.w	r2, r3, #15
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	601a      	str	r2, [r3, #0]
}
 8005b72:	bf00      	nop
 8005b74:	370c      	adds	r7, #12
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	40023800 	.word	0x40023800
 8005b84:	40023c00 	.word	0x40023c00

08005b88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d101      	bne.n	8005b9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e056      	b.n	8005c48 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d106      	bne.n	8005bba <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f7fb fe65 	bl	8001884 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2202      	movs	r2, #2
 8005bbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bd0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	431a      	orrs	r2, r3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	431a      	orrs	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	431a      	orrs	r2, r3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	699b      	ldr	r3, [r3, #24]
 8005bf2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005bf6:	431a      	orrs	r2, r3
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	69db      	ldr	r3, [r3, #28]
 8005bfc:	431a      	orrs	r2, r3
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	ea42 0103 	orr.w	r1, r2, r3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	430a      	orrs	r2, r1
 8005c10:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	699b      	ldr	r3, [r3, #24]
 8005c16:	0c1b      	lsrs	r3, r3, #16
 8005c18:	f003 0104 	and.w	r1, r3, #4
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	430a      	orrs	r2, r1
 8005c26:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	69da      	ldr	r2, [r3, #28]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c36:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2201      	movs	r2, #1
 8005c42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005c46:	2300      	movs	r3, #0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3708      	adds	r7, #8
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d101      	bne.n	8005c62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e01d      	b.n	8005c9e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d106      	bne.n	8005c7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f7fc f8de 	bl	8001e38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	3304      	adds	r3, #4
 8005c8c:	4619      	mov	r1, r3
 8005c8e:	4610      	mov	r0, r2
 8005c90:	f000 fb50 	bl	8006334 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2201      	movs	r2, #1
 8005c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3708      	adds	r7, #8
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}

08005ca6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ca6:	b480      	push	{r7}
 8005ca8:	b085      	sub	sp, #20
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	68da      	ldr	r2, [r3, #12]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f042 0201 	orr.w	r2, r2, #1
 8005cbc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	f003 0307 	and.w	r3, r3, #7
 8005cc8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2b06      	cmp	r3, #6
 8005cce:	d007      	beq.n	8005ce0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f042 0201 	orr.w	r2, r2, #1
 8005cde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ce0:	2300      	movs	r3, #0
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3714      	adds	r7, #20
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr

08005cee <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005cee:	b580      	push	{r7, lr}
 8005cf0:	b082      	sub	sp, #8
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d101      	bne.n	8005d00 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e01d      	b.n	8005d3c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d106      	bne.n	8005d1a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f7fc f86d 	bl	8001df4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2202      	movs	r2, #2
 8005d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	3304      	adds	r3, #4
 8005d2a:	4619      	mov	r1, r3
 8005d2c:	4610      	mov	r0, r2
 8005d2e:	f000 fb01 	bl	8006334 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3708      	adds	r7, #8
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2201      	movs	r2, #1
 8005d54:	6839      	ldr	r1, [r7, #0]
 8005d56:	4618      	mov	r0, r3
 8005d58:	f000 fdd6 	bl	8006908 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a15      	ldr	r2, [pc, #84]	; (8005db8 <HAL_TIM_PWM_Start+0x74>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d004      	beq.n	8005d70 <HAL_TIM_PWM_Start+0x2c>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a14      	ldr	r2, [pc, #80]	; (8005dbc <HAL_TIM_PWM_Start+0x78>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d101      	bne.n	8005d74 <HAL_TIM_PWM_Start+0x30>
 8005d70:	2301      	movs	r3, #1
 8005d72:	e000      	b.n	8005d76 <HAL_TIM_PWM_Start+0x32>
 8005d74:	2300      	movs	r3, #0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d007      	beq.n	8005d8a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d88:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	f003 0307 	and.w	r3, r3, #7
 8005d94:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2b06      	cmp	r3, #6
 8005d9a:	d007      	beq.n	8005dac <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f042 0201 	orr.w	r2, r2, #1
 8005daa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005dac:	2300      	movs	r3, #0
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3710      	adds	r7, #16
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	40010000 	.word	0x40010000
 8005dbc:	40010400 	.word	0x40010400

08005dc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	f003 0302 	and.w	r3, r3, #2
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d122      	bne.n	8005e1c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	f003 0302 	and.w	r3, r3, #2
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d11b      	bne.n	8005e1c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f06f 0202 	mvn.w	r2, #2
 8005dec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	f003 0303 	and.w	r3, r3, #3
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d003      	beq.n	8005e0a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 fa78 	bl	80062f8 <HAL_TIM_IC_CaptureCallback>
 8005e08:	e005      	b.n	8005e16 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 fa6a 	bl	80062e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f000 fa7b 	bl	800630c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	f003 0304 	and.w	r3, r3, #4
 8005e26:	2b04      	cmp	r3, #4
 8005e28:	d122      	bne.n	8005e70 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	f003 0304 	and.w	r3, r3, #4
 8005e34:	2b04      	cmp	r3, #4
 8005e36:	d11b      	bne.n	8005e70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f06f 0204 	mvn.w	r2, #4
 8005e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2202      	movs	r2, #2
 8005e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	699b      	ldr	r3, [r3, #24]
 8005e4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d003      	beq.n	8005e5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f000 fa4e 	bl	80062f8 <HAL_TIM_IC_CaptureCallback>
 8005e5c:	e005      	b.n	8005e6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f000 fa40 	bl	80062e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 fa51 	bl	800630c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	f003 0308 	and.w	r3, r3, #8
 8005e7a:	2b08      	cmp	r3, #8
 8005e7c:	d122      	bne.n	8005ec4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	f003 0308 	and.w	r3, r3, #8
 8005e88:	2b08      	cmp	r3, #8
 8005e8a:	d11b      	bne.n	8005ec4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f06f 0208 	mvn.w	r2, #8
 8005e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2204      	movs	r2, #4
 8005e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	69db      	ldr	r3, [r3, #28]
 8005ea2:	f003 0303 	and.w	r3, r3, #3
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f000 fa24 	bl	80062f8 <HAL_TIM_IC_CaptureCallback>
 8005eb0:	e005      	b.n	8005ebe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 fa16 	bl	80062e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f000 fa27 	bl	800630c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	f003 0310 	and.w	r3, r3, #16
 8005ece:	2b10      	cmp	r3, #16
 8005ed0:	d122      	bne.n	8005f18 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	f003 0310 	and.w	r3, r3, #16
 8005edc:	2b10      	cmp	r3, #16
 8005ede:	d11b      	bne.n	8005f18 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f06f 0210 	mvn.w	r2, #16
 8005ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2208      	movs	r2, #8
 8005eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	69db      	ldr	r3, [r3, #28]
 8005ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d003      	beq.n	8005f06 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f000 f9fa 	bl	80062f8 <HAL_TIM_IC_CaptureCallback>
 8005f04:	e005      	b.n	8005f12 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 f9ec 	bl	80062e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f000 f9fd 	bl	800630c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	f003 0301 	and.w	r3, r3, #1
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d10e      	bne.n	8005f44 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	f003 0301 	and.w	r3, r3, #1
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d107      	bne.n	8005f44 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f06f 0201 	mvn.w	r2, #1
 8005f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f7fb fc52 	bl	80017e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	691b      	ldr	r3, [r3, #16]
 8005f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f4e:	2b80      	cmp	r3, #128	; 0x80
 8005f50:	d10e      	bne.n	8005f70 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f5c:	2b80      	cmp	r3, #128	; 0x80
 8005f5e:	d107      	bne.n	8005f70 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 fd78 	bl	8006a60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f7a:	2b40      	cmp	r3, #64	; 0x40
 8005f7c:	d10e      	bne.n	8005f9c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f88:	2b40      	cmp	r3, #64	; 0x40
 8005f8a:	d107      	bne.n	8005f9c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 f9c2 	bl	8006320 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	f003 0320 	and.w	r3, r3, #32
 8005fa6:	2b20      	cmp	r3, #32
 8005fa8:	d10e      	bne.n	8005fc8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	f003 0320 	and.w	r3, r3, #32
 8005fb4:	2b20      	cmp	r3, #32
 8005fb6:	d107      	bne.n	8005fc8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f06f 0220 	mvn.w	r2, #32
 8005fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f000 fd42 	bl	8006a4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fc8:	bf00      	nop
 8005fca:	3708      	adds	r7, #8
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d101      	bne.n	8005fea <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005fe6:	2302      	movs	r3, #2
 8005fe8:	e0b4      	b.n	8006154 <HAL_TIM_PWM_ConfigChannel+0x184>
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2202      	movs	r2, #2
 8005ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2b0c      	cmp	r3, #12
 8005ffe:	f200 809f 	bhi.w	8006140 <HAL_TIM_PWM_ConfigChannel+0x170>
 8006002:	a201      	add	r2, pc, #4	; (adr r2, 8006008 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006008:	0800603d 	.word	0x0800603d
 800600c:	08006141 	.word	0x08006141
 8006010:	08006141 	.word	0x08006141
 8006014:	08006141 	.word	0x08006141
 8006018:	0800607d 	.word	0x0800607d
 800601c:	08006141 	.word	0x08006141
 8006020:	08006141 	.word	0x08006141
 8006024:	08006141 	.word	0x08006141
 8006028:	080060bf 	.word	0x080060bf
 800602c:	08006141 	.word	0x08006141
 8006030:	08006141 	.word	0x08006141
 8006034:	08006141 	.word	0x08006141
 8006038:	080060ff 	.word	0x080060ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68b9      	ldr	r1, [r7, #8]
 8006042:	4618      	mov	r0, r3
 8006044:	f000 fa16 	bl	8006474 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	699a      	ldr	r2, [r3, #24]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f042 0208 	orr.w	r2, r2, #8
 8006056:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	699a      	ldr	r2, [r3, #24]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f022 0204 	bic.w	r2, r2, #4
 8006066:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	6999      	ldr	r1, [r3, #24]
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	691a      	ldr	r2, [r3, #16]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	430a      	orrs	r2, r1
 8006078:	619a      	str	r2, [r3, #24]
      break;
 800607a:	e062      	b.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68b9      	ldr	r1, [r7, #8]
 8006082:	4618      	mov	r0, r3
 8006084:	f000 fa66 	bl	8006554 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	699a      	ldr	r2, [r3, #24]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006096:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	699a      	ldr	r2, [r3, #24]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	6999      	ldr	r1, [r3, #24]
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	021a      	lsls	r2, r3, #8
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	430a      	orrs	r2, r1
 80060ba:	619a      	str	r2, [r3, #24]
      break;
 80060bc:	e041      	b.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	68b9      	ldr	r1, [r7, #8]
 80060c4:	4618      	mov	r0, r3
 80060c6:	f000 fabb 	bl	8006640 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	69da      	ldr	r2, [r3, #28]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f042 0208 	orr.w	r2, r2, #8
 80060d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	69da      	ldr	r2, [r3, #28]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f022 0204 	bic.w	r2, r2, #4
 80060e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	69d9      	ldr	r1, [r3, #28]
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	691a      	ldr	r2, [r3, #16]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	430a      	orrs	r2, r1
 80060fa:	61da      	str	r2, [r3, #28]
      break;
 80060fc:	e021      	b.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	68b9      	ldr	r1, [r7, #8]
 8006104:	4618      	mov	r0, r3
 8006106:	f000 fb0f 	bl	8006728 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	69da      	ldr	r2, [r3, #28]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006118:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	69da      	ldr	r2, [r3, #28]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006128:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	69d9      	ldr	r1, [r3, #28]
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	021a      	lsls	r2, r3, #8
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	430a      	orrs	r2, r1
 800613c:	61da      	str	r2, [r3, #28]
      break;
 800613e:	e000      	b.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006140:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2201      	movs	r2, #1
 8006146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006152:	2300      	movs	r3, #0
}
 8006154:	4618      	mov	r0, r3
 8006156:	3710      	adds	r7, #16
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}

0800615c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b084      	sub	sp, #16
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800616c:	2b01      	cmp	r3, #1
 800616e:	d101      	bne.n	8006174 <HAL_TIM_ConfigClockSource+0x18>
 8006170:	2302      	movs	r3, #2
 8006172:	e0b3      	b.n	80062dc <HAL_TIM_ConfigClockSource+0x180>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2202      	movs	r2, #2
 8006180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006192:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800619a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061ac:	d03e      	beq.n	800622c <HAL_TIM_ConfigClockSource+0xd0>
 80061ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061b2:	f200 8087 	bhi.w	80062c4 <HAL_TIM_ConfigClockSource+0x168>
 80061b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061ba:	f000 8085 	beq.w	80062c8 <HAL_TIM_ConfigClockSource+0x16c>
 80061be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061c2:	d87f      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x168>
 80061c4:	2b70      	cmp	r3, #112	; 0x70
 80061c6:	d01a      	beq.n	80061fe <HAL_TIM_ConfigClockSource+0xa2>
 80061c8:	2b70      	cmp	r3, #112	; 0x70
 80061ca:	d87b      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x168>
 80061cc:	2b60      	cmp	r3, #96	; 0x60
 80061ce:	d050      	beq.n	8006272 <HAL_TIM_ConfigClockSource+0x116>
 80061d0:	2b60      	cmp	r3, #96	; 0x60
 80061d2:	d877      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x168>
 80061d4:	2b50      	cmp	r3, #80	; 0x50
 80061d6:	d03c      	beq.n	8006252 <HAL_TIM_ConfigClockSource+0xf6>
 80061d8:	2b50      	cmp	r3, #80	; 0x50
 80061da:	d873      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x168>
 80061dc:	2b40      	cmp	r3, #64	; 0x40
 80061de:	d058      	beq.n	8006292 <HAL_TIM_ConfigClockSource+0x136>
 80061e0:	2b40      	cmp	r3, #64	; 0x40
 80061e2:	d86f      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x168>
 80061e4:	2b30      	cmp	r3, #48	; 0x30
 80061e6:	d064      	beq.n	80062b2 <HAL_TIM_ConfigClockSource+0x156>
 80061e8:	2b30      	cmp	r3, #48	; 0x30
 80061ea:	d86b      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x168>
 80061ec:	2b20      	cmp	r3, #32
 80061ee:	d060      	beq.n	80062b2 <HAL_TIM_ConfigClockSource+0x156>
 80061f0:	2b20      	cmp	r3, #32
 80061f2:	d867      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x168>
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d05c      	beq.n	80062b2 <HAL_TIM_ConfigClockSource+0x156>
 80061f8:	2b10      	cmp	r3, #16
 80061fa:	d05a      	beq.n	80062b2 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80061fc:	e062      	b.n	80062c4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6818      	ldr	r0, [r3, #0]
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	6899      	ldr	r1, [r3, #8]
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	f000 fb5b 	bl	80068c8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006220:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	68fa      	ldr	r2, [r7, #12]
 8006228:	609a      	str	r2, [r3, #8]
      break;
 800622a:	e04e      	b.n	80062ca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6818      	ldr	r0, [r3, #0]
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	6899      	ldr	r1, [r3, #8]
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	685a      	ldr	r2, [r3, #4]
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	f000 fb44 	bl	80068c8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	689a      	ldr	r2, [r3, #8]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800624e:	609a      	str	r2, [r3, #8]
      break;
 8006250:	e03b      	b.n	80062ca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6818      	ldr	r0, [r3, #0]
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	6859      	ldr	r1, [r3, #4]
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	68db      	ldr	r3, [r3, #12]
 800625e:	461a      	mov	r2, r3
 8006260:	f000 fab8 	bl	80067d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2150      	movs	r1, #80	; 0x50
 800626a:	4618      	mov	r0, r3
 800626c:	f000 fb11 	bl	8006892 <TIM_ITRx_SetConfig>
      break;
 8006270:	e02b      	b.n	80062ca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6818      	ldr	r0, [r3, #0]
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	6859      	ldr	r1, [r3, #4]
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	461a      	mov	r2, r3
 8006280:	f000 fad7 	bl	8006832 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2160      	movs	r1, #96	; 0x60
 800628a:	4618      	mov	r0, r3
 800628c:	f000 fb01 	bl	8006892 <TIM_ITRx_SetConfig>
      break;
 8006290:	e01b      	b.n	80062ca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6818      	ldr	r0, [r3, #0]
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	6859      	ldr	r1, [r3, #4]
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	68db      	ldr	r3, [r3, #12]
 800629e:	461a      	mov	r2, r3
 80062a0:	f000 fa98 	bl	80067d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2140      	movs	r1, #64	; 0x40
 80062aa:	4618      	mov	r0, r3
 80062ac:	f000 faf1 	bl	8006892 <TIM_ITRx_SetConfig>
      break;
 80062b0:	e00b      	b.n	80062ca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4619      	mov	r1, r3
 80062bc:	4610      	mov	r0, r2
 80062be:	f000 fae8 	bl	8006892 <TIM_ITRx_SetConfig>
      break;
 80062c2:	e002      	b.n	80062ca <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80062c4:	bf00      	nop
 80062c6:	e000      	b.n	80062ca <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80062c8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2201      	movs	r2, #1
 80062ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3710      	adds	r7, #16
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062ec:	bf00      	nop
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006314:	bf00      	nop
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006320:	b480      	push	{r7}
 8006322:	b083      	sub	sp, #12
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006328:	bf00      	nop
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006334:	b480      	push	{r7}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	4a40      	ldr	r2, [pc, #256]	; (8006448 <TIM_Base_SetConfig+0x114>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d013      	beq.n	8006374 <TIM_Base_SetConfig+0x40>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006352:	d00f      	beq.n	8006374 <TIM_Base_SetConfig+0x40>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	4a3d      	ldr	r2, [pc, #244]	; (800644c <TIM_Base_SetConfig+0x118>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d00b      	beq.n	8006374 <TIM_Base_SetConfig+0x40>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	4a3c      	ldr	r2, [pc, #240]	; (8006450 <TIM_Base_SetConfig+0x11c>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d007      	beq.n	8006374 <TIM_Base_SetConfig+0x40>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	4a3b      	ldr	r2, [pc, #236]	; (8006454 <TIM_Base_SetConfig+0x120>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d003      	beq.n	8006374 <TIM_Base_SetConfig+0x40>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	4a3a      	ldr	r2, [pc, #232]	; (8006458 <TIM_Base_SetConfig+0x124>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d108      	bne.n	8006386 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800637a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	68fa      	ldr	r2, [r7, #12]
 8006382:	4313      	orrs	r3, r2
 8006384:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a2f      	ldr	r2, [pc, #188]	; (8006448 <TIM_Base_SetConfig+0x114>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d02b      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006394:	d027      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a2c      	ldr	r2, [pc, #176]	; (800644c <TIM_Base_SetConfig+0x118>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d023      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a2b      	ldr	r2, [pc, #172]	; (8006450 <TIM_Base_SetConfig+0x11c>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d01f      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a2a      	ldr	r2, [pc, #168]	; (8006454 <TIM_Base_SetConfig+0x120>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d01b      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	4a29      	ldr	r2, [pc, #164]	; (8006458 <TIM_Base_SetConfig+0x124>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d017      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a28      	ldr	r2, [pc, #160]	; (800645c <TIM_Base_SetConfig+0x128>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d013      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a27      	ldr	r2, [pc, #156]	; (8006460 <TIM_Base_SetConfig+0x12c>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d00f      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a26      	ldr	r2, [pc, #152]	; (8006464 <TIM_Base_SetConfig+0x130>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d00b      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4a25      	ldr	r2, [pc, #148]	; (8006468 <TIM_Base_SetConfig+0x134>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d007      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	4a24      	ldr	r2, [pc, #144]	; (800646c <TIM_Base_SetConfig+0x138>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d003      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a23      	ldr	r2, [pc, #140]	; (8006470 <TIM_Base_SetConfig+0x13c>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d108      	bne.n	80063f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	695b      	ldr	r3, [r3, #20]
 8006402:	4313      	orrs	r3, r2
 8006404:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	68fa      	ldr	r2, [r7, #12]
 800640a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	689a      	ldr	r2, [r3, #8]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a0a      	ldr	r2, [pc, #40]	; (8006448 <TIM_Base_SetConfig+0x114>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d003      	beq.n	800642c <TIM_Base_SetConfig+0xf8>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a0c      	ldr	r2, [pc, #48]	; (8006458 <TIM_Base_SetConfig+0x124>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d103      	bne.n	8006434 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	691a      	ldr	r2, [r3, #16]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	615a      	str	r2, [r3, #20]
}
 800643a:	bf00      	nop
 800643c:	3714      	adds	r7, #20
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr
 8006446:	bf00      	nop
 8006448:	40010000 	.word	0x40010000
 800644c:	40000400 	.word	0x40000400
 8006450:	40000800 	.word	0x40000800
 8006454:	40000c00 	.word	0x40000c00
 8006458:	40010400 	.word	0x40010400
 800645c:	40014000 	.word	0x40014000
 8006460:	40014400 	.word	0x40014400
 8006464:	40014800 	.word	0x40014800
 8006468:	40001800 	.word	0x40001800
 800646c:	40001c00 	.word	0x40001c00
 8006470:	40002000 	.word	0x40002000

08006474 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006474:	b480      	push	{r7}
 8006476:	b087      	sub	sp, #28
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
 800647c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a1b      	ldr	r3, [r3, #32]
 8006482:	f023 0201 	bic.w	r2, r3, #1
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6a1b      	ldr	r3, [r3, #32]
 800648e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	699b      	ldr	r3, [r3, #24]
 800649a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f023 0303 	bic.w	r3, r3, #3
 80064aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	68fa      	ldr	r2, [r7, #12]
 80064b2:	4313      	orrs	r3, r2
 80064b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	f023 0302 	bic.w	r3, r3, #2
 80064bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	697a      	ldr	r2, [r7, #20]
 80064c4:	4313      	orrs	r3, r2
 80064c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a20      	ldr	r2, [pc, #128]	; (800654c <TIM_OC1_SetConfig+0xd8>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d003      	beq.n	80064d8 <TIM_OC1_SetConfig+0x64>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a1f      	ldr	r2, [pc, #124]	; (8006550 <TIM_OC1_SetConfig+0xdc>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d10c      	bne.n	80064f2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	f023 0308 	bic.w	r3, r3, #8
 80064de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	697a      	ldr	r2, [r7, #20]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	f023 0304 	bic.w	r3, r3, #4
 80064f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a15      	ldr	r2, [pc, #84]	; (800654c <TIM_OC1_SetConfig+0xd8>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d003      	beq.n	8006502 <TIM_OC1_SetConfig+0x8e>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a14      	ldr	r2, [pc, #80]	; (8006550 <TIM_OC1_SetConfig+0xdc>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d111      	bne.n	8006526 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006508:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006510:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	695b      	ldr	r3, [r3, #20]
 8006516:	693a      	ldr	r2, [r7, #16]
 8006518:	4313      	orrs	r3, r2
 800651a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	699b      	ldr	r3, [r3, #24]
 8006520:	693a      	ldr	r2, [r7, #16]
 8006522:	4313      	orrs	r3, r2
 8006524:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	693a      	ldr	r2, [r7, #16]
 800652a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	685a      	ldr	r2, [r3, #4]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	697a      	ldr	r2, [r7, #20]
 800653e:	621a      	str	r2, [r3, #32]
}
 8006540:	bf00      	nop
 8006542:	371c      	adds	r7, #28
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr
 800654c:	40010000 	.word	0x40010000
 8006550:	40010400 	.word	0x40010400

08006554 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006554:	b480      	push	{r7}
 8006556:	b087      	sub	sp, #28
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a1b      	ldr	r3, [r3, #32]
 8006562:	f023 0210 	bic.w	r2, r3, #16
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a1b      	ldr	r3, [r3, #32]
 800656e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800658a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	021b      	lsls	r3, r3, #8
 8006592:	68fa      	ldr	r2, [r7, #12]
 8006594:	4313      	orrs	r3, r2
 8006596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	f023 0320 	bic.w	r3, r3, #32
 800659e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	011b      	lsls	r3, r3, #4
 80065a6:	697a      	ldr	r2, [r7, #20]
 80065a8:	4313      	orrs	r3, r2
 80065aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	4a22      	ldr	r2, [pc, #136]	; (8006638 <TIM_OC2_SetConfig+0xe4>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d003      	beq.n	80065bc <TIM_OC2_SetConfig+0x68>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	4a21      	ldr	r2, [pc, #132]	; (800663c <TIM_OC2_SetConfig+0xe8>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d10d      	bne.n	80065d8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	011b      	lsls	r3, r3, #4
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	4313      	orrs	r3, r2
 80065ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	4a17      	ldr	r2, [pc, #92]	; (8006638 <TIM_OC2_SetConfig+0xe4>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d003      	beq.n	80065e8 <TIM_OC2_SetConfig+0x94>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	4a16      	ldr	r2, [pc, #88]	; (800663c <TIM_OC2_SetConfig+0xe8>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d113      	bne.n	8006610 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80065f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	695b      	ldr	r3, [r3, #20]
 80065fc:	009b      	lsls	r3, r3, #2
 80065fe:	693a      	ldr	r2, [r7, #16]
 8006600:	4313      	orrs	r3, r2
 8006602:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	699b      	ldr	r3, [r3, #24]
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	693a      	ldr	r2, [r7, #16]
 800660c:	4313      	orrs	r3, r2
 800660e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	693a      	ldr	r2, [r7, #16]
 8006614:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	68fa      	ldr	r2, [r7, #12]
 800661a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	685a      	ldr	r2, [r3, #4]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	697a      	ldr	r2, [r7, #20]
 8006628:	621a      	str	r2, [r3, #32]
}
 800662a:	bf00      	nop
 800662c:	371c      	adds	r7, #28
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop
 8006638:	40010000 	.word	0x40010000
 800663c:	40010400 	.word	0x40010400

08006640 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006640:	b480      	push	{r7}
 8006642:	b087      	sub	sp, #28
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a1b      	ldr	r3, [r3, #32]
 800664e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a1b      	ldr	r3, [r3, #32]
 800665a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	69db      	ldr	r3, [r3, #28]
 8006666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800666e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f023 0303 	bic.w	r3, r3, #3
 8006676:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68fa      	ldr	r2, [r7, #12]
 800667e:	4313      	orrs	r3, r2
 8006680:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006688:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	021b      	lsls	r3, r3, #8
 8006690:	697a      	ldr	r2, [r7, #20]
 8006692:	4313      	orrs	r3, r2
 8006694:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a21      	ldr	r2, [pc, #132]	; (8006720 <TIM_OC3_SetConfig+0xe0>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d003      	beq.n	80066a6 <TIM_OC3_SetConfig+0x66>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	4a20      	ldr	r2, [pc, #128]	; (8006724 <TIM_OC3_SetConfig+0xe4>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d10d      	bne.n	80066c2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	021b      	lsls	r3, r3, #8
 80066b4:	697a      	ldr	r2, [r7, #20]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a16      	ldr	r2, [pc, #88]	; (8006720 <TIM_OC3_SetConfig+0xe0>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d003      	beq.n	80066d2 <TIM_OC3_SetConfig+0x92>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a15      	ldr	r2, [pc, #84]	; (8006724 <TIM_OC3_SetConfig+0xe4>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d113      	bne.n	80066fa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80066e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	695b      	ldr	r3, [r3, #20]
 80066e6:	011b      	lsls	r3, r3, #4
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	699b      	ldr	r3, [r3, #24]
 80066f2:	011b      	lsls	r3, r3, #4
 80066f4:	693a      	ldr	r2, [r7, #16]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	693a      	ldr	r2, [r7, #16]
 80066fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	68fa      	ldr	r2, [r7, #12]
 8006704:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	685a      	ldr	r2, [r3, #4]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	697a      	ldr	r2, [r7, #20]
 8006712:	621a      	str	r2, [r3, #32]
}
 8006714:	bf00      	nop
 8006716:	371c      	adds	r7, #28
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr
 8006720:	40010000 	.word	0x40010000
 8006724:	40010400 	.word	0x40010400

08006728 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006728:	b480      	push	{r7}
 800672a:	b087      	sub	sp, #28
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a1b      	ldr	r3, [r3, #32]
 8006736:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a1b      	ldr	r3, [r3, #32]
 8006742:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	69db      	ldr	r3, [r3, #28]
 800674e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006756:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800675e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	021b      	lsls	r3, r3, #8
 8006766:	68fa      	ldr	r2, [r7, #12]
 8006768:	4313      	orrs	r3, r2
 800676a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006772:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	031b      	lsls	r3, r3, #12
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	4313      	orrs	r3, r2
 800677e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a12      	ldr	r2, [pc, #72]	; (80067cc <TIM_OC4_SetConfig+0xa4>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d003      	beq.n	8006790 <TIM_OC4_SetConfig+0x68>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a11      	ldr	r2, [pc, #68]	; (80067d0 <TIM_OC4_SetConfig+0xa8>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d109      	bne.n	80067a4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006796:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	695b      	ldr	r3, [r3, #20]
 800679c:	019b      	lsls	r3, r3, #6
 800679e:	697a      	ldr	r2, [r7, #20]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	697a      	ldr	r2, [r7, #20]
 80067a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	685a      	ldr	r2, [r3, #4]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	693a      	ldr	r2, [r7, #16]
 80067bc:	621a      	str	r2, [r3, #32]
}
 80067be:	bf00      	nop
 80067c0:	371c      	adds	r7, #28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	40010000 	.word	0x40010000
 80067d0:	40010400 	.word	0x40010400

080067d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b087      	sub	sp, #28
 80067d8:	af00      	add	r7, sp, #0
 80067da:	60f8      	str	r0, [r7, #12]
 80067dc:	60b9      	str	r1, [r7, #8]
 80067de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6a1b      	ldr	r3, [r3, #32]
 80067e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6a1b      	ldr	r3, [r3, #32]
 80067ea:	f023 0201 	bic.w	r2, r3, #1
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	699b      	ldr	r3, [r3, #24]
 80067f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80067fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	011b      	lsls	r3, r3, #4
 8006804:	693a      	ldr	r2, [r7, #16]
 8006806:	4313      	orrs	r3, r2
 8006808:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	f023 030a 	bic.w	r3, r3, #10
 8006810:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006812:	697a      	ldr	r2, [r7, #20]
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	4313      	orrs	r3, r2
 8006818:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	693a      	ldr	r2, [r7, #16]
 800681e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	697a      	ldr	r2, [r7, #20]
 8006824:	621a      	str	r2, [r3, #32]
}
 8006826:	bf00      	nop
 8006828:	371c      	adds	r7, #28
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr

08006832 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006832:	b480      	push	{r7}
 8006834:	b087      	sub	sp, #28
 8006836:	af00      	add	r7, sp, #0
 8006838:	60f8      	str	r0, [r7, #12]
 800683a:	60b9      	str	r1, [r7, #8]
 800683c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6a1b      	ldr	r3, [r3, #32]
 8006842:	f023 0210 	bic.w	r2, r3, #16
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6a1b      	ldr	r3, [r3, #32]
 8006854:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800685c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	031b      	lsls	r3, r3, #12
 8006862:	697a      	ldr	r2, [r7, #20]
 8006864:	4313      	orrs	r3, r2
 8006866:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800686e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	011b      	lsls	r3, r3, #4
 8006874:	693a      	ldr	r2, [r7, #16]
 8006876:	4313      	orrs	r3, r2
 8006878:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	697a      	ldr	r2, [r7, #20]
 800687e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	693a      	ldr	r2, [r7, #16]
 8006884:	621a      	str	r2, [r3, #32]
}
 8006886:	bf00      	nop
 8006888:	371c      	adds	r7, #28
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr

08006892 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006892:	b480      	push	{r7}
 8006894:	b085      	sub	sp, #20
 8006896:	af00      	add	r7, sp, #0
 8006898:	6078      	str	r0, [r7, #4]
 800689a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80068aa:	683a      	ldr	r2, [r7, #0]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	4313      	orrs	r3, r2
 80068b0:	f043 0307 	orr.w	r3, r3, #7
 80068b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	68fa      	ldr	r2, [r7, #12]
 80068ba:	609a      	str	r2, [r3, #8]
}
 80068bc:	bf00      	nop
 80068be:	3714      	adds	r7, #20
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr

080068c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b087      	sub	sp, #28
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]
 80068d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80068e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	021a      	lsls	r2, r3, #8
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	431a      	orrs	r2, r3
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	697a      	ldr	r2, [r7, #20]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	697a      	ldr	r2, [r7, #20]
 80068fa:	609a      	str	r2, [r3, #8]
}
 80068fc:	bf00      	nop
 80068fe:	371c      	adds	r7, #28
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr

08006908 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006908:	b480      	push	{r7}
 800690a:	b087      	sub	sp, #28
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	f003 031f 	and.w	r3, r3, #31
 800691a:	2201      	movs	r2, #1
 800691c:	fa02 f303 	lsl.w	r3, r2, r3
 8006920:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6a1a      	ldr	r2, [r3, #32]
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	43db      	mvns	r3, r3
 800692a:	401a      	ands	r2, r3
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6a1a      	ldr	r2, [r3, #32]
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	f003 031f 	and.w	r3, r3, #31
 800693a:	6879      	ldr	r1, [r7, #4]
 800693c:	fa01 f303 	lsl.w	r3, r1, r3
 8006940:	431a      	orrs	r2, r3
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	621a      	str	r2, [r3, #32]
}
 8006946:	bf00      	nop
 8006948:	371c      	adds	r7, #28
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr
	...

08006954 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006954:	b480      	push	{r7}
 8006956:	b085      	sub	sp, #20
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006964:	2b01      	cmp	r3, #1
 8006966:	d101      	bne.n	800696c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006968:	2302      	movs	r3, #2
 800696a:	e05a      	b.n	8006a22 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2202      	movs	r2, #2
 8006978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006992:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68fa      	ldr	r2, [r7, #12]
 800699a:	4313      	orrs	r3, r2
 800699c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	68fa      	ldr	r2, [r7, #12]
 80069a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a21      	ldr	r2, [pc, #132]	; (8006a30 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d022      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069b8:	d01d      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a1d      	ldr	r2, [pc, #116]	; (8006a34 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d018      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a1b      	ldr	r2, [pc, #108]	; (8006a38 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d013      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a1a      	ldr	r2, [pc, #104]	; (8006a3c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d00e      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a18      	ldr	r2, [pc, #96]	; (8006a40 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d009      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a17      	ldr	r2, [pc, #92]	; (8006a44 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d004      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a15      	ldr	r2, [pc, #84]	; (8006a48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d10c      	bne.n	8006a10 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	68ba      	ldr	r2, [r7, #8]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	68ba      	ldr	r2, [r7, #8]
 8006a0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a20:	2300      	movs	r3, #0
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3714      	adds	r7, #20
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	40010000 	.word	0x40010000
 8006a34:	40000400 	.word	0x40000400
 8006a38:	40000800 	.word	0x40000800
 8006a3c:	40000c00 	.word	0x40000c00
 8006a40:	40010400 	.word	0x40010400
 8006a44:	40014000 	.word	0x40014000
 8006a48:	40001800 	.word	0x40001800

08006a4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a54:	bf00      	nop
 8006a56:	370c      	adds	r7, #12
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a68:	bf00      	nop
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b082      	sub	sp, #8
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d101      	bne.n	8006a86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e03f      	b.n	8006b06 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d106      	bne.n	8006aa0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	f7fb fad0 	bl	8002040 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2224      	movs	r2, #36	; 0x24
 8006aa4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68da      	ldr	r2, [r3, #12]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ab6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f000 fb8b 	bl	80071d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	691a      	ldr	r2, [r3, #16]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006acc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	695a      	ldr	r2, [r3, #20]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006adc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68da      	ldr	r2, [r3, #12]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006aec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2220      	movs	r2, #32
 8006af8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2220      	movs	r2, #32
 8006b00:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006b04:	2300      	movs	r3, #0
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3708      	adds	r7, #8
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
	...

08006b10 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b086      	sub	sp, #24
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	4613      	mov	r3, r2
 8006b1c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	2b20      	cmp	r3, #32
 8006b28:	d166      	bne.n	8006bf8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d002      	beq.n	8006b36 <HAL_UART_Receive_DMA+0x26>
 8006b30:	88fb      	ldrh	r3, [r7, #6]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d101      	bne.n	8006b3a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	e05f      	b.n	8006bfa <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d101      	bne.n	8006b48 <HAL_UART_Receive_DMA+0x38>
 8006b44:	2302      	movs	r3, #2
 8006b46:	e058      	b.n	8006bfa <HAL_UART_Receive_DMA+0xea>
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006b50:	68ba      	ldr	r2, [r7, #8]
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	88fa      	ldrh	r2, [r7, #6]
 8006b5a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2222      	movs	r2, #34	; 0x22
 8006b66:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b6e:	4a25      	ldr	r2, [pc, #148]	; (8006c04 <HAL_UART_Receive_DMA+0xf4>)
 8006b70:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b76:	4a24      	ldr	r2, [pc, #144]	; (8006c08 <HAL_UART_Receive_DMA+0xf8>)
 8006b78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b7e:	4a23      	ldr	r2, [pc, #140]	; (8006c0c <HAL_UART_Receive_DMA+0xfc>)
 8006b80:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b86:	2200      	movs	r2, #0
 8006b88:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8006b8a:	f107 0308 	add.w	r3, r7, #8
 8006b8e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	3304      	adds	r3, #4
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	88fb      	ldrh	r3, [r7, #6]
 8006ba2:	f7fd feb1 	bl	8004908 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	613b      	str	r3, [r7, #16]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	613b      	str	r3, [r7, #16]
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	613b      	str	r3, [r7, #16]
 8006bba:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	68da      	ldr	r2, [r3, #12]
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006bd2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	695a      	ldr	r2, [r3, #20]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f042 0201 	orr.w	r2, r2, #1
 8006be2:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	695a      	ldr	r2, [r3, #20]
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bf2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	e000      	b.n	8006bfa <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006bf8:	2302      	movs	r3, #2
  }
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3718      	adds	r7, #24
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	08006e4d 	.word	0x08006e4d
 8006c08:	08006eb5 	.word	0x08006eb5
 8006c0c:	08006ed1 	.word	0x08006ed1

08006c10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b088      	sub	sp, #32
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	695b      	ldr	r3, [r3, #20]
 8006c2e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006c30:	2300      	movs	r3, #0
 8006c32:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006c34:	2300      	movs	r3, #0
 8006c36:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006c38:	69fb      	ldr	r3, [r7, #28]
 8006c3a:	f003 030f 	and.w	r3, r3, #15
 8006c3e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10d      	bne.n	8006c62 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006c46:	69fb      	ldr	r3, [r7, #28]
 8006c48:	f003 0320 	and.w	r3, r3, #32
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d008      	beq.n	8006c62 <HAL_UART_IRQHandler+0x52>
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	f003 0320 	and.w	r3, r3, #32
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d003      	beq.n	8006c62 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 fa38 	bl	80070d0 <UART_Receive_IT>
      return;
 8006c60:	e0d0      	b.n	8006e04 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f000 80b0 	beq.w	8006dca <HAL_UART_IRQHandler+0x1ba>
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d105      	bne.n	8006c80 <HAL_UART_IRQHandler+0x70>
 8006c74:	69bb      	ldr	r3, [r7, #24]
 8006c76:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	f000 80a5 	beq.w	8006dca <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006c80:	69fb      	ldr	r3, [r7, #28]
 8006c82:	f003 0301 	and.w	r3, r3, #1
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d00a      	beq.n	8006ca0 <HAL_UART_IRQHandler+0x90>
 8006c8a:	69bb      	ldr	r3, [r7, #24]
 8006c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d005      	beq.n	8006ca0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c98:	f043 0201 	orr.w	r2, r3, #1
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	f003 0304 	and.w	r3, r3, #4
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d00a      	beq.n	8006cc0 <HAL_UART_IRQHandler+0xb0>
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	f003 0301 	and.w	r3, r3, #1
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d005      	beq.n	8006cc0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cb8:	f043 0202 	orr.w	r2, r3, #2
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	f003 0302 	and.w	r3, r3, #2
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d00a      	beq.n	8006ce0 <HAL_UART_IRQHandler+0xd0>
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	f003 0301 	and.w	r3, r3, #1
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d005      	beq.n	8006ce0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cd8:	f043 0204 	orr.w	r2, r3, #4
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	f003 0308 	and.w	r3, r3, #8
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00f      	beq.n	8006d0a <HAL_UART_IRQHandler+0xfa>
 8006cea:	69bb      	ldr	r3, [r7, #24]
 8006cec:	f003 0320 	and.w	r3, r3, #32
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d104      	bne.n	8006cfe <HAL_UART_IRQHandler+0xee>
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	f003 0301 	and.w	r3, r3, #1
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d005      	beq.n	8006d0a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d02:	f043 0208 	orr.w	r2, r3, #8
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d077      	beq.n	8006e02 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	f003 0320 	and.w	r3, r3, #32
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d007      	beq.n	8006d2c <HAL_UART_IRQHandler+0x11c>
 8006d1c:	69bb      	ldr	r3, [r7, #24]
 8006d1e:	f003 0320 	and.w	r3, r3, #32
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d002      	beq.n	8006d2c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f000 f9d2 	bl	80070d0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	695b      	ldr	r3, [r3, #20]
 8006d32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d36:	2b40      	cmp	r3, #64	; 0x40
 8006d38:	bf0c      	ite	eq
 8006d3a:	2301      	moveq	r3, #1
 8006d3c:	2300      	movne	r3, #0
 8006d3e:	b2db      	uxtb	r3, r3
 8006d40:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d46:	f003 0308 	and.w	r3, r3, #8
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d102      	bne.n	8006d54 <HAL_UART_IRQHandler+0x144>
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d031      	beq.n	8006db8 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 f91b 	bl	8006f90 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	695b      	ldr	r3, [r3, #20]
 8006d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d64:	2b40      	cmp	r3, #64	; 0x40
 8006d66:	d123      	bne.n	8006db0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	695a      	ldr	r2, [r3, #20]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d76:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d013      	beq.n	8006da8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d84:	4a21      	ldr	r2, [pc, #132]	; (8006e0c <HAL_UART_IRQHandler+0x1fc>)
 8006d86:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f7fd fe13 	bl	80049b8 <HAL_DMA_Abort_IT>
 8006d92:	4603      	mov	r3, r0
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d016      	beq.n	8006dc6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006da2:	4610      	mov	r0, r2
 8006da4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006da6:	e00e      	b.n	8006dc6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f000 f845 	bl	8006e38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dae:	e00a      	b.n	8006dc6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f000 f841 	bl	8006e38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006db6:	e006      	b.n	8006dc6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f000 f83d 	bl	8006e38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006dc4:	e01d      	b.n	8006e02 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dc6:	bf00      	nop
    return;
 8006dc8:	e01b      	b.n	8006e02 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d008      	beq.n	8006de6 <HAL_UART_IRQHandler+0x1d6>
 8006dd4:	69bb      	ldr	r3, [r7, #24]
 8006dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d003      	beq.n	8006de6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 f908 	bl	8006ff4 <UART_Transmit_IT>
    return;
 8006de4:	e00e      	b.n	8006e04 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006de6:	69fb      	ldr	r3, [r7, #28]
 8006de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d009      	beq.n	8006e04 <HAL_UART_IRQHandler+0x1f4>
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d004      	beq.n	8006e04 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 f950 	bl	80070a0 <UART_EndTransmit_IT>
    return;
 8006e00:	e000      	b.n	8006e04 <HAL_UART_IRQHandler+0x1f4>
    return;
 8006e02:	bf00      	nop
  }
}
 8006e04:	3720      	adds	r7, #32
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	08006fcd 	.word	0x08006fcd

08006e10 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006e18:	bf00      	nop
 8006e1a:	370c      	adds	r7, #12
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr

08006e24 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b083      	sub	sp, #12
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006e2c:	bf00      	nop
 8006e2e:	370c      	adds	r7, #12
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006e40:	bf00      	nop
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e58:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d11e      	bne.n	8006ea6 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	68da      	ldr	r2, [r3, #12]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006e7c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	695a      	ldr	r2, [r3, #20]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f022 0201 	bic.w	r2, r2, #1
 8006e8c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	695a      	ldr	r2, [r3, #20]
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e9c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2220      	movs	r2, #32
 8006ea2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8006ea6:	68f8      	ldr	r0, [r7, #12]
 8006ea8:	f7fa f92e 	bl	8001108 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006eac:	bf00      	nop
 8006eae:	3710      	adds	r7, #16
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ec0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8006ec2:	68f8      	ldr	r0, [r7, #12]
 8006ec4:	f7ff ffae 	bl	8006e24 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ec8:	bf00      	nop
 8006eca:	3710      	adds	r7, #16
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}

08006ed0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ee0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	695b      	ldr	r3, [r3, #20]
 8006ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eec:	2b80      	cmp	r3, #128	; 0x80
 8006eee:	bf0c      	ite	eq
 8006ef0:	2301      	moveq	r3, #1
 8006ef2:	2300      	movne	r3, #0
 8006ef4:	b2db      	uxtb	r3, r3
 8006ef6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006efe:	b2db      	uxtb	r3, r3
 8006f00:	2b21      	cmp	r3, #33	; 0x21
 8006f02:	d108      	bne.n	8006f16 <UART_DMAError+0x46>
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d005      	beq.n	8006f16 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006f10:	68b8      	ldr	r0, [r7, #8]
 8006f12:	f000 f827 	bl	8006f64 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	695b      	ldr	r3, [r3, #20]
 8006f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f20:	2b40      	cmp	r3, #64	; 0x40
 8006f22:	bf0c      	ite	eq
 8006f24:	2301      	moveq	r3, #1
 8006f26:	2300      	movne	r3, #0
 8006f28:	b2db      	uxtb	r3, r3
 8006f2a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	2b22      	cmp	r3, #34	; 0x22
 8006f36:	d108      	bne.n	8006f4a <UART_DMAError+0x7a>
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d005      	beq.n	8006f4a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	2200      	movs	r2, #0
 8006f42:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006f44:	68b8      	ldr	r0, [r7, #8]
 8006f46:	f000 f823 	bl	8006f90 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f4e:	f043 0210 	orr.w	r2, r3, #16
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f56:	68b8      	ldr	r0, [r7, #8]
 8006f58:	f7ff ff6e 	bl	8006e38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f5c:	bf00      	nop
 8006f5e:	3710      	adds	r7, #16
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006f64:	b480      	push	{r7}
 8006f66:	b083      	sub	sp, #12
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	68da      	ldr	r2, [r3, #12]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006f7a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2220      	movs	r2, #32
 8006f80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006f84:	bf00      	nop
 8006f86:	370c      	adds	r7, #12
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b083      	sub	sp, #12
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	68da      	ldr	r2, [r3, #12]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006fa6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	695a      	ldr	r2, [r3, #20]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f022 0201 	bic.w	r2, r2, #1
 8006fb6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2220      	movs	r2, #32
 8006fbc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fd8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006fe6:	68f8      	ldr	r0, [r7, #12]
 8006fe8:	f7ff ff26 	bl	8006e38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006fec:	bf00      	nop
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b085      	sub	sp, #20
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007002:	b2db      	uxtb	r3, r3
 8007004:	2b21      	cmp	r3, #33	; 0x21
 8007006:	d144      	bne.n	8007092 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007010:	d11a      	bne.n	8007048 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6a1b      	ldr	r3, [r3, #32]
 8007016:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	881b      	ldrh	r3, [r3, #0]
 800701c:	461a      	mov	r2, r3
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007026:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d105      	bne.n	800703c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6a1b      	ldr	r3, [r3, #32]
 8007034:	1c9a      	adds	r2, r3, #2
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	621a      	str	r2, [r3, #32]
 800703a:	e00e      	b.n	800705a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6a1b      	ldr	r3, [r3, #32]
 8007040:	1c5a      	adds	r2, r3, #1
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	621a      	str	r2, [r3, #32]
 8007046:	e008      	b.n	800705a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6a1b      	ldr	r3, [r3, #32]
 800704c:	1c59      	adds	r1, r3, #1
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	6211      	str	r1, [r2, #32]
 8007052:	781a      	ldrb	r2, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800705e:	b29b      	uxth	r3, r3
 8007060:	3b01      	subs	r3, #1
 8007062:	b29b      	uxth	r3, r3
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	4619      	mov	r1, r3
 8007068:	84d1      	strh	r1, [r2, #38]	; 0x26
 800706a:	2b00      	cmp	r3, #0
 800706c:	d10f      	bne.n	800708e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	68da      	ldr	r2, [r3, #12]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800707c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	68da      	ldr	r2, [r3, #12]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800708c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800708e:	2300      	movs	r3, #0
 8007090:	e000      	b.n	8007094 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007092:	2302      	movs	r3, #2
  }
}
 8007094:	4618      	mov	r0, r3
 8007096:	3714      	adds	r7, #20
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr

080070a0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b082      	sub	sp, #8
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	68da      	ldr	r2, [r3, #12]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070b6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2220      	movs	r2, #32
 80070bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f7ff fea5 	bl	8006e10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80070c6:	2300      	movs	r3, #0
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3708      	adds	r7, #8
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}

080070d0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b084      	sub	sp, #16
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	2b22      	cmp	r3, #34	; 0x22
 80070e2:	d171      	bne.n	80071c8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070ec:	d123      	bne.n	8007136 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070f2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	691b      	ldr	r3, [r3, #16]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d10e      	bne.n	800711a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	b29b      	uxth	r3, r3
 8007104:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007108:	b29a      	uxth	r2, r3
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007112:	1c9a      	adds	r2, r3, #2
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	629a      	str	r2, [r3, #40]	; 0x28
 8007118:	e029      	b.n	800716e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	b29b      	uxth	r3, r3
 8007122:	b2db      	uxtb	r3, r3
 8007124:	b29a      	uxth	r2, r3
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800712e:	1c5a      	adds	r2, r3, #1
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	629a      	str	r2, [r3, #40]	; 0x28
 8007134:	e01b      	b.n	800716e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	691b      	ldr	r3, [r3, #16]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d10a      	bne.n	8007154 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	6858      	ldr	r0, [r3, #4]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007148:	1c59      	adds	r1, r3, #1
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	6291      	str	r1, [r2, #40]	; 0x28
 800714e:	b2c2      	uxtb	r2, r0
 8007150:	701a      	strb	r2, [r3, #0]
 8007152:	e00c      	b.n	800716e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	b2da      	uxtb	r2, r3
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007160:	1c58      	adds	r0, r3, #1
 8007162:	6879      	ldr	r1, [r7, #4]
 8007164:	6288      	str	r0, [r1, #40]	; 0x28
 8007166:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800716a:	b2d2      	uxtb	r2, r2
 800716c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007172:	b29b      	uxth	r3, r3
 8007174:	3b01      	subs	r3, #1
 8007176:	b29b      	uxth	r3, r3
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	4619      	mov	r1, r3
 800717c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800717e:	2b00      	cmp	r3, #0
 8007180:	d120      	bne.n	80071c4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	68da      	ldr	r2, [r3, #12]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f022 0220 	bic.w	r2, r2, #32
 8007190:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	68da      	ldr	r2, [r3, #12]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80071a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	695a      	ldr	r2, [r3, #20]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f022 0201 	bic.w	r2, r2, #1
 80071b0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2220      	movs	r2, #32
 80071b6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	f7f9 ffa4 	bl	8001108 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80071c0:	2300      	movs	r3, #0
 80071c2:	e002      	b.n	80071ca <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80071c4:	2300      	movs	r3, #0
 80071c6:	e000      	b.n	80071ca <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80071c8:	2302      	movs	r3, #2
  }
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3710      	adds	r7, #16
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
	...

080071d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071d8:	b0bd      	sub	sp, #244	; 0xf4
 80071da:	af00      	add	r7, sp, #0
 80071dc:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	691b      	ldr	r3, [r3, #16]
 80071e8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80071ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071f0:	68d9      	ldr	r1, [r3, #12]
 80071f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	ea40 0301 	orr.w	r3, r0, r1
 80071fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80071fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007202:	689a      	ldr	r2, [r3, #8]
 8007204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	431a      	orrs	r2, r3
 800720c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007210:	695b      	ldr	r3, [r3, #20]
 8007212:	431a      	orrs	r2, r3
 8007214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007218:	69db      	ldr	r3, [r3, #28]
 800721a:	4313      	orrs	r3, r2
 800721c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 8007220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800722c:	f021 010c 	bic.w	r1, r1, #12
 8007230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800723a:	430b      	orrs	r3, r1
 800723c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800723e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	695b      	ldr	r3, [r3, #20]
 8007246:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800724a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800724e:	6999      	ldr	r1, [r3, #24]
 8007250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	ea40 0301 	orr.w	r3, r0, r1
 800725a:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800725c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007260:	69db      	ldr	r3, [r3, #28]
 8007262:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007266:	f040 81a5 	bne.w	80075b4 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800726a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	4bcd      	ldr	r3, [pc, #820]	; (80075a8 <UART_SetConfig+0x3d4>)
 8007272:	429a      	cmp	r2, r3
 8007274:	d006      	beq.n	8007284 <UART_SetConfig+0xb0>
 8007276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800727a:	681a      	ldr	r2, [r3, #0]
 800727c:	4bcb      	ldr	r3, [pc, #812]	; (80075ac <UART_SetConfig+0x3d8>)
 800727e:	429a      	cmp	r2, r3
 8007280:	f040 80cb 	bne.w	800741a <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007284:	f7fe fc3a 	bl	8005afc <HAL_RCC_GetPCLK2Freq>
 8007288:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800728c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007290:	461c      	mov	r4, r3
 8007292:	f04f 0500 	mov.w	r5, #0
 8007296:	4622      	mov	r2, r4
 8007298:	462b      	mov	r3, r5
 800729a:	1891      	adds	r1, r2, r2
 800729c:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80072a0:	415b      	adcs	r3, r3
 80072a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80072a6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80072aa:	1912      	adds	r2, r2, r4
 80072ac:	eb45 0303 	adc.w	r3, r5, r3
 80072b0:	f04f 0000 	mov.w	r0, #0
 80072b4:	f04f 0100 	mov.w	r1, #0
 80072b8:	00d9      	lsls	r1, r3, #3
 80072ba:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80072be:	00d0      	lsls	r0, r2, #3
 80072c0:	4602      	mov	r2, r0
 80072c2:	460b      	mov	r3, r1
 80072c4:	1911      	adds	r1, r2, r4
 80072c6:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 80072ca:	416b      	adcs	r3, r5
 80072cc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80072d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	461a      	mov	r2, r3
 80072d8:	f04f 0300 	mov.w	r3, #0
 80072dc:	1891      	adds	r1, r2, r2
 80072de:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 80072e2:	415b      	adcs	r3, r3
 80072e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80072e8:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80072ec:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80072f0:	f7f9 fc4c 	bl	8000b8c <__aeabi_uldivmod>
 80072f4:	4602      	mov	r2, r0
 80072f6:	460b      	mov	r3, r1
 80072f8:	4bad      	ldr	r3, [pc, #692]	; (80075b0 <UART_SetConfig+0x3dc>)
 80072fa:	fba3 2302 	umull	r2, r3, r3, r2
 80072fe:	095b      	lsrs	r3, r3, #5
 8007300:	011e      	lsls	r6, r3, #4
 8007302:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007306:	461c      	mov	r4, r3
 8007308:	f04f 0500 	mov.w	r5, #0
 800730c:	4622      	mov	r2, r4
 800730e:	462b      	mov	r3, r5
 8007310:	1891      	adds	r1, r2, r2
 8007312:	67b9      	str	r1, [r7, #120]	; 0x78
 8007314:	415b      	adcs	r3, r3
 8007316:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007318:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800731c:	1912      	adds	r2, r2, r4
 800731e:	eb45 0303 	adc.w	r3, r5, r3
 8007322:	f04f 0000 	mov.w	r0, #0
 8007326:	f04f 0100 	mov.w	r1, #0
 800732a:	00d9      	lsls	r1, r3, #3
 800732c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007330:	00d0      	lsls	r0, r2, #3
 8007332:	4602      	mov	r2, r0
 8007334:	460b      	mov	r3, r1
 8007336:	1911      	adds	r1, r2, r4
 8007338:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800733c:	416b      	adcs	r3, r5
 800733e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	461a      	mov	r2, r3
 800734a:	f04f 0300 	mov.w	r3, #0
 800734e:	1891      	adds	r1, r2, r2
 8007350:	6739      	str	r1, [r7, #112]	; 0x70
 8007352:	415b      	adcs	r3, r3
 8007354:	677b      	str	r3, [r7, #116]	; 0x74
 8007356:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800735a:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800735e:	f7f9 fc15 	bl	8000b8c <__aeabi_uldivmod>
 8007362:	4602      	mov	r2, r0
 8007364:	460b      	mov	r3, r1
 8007366:	4b92      	ldr	r3, [pc, #584]	; (80075b0 <UART_SetConfig+0x3dc>)
 8007368:	fba3 1302 	umull	r1, r3, r3, r2
 800736c:	095b      	lsrs	r3, r3, #5
 800736e:	2164      	movs	r1, #100	; 0x64
 8007370:	fb01 f303 	mul.w	r3, r1, r3
 8007374:	1ad3      	subs	r3, r2, r3
 8007376:	00db      	lsls	r3, r3, #3
 8007378:	3332      	adds	r3, #50	; 0x32
 800737a:	4a8d      	ldr	r2, [pc, #564]	; (80075b0 <UART_SetConfig+0x3dc>)
 800737c:	fba2 2303 	umull	r2, r3, r2, r3
 8007380:	095b      	lsrs	r3, r3, #5
 8007382:	005b      	lsls	r3, r3, #1
 8007384:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007388:	441e      	add	r6, r3
 800738a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800738e:	4618      	mov	r0, r3
 8007390:	f04f 0100 	mov.w	r1, #0
 8007394:	4602      	mov	r2, r0
 8007396:	460b      	mov	r3, r1
 8007398:	1894      	adds	r4, r2, r2
 800739a:	66bc      	str	r4, [r7, #104]	; 0x68
 800739c:	415b      	adcs	r3, r3
 800739e:	66fb      	str	r3, [r7, #108]	; 0x6c
 80073a0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80073a4:	1812      	adds	r2, r2, r0
 80073a6:	eb41 0303 	adc.w	r3, r1, r3
 80073aa:	f04f 0400 	mov.w	r4, #0
 80073ae:	f04f 0500 	mov.w	r5, #0
 80073b2:	00dd      	lsls	r5, r3, #3
 80073b4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80073b8:	00d4      	lsls	r4, r2, #3
 80073ba:	4622      	mov	r2, r4
 80073bc:	462b      	mov	r3, r5
 80073be:	1814      	adds	r4, r2, r0
 80073c0:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 80073c4:	414b      	adcs	r3, r1
 80073c6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80073ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073ce:	685b      	ldr	r3, [r3, #4]
 80073d0:	461a      	mov	r2, r3
 80073d2:	f04f 0300 	mov.w	r3, #0
 80073d6:	1891      	adds	r1, r2, r2
 80073d8:	6639      	str	r1, [r7, #96]	; 0x60
 80073da:	415b      	adcs	r3, r3
 80073dc:	667b      	str	r3, [r7, #100]	; 0x64
 80073de:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80073e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80073e6:	f7f9 fbd1 	bl	8000b8c <__aeabi_uldivmod>
 80073ea:	4602      	mov	r2, r0
 80073ec:	460b      	mov	r3, r1
 80073ee:	4b70      	ldr	r3, [pc, #448]	; (80075b0 <UART_SetConfig+0x3dc>)
 80073f0:	fba3 1302 	umull	r1, r3, r3, r2
 80073f4:	095b      	lsrs	r3, r3, #5
 80073f6:	2164      	movs	r1, #100	; 0x64
 80073f8:	fb01 f303 	mul.w	r3, r1, r3
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	00db      	lsls	r3, r3, #3
 8007400:	3332      	adds	r3, #50	; 0x32
 8007402:	4a6b      	ldr	r2, [pc, #428]	; (80075b0 <UART_SetConfig+0x3dc>)
 8007404:	fba2 2303 	umull	r2, r3, r2, r3
 8007408:	095b      	lsrs	r3, r3, #5
 800740a:	f003 0207 	and.w	r2, r3, #7
 800740e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4432      	add	r2, r6
 8007416:	609a      	str	r2, [r3, #8]
 8007418:	e26d      	b.n	80078f6 <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800741a:	f7fe fb5b 	bl	8005ad4 <HAL_RCC_GetPCLK1Freq>
 800741e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007422:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007426:	461c      	mov	r4, r3
 8007428:	f04f 0500 	mov.w	r5, #0
 800742c:	4622      	mov	r2, r4
 800742e:	462b      	mov	r3, r5
 8007430:	1891      	adds	r1, r2, r2
 8007432:	65b9      	str	r1, [r7, #88]	; 0x58
 8007434:	415b      	adcs	r3, r3
 8007436:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007438:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800743c:	1912      	adds	r2, r2, r4
 800743e:	eb45 0303 	adc.w	r3, r5, r3
 8007442:	f04f 0000 	mov.w	r0, #0
 8007446:	f04f 0100 	mov.w	r1, #0
 800744a:	00d9      	lsls	r1, r3, #3
 800744c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007450:	00d0      	lsls	r0, r2, #3
 8007452:	4602      	mov	r2, r0
 8007454:	460b      	mov	r3, r1
 8007456:	1911      	adds	r1, r2, r4
 8007458:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800745c:	416b      	adcs	r3, r5
 800745e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	461a      	mov	r2, r3
 800746a:	f04f 0300 	mov.w	r3, #0
 800746e:	1891      	adds	r1, r2, r2
 8007470:	6539      	str	r1, [r7, #80]	; 0x50
 8007472:	415b      	adcs	r3, r3
 8007474:	657b      	str	r3, [r7, #84]	; 0x54
 8007476:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800747a:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800747e:	f7f9 fb85 	bl	8000b8c <__aeabi_uldivmod>
 8007482:	4602      	mov	r2, r0
 8007484:	460b      	mov	r3, r1
 8007486:	4b4a      	ldr	r3, [pc, #296]	; (80075b0 <UART_SetConfig+0x3dc>)
 8007488:	fba3 2302 	umull	r2, r3, r3, r2
 800748c:	095b      	lsrs	r3, r3, #5
 800748e:	011e      	lsls	r6, r3, #4
 8007490:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007494:	461c      	mov	r4, r3
 8007496:	f04f 0500 	mov.w	r5, #0
 800749a:	4622      	mov	r2, r4
 800749c:	462b      	mov	r3, r5
 800749e:	1891      	adds	r1, r2, r2
 80074a0:	64b9      	str	r1, [r7, #72]	; 0x48
 80074a2:	415b      	adcs	r3, r3
 80074a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80074a6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80074aa:	1912      	adds	r2, r2, r4
 80074ac:	eb45 0303 	adc.w	r3, r5, r3
 80074b0:	f04f 0000 	mov.w	r0, #0
 80074b4:	f04f 0100 	mov.w	r1, #0
 80074b8:	00d9      	lsls	r1, r3, #3
 80074ba:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80074be:	00d0      	lsls	r0, r2, #3
 80074c0:	4602      	mov	r2, r0
 80074c2:	460b      	mov	r3, r1
 80074c4:	1911      	adds	r1, r2, r4
 80074c6:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 80074ca:	416b      	adcs	r3, r5
 80074cc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80074d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	461a      	mov	r2, r3
 80074d8:	f04f 0300 	mov.w	r3, #0
 80074dc:	1891      	adds	r1, r2, r2
 80074de:	6439      	str	r1, [r7, #64]	; 0x40
 80074e0:	415b      	adcs	r3, r3
 80074e2:	647b      	str	r3, [r7, #68]	; 0x44
 80074e4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80074e8:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80074ec:	f7f9 fb4e 	bl	8000b8c <__aeabi_uldivmod>
 80074f0:	4602      	mov	r2, r0
 80074f2:	460b      	mov	r3, r1
 80074f4:	4b2e      	ldr	r3, [pc, #184]	; (80075b0 <UART_SetConfig+0x3dc>)
 80074f6:	fba3 1302 	umull	r1, r3, r3, r2
 80074fa:	095b      	lsrs	r3, r3, #5
 80074fc:	2164      	movs	r1, #100	; 0x64
 80074fe:	fb01 f303 	mul.w	r3, r1, r3
 8007502:	1ad3      	subs	r3, r2, r3
 8007504:	00db      	lsls	r3, r3, #3
 8007506:	3332      	adds	r3, #50	; 0x32
 8007508:	4a29      	ldr	r2, [pc, #164]	; (80075b0 <UART_SetConfig+0x3dc>)
 800750a:	fba2 2303 	umull	r2, r3, r2, r3
 800750e:	095b      	lsrs	r3, r3, #5
 8007510:	005b      	lsls	r3, r3, #1
 8007512:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007516:	441e      	add	r6, r3
 8007518:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800751c:	4618      	mov	r0, r3
 800751e:	f04f 0100 	mov.w	r1, #0
 8007522:	4602      	mov	r2, r0
 8007524:	460b      	mov	r3, r1
 8007526:	1894      	adds	r4, r2, r2
 8007528:	63bc      	str	r4, [r7, #56]	; 0x38
 800752a:	415b      	adcs	r3, r3
 800752c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800752e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007532:	1812      	adds	r2, r2, r0
 8007534:	eb41 0303 	adc.w	r3, r1, r3
 8007538:	f04f 0400 	mov.w	r4, #0
 800753c:	f04f 0500 	mov.w	r5, #0
 8007540:	00dd      	lsls	r5, r3, #3
 8007542:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007546:	00d4      	lsls	r4, r2, #3
 8007548:	4622      	mov	r2, r4
 800754a:	462b      	mov	r3, r5
 800754c:	1814      	adds	r4, r2, r0
 800754e:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 8007552:	414b      	adcs	r3, r1
 8007554:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007558:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	461a      	mov	r2, r3
 8007560:	f04f 0300 	mov.w	r3, #0
 8007564:	1891      	adds	r1, r2, r2
 8007566:	6339      	str	r1, [r7, #48]	; 0x30
 8007568:	415b      	adcs	r3, r3
 800756a:	637b      	str	r3, [r7, #52]	; 0x34
 800756c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007570:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007574:	f7f9 fb0a 	bl	8000b8c <__aeabi_uldivmod>
 8007578:	4602      	mov	r2, r0
 800757a:	460b      	mov	r3, r1
 800757c:	4b0c      	ldr	r3, [pc, #48]	; (80075b0 <UART_SetConfig+0x3dc>)
 800757e:	fba3 1302 	umull	r1, r3, r3, r2
 8007582:	095b      	lsrs	r3, r3, #5
 8007584:	2164      	movs	r1, #100	; 0x64
 8007586:	fb01 f303 	mul.w	r3, r1, r3
 800758a:	1ad3      	subs	r3, r2, r3
 800758c:	00db      	lsls	r3, r3, #3
 800758e:	3332      	adds	r3, #50	; 0x32
 8007590:	4a07      	ldr	r2, [pc, #28]	; (80075b0 <UART_SetConfig+0x3dc>)
 8007592:	fba2 2303 	umull	r2, r3, r2, r3
 8007596:	095b      	lsrs	r3, r3, #5
 8007598:	f003 0207 	and.w	r2, r3, #7
 800759c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	4432      	add	r2, r6
 80075a4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80075a6:	e1a6      	b.n	80078f6 <UART_SetConfig+0x722>
 80075a8:	40011000 	.word	0x40011000
 80075ac:	40011400 	.word	0x40011400
 80075b0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80075b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075b8:	681a      	ldr	r2, [r3, #0]
 80075ba:	4bd1      	ldr	r3, [pc, #836]	; (8007900 <UART_SetConfig+0x72c>)
 80075bc:	429a      	cmp	r2, r3
 80075be:	d006      	beq.n	80075ce <UART_SetConfig+0x3fa>
 80075c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	4bcf      	ldr	r3, [pc, #828]	; (8007904 <UART_SetConfig+0x730>)
 80075c8:	429a      	cmp	r2, r3
 80075ca:	f040 80ca 	bne.w	8007762 <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 80075ce:	f7fe fa95 	bl	8005afc <HAL_RCC_GetPCLK2Freq>
 80075d2:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80075d6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80075da:	461c      	mov	r4, r3
 80075dc:	f04f 0500 	mov.w	r5, #0
 80075e0:	4622      	mov	r2, r4
 80075e2:	462b      	mov	r3, r5
 80075e4:	1891      	adds	r1, r2, r2
 80075e6:	62b9      	str	r1, [r7, #40]	; 0x28
 80075e8:	415b      	adcs	r3, r3
 80075ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80075ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80075f0:	1912      	adds	r2, r2, r4
 80075f2:	eb45 0303 	adc.w	r3, r5, r3
 80075f6:	f04f 0000 	mov.w	r0, #0
 80075fa:	f04f 0100 	mov.w	r1, #0
 80075fe:	00d9      	lsls	r1, r3, #3
 8007600:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007604:	00d0      	lsls	r0, r2, #3
 8007606:	4602      	mov	r2, r0
 8007608:	460b      	mov	r3, r1
 800760a:	eb12 0a04 	adds.w	sl, r2, r4
 800760e:	eb43 0b05 	adc.w	fp, r3, r5
 8007612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	4618      	mov	r0, r3
 800761a:	f04f 0100 	mov.w	r1, #0
 800761e:	f04f 0200 	mov.w	r2, #0
 8007622:	f04f 0300 	mov.w	r3, #0
 8007626:	008b      	lsls	r3, r1, #2
 8007628:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800762c:	0082      	lsls	r2, r0, #2
 800762e:	4650      	mov	r0, sl
 8007630:	4659      	mov	r1, fp
 8007632:	f7f9 faab 	bl	8000b8c <__aeabi_uldivmod>
 8007636:	4602      	mov	r2, r0
 8007638:	460b      	mov	r3, r1
 800763a:	4bb3      	ldr	r3, [pc, #716]	; (8007908 <UART_SetConfig+0x734>)
 800763c:	fba3 2302 	umull	r2, r3, r3, r2
 8007640:	095b      	lsrs	r3, r3, #5
 8007642:	011e      	lsls	r6, r3, #4
 8007644:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007648:	4618      	mov	r0, r3
 800764a:	f04f 0100 	mov.w	r1, #0
 800764e:	4602      	mov	r2, r0
 8007650:	460b      	mov	r3, r1
 8007652:	1894      	adds	r4, r2, r2
 8007654:	623c      	str	r4, [r7, #32]
 8007656:	415b      	adcs	r3, r3
 8007658:	627b      	str	r3, [r7, #36]	; 0x24
 800765a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800765e:	1812      	adds	r2, r2, r0
 8007660:	eb41 0303 	adc.w	r3, r1, r3
 8007664:	f04f 0400 	mov.w	r4, #0
 8007668:	f04f 0500 	mov.w	r5, #0
 800766c:	00dd      	lsls	r5, r3, #3
 800766e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007672:	00d4      	lsls	r4, r2, #3
 8007674:	4622      	mov	r2, r4
 8007676:	462b      	mov	r3, r5
 8007678:	1814      	adds	r4, r2, r0
 800767a:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800767e:	414b      	adcs	r3, r1
 8007680:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	4618      	mov	r0, r3
 800768c:	f04f 0100 	mov.w	r1, #0
 8007690:	f04f 0200 	mov.w	r2, #0
 8007694:	f04f 0300 	mov.w	r3, #0
 8007698:	008b      	lsls	r3, r1, #2
 800769a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800769e:	0082      	lsls	r2, r0, #2
 80076a0:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80076a4:	f7f9 fa72 	bl	8000b8c <__aeabi_uldivmod>
 80076a8:	4602      	mov	r2, r0
 80076aa:	460b      	mov	r3, r1
 80076ac:	4b96      	ldr	r3, [pc, #600]	; (8007908 <UART_SetConfig+0x734>)
 80076ae:	fba3 1302 	umull	r1, r3, r3, r2
 80076b2:	095b      	lsrs	r3, r3, #5
 80076b4:	2164      	movs	r1, #100	; 0x64
 80076b6:	fb01 f303 	mul.w	r3, r1, r3
 80076ba:	1ad3      	subs	r3, r2, r3
 80076bc:	011b      	lsls	r3, r3, #4
 80076be:	3332      	adds	r3, #50	; 0x32
 80076c0:	4a91      	ldr	r2, [pc, #580]	; (8007908 <UART_SetConfig+0x734>)
 80076c2:	fba2 2303 	umull	r2, r3, r2, r3
 80076c6:	095b      	lsrs	r3, r3, #5
 80076c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80076cc:	441e      	add	r6, r3
 80076ce:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80076d2:	4618      	mov	r0, r3
 80076d4:	f04f 0100 	mov.w	r1, #0
 80076d8:	4602      	mov	r2, r0
 80076da:	460b      	mov	r3, r1
 80076dc:	1894      	adds	r4, r2, r2
 80076de:	61bc      	str	r4, [r7, #24]
 80076e0:	415b      	adcs	r3, r3
 80076e2:	61fb      	str	r3, [r7, #28]
 80076e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80076e8:	1812      	adds	r2, r2, r0
 80076ea:	eb41 0303 	adc.w	r3, r1, r3
 80076ee:	f04f 0400 	mov.w	r4, #0
 80076f2:	f04f 0500 	mov.w	r5, #0
 80076f6:	00dd      	lsls	r5, r3, #3
 80076f8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80076fc:	00d4      	lsls	r4, r2, #3
 80076fe:	4622      	mov	r2, r4
 8007700:	462b      	mov	r3, r5
 8007702:	1814      	adds	r4, r2, r0
 8007704:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8007708:	414b      	adcs	r3, r1
 800770a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800770e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	4618      	mov	r0, r3
 8007716:	f04f 0100 	mov.w	r1, #0
 800771a:	f04f 0200 	mov.w	r2, #0
 800771e:	f04f 0300 	mov.w	r3, #0
 8007722:	008b      	lsls	r3, r1, #2
 8007724:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007728:	0082      	lsls	r2, r0, #2
 800772a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800772e:	f7f9 fa2d 	bl	8000b8c <__aeabi_uldivmod>
 8007732:	4602      	mov	r2, r0
 8007734:	460b      	mov	r3, r1
 8007736:	4b74      	ldr	r3, [pc, #464]	; (8007908 <UART_SetConfig+0x734>)
 8007738:	fba3 1302 	umull	r1, r3, r3, r2
 800773c:	095b      	lsrs	r3, r3, #5
 800773e:	2164      	movs	r1, #100	; 0x64
 8007740:	fb01 f303 	mul.w	r3, r1, r3
 8007744:	1ad3      	subs	r3, r2, r3
 8007746:	011b      	lsls	r3, r3, #4
 8007748:	3332      	adds	r3, #50	; 0x32
 800774a:	4a6f      	ldr	r2, [pc, #444]	; (8007908 <UART_SetConfig+0x734>)
 800774c:	fba2 2303 	umull	r2, r3, r2, r3
 8007750:	095b      	lsrs	r3, r3, #5
 8007752:	f003 020f 	and.w	r2, r3, #15
 8007756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4432      	add	r2, r6
 800775e:	609a      	str	r2, [r3, #8]
 8007760:	e0c9      	b.n	80078f6 <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007762:	f7fe f9b7 	bl	8005ad4 <HAL_RCC_GetPCLK1Freq>
 8007766:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800776a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800776e:	461c      	mov	r4, r3
 8007770:	f04f 0500 	mov.w	r5, #0
 8007774:	4622      	mov	r2, r4
 8007776:	462b      	mov	r3, r5
 8007778:	1891      	adds	r1, r2, r2
 800777a:	6139      	str	r1, [r7, #16]
 800777c:	415b      	adcs	r3, r3
 800777e:	617b      	str	r3, [r7, #20]
 8007780:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007784:	1912      	adds	r2, r2, r4
 8007786:	eb45 0303 	adc.w	r3, r5, r3
 800778a:	f04f 0000 	mov.w	r0, #0
 800778e:	f04f 0100 	mov.w	r1, #0
 8007792:	00d9      	lsls	r1, r3, #3
 8007794:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007798:	00d0      	lsls	r0, r2, #3
 800779a:	4602      	mov	r2, r0
 800779c:	460b      	mov	r3, r1
 800779e:	eb12 0804 	adds.w	r8, r2, r4
 80077a2:	eb43 0905 	adc.w	r9, r3, r5
 80077a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	4618      	mov	r0, r3
 80077ae:	f04f 0100 	mov.w	r1, #0
 80077b2:	f04f 0200 	mov.w	r2, #0
 80077b6:	f04f 0300 	mov.w	r3, #0
 80077ba:	008b      	lsls	r3, r1, #2
 80077bc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80077c0:	0082      	lsls	r2, r0, #2
 80077c2:	4640      	mov	r0, r8
 80077c4:	4649      	mov	r1, r9
 80077c6:	f7f9 f9e1 	bl	8000b8c <__aeabi_uldivmod>
 80077ca:	4602      	mov	r2, r0
 80077cc:	460b      	mov	r3, r1
 80077ce:	4b4e      	ldr	r3, [pc, #312]	; (8007908 <UART_SetConfig+0x734>)
 80077d0:	fba3 2302 	umull	r2, r3, r3, r2
 80077d4:	095b      	lsrs	r3, r3, #5
 80077d6:	011e      	lsls	r6, r3, #4
 80077d8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80077dc:	4618      	mov	r0, r3
 80077de:	f04f 0100 	mov.w	r1, #0
 80077e2:	4602      	mov	r2, r0
 80077e4:	460b      	mov	r3, r1
 80077e6:	1894      	adds	r4, r2, r2
 80077e8:	60bc      	str	r4, [r7, #8]
 80077ea:	415b      	adcs	r3, r3
 80077ec:	60fb      	str	r3, [r7, #12]
 80077ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80077f2:	1812      	adds	r2, r2, r0
 80077f4:	eb41 0303 	adc.w	r3, r1, r3
 80077f8:	f04f 0400 	mov.w	r4, #0
 80077fc:	f04f 0500 	mov.w	r5, #0
 8007800:	00dd      	lsls	r5, r3, #3
 8007802:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007806:	00d4      	lsls	r4, r2, #3
 8007808:	4622      	mov	r2, r4
 800780a:	462b      	mov	r3, r5
 800780c:	1814      	adds	r4, r2, r0
 800780e:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8007812:	414b      	adcs	r3, r1
 8007814:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007818:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	4618      	mov	r0, r3
 8007820:	f04f 0100 	mov.w	r1, #0
 8007824:	f04f 0200 	mov.w	r2, #0
 8007828:	f04f 0300 	mov.w	r3, #0
 800782c:	008b      	lsls	r3, r1, #2
 800782e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007832:	0082      	lsls	r2, r0, #2
 8007834:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007838:	f7f9 f9a8 	bl	8000b8c <__aeabi_uldivmod>
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	4b31      	ldr	r3, [pc, #196]	; (8007908 <UART_SetConfig+0x734>)
 8007842:	fba3 1302 	umull	r1, r3, r3, r2
 8007846:	095b      	lsrs	r3, r3, #5
 8007848:	2164      	movs	r1, #100	; 0x64
 800784a:	fb01 f303 	mul.w	r3, r1, r3
 800784e:	1ad3      	subs	r3, r2, r3
 8007850:	011b      	lsls	r3, r3, #4
 8007852:	3332      	adds	r3, #50	; 0x32
 8007854:	4a2c      	ldr	r2, [pc, #176]	; (8007908 <UART_SetConfig+0x734>)
 8007856:	fba2 2303 	umull	r2, r3, r2, r3
 800785a:	095b      	lsrs	r3, r3, #5
 800785c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007860:	441e      	add	r6, r3
 8007862:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007866:	4618      	mov	r0, r3
 8007868:	f04f 0100 	mov.w	r1, #0
 800786c:	4602      	mov	r2, r0
 800786e:	460b      	mov	r3, r1
 8007870:	1894      	adds	r4, r2, r2
 8007872:	603c      	str	r4, [r7, #0]
 8007874:	415b      	adcs	r3, r3
 8007876:	607b      	str	r3, [r7, #4]
 8007878:	e9d7 2300 	ldrd	r2, r3, [r7]
 800787c:	1812      	adds	r2, r2, r0
 800787e:	eb41 0303 	adc.w	r3, r1, r3
 8007882:	f04f 0400 	mov.w	r4, #0
 8007886:	f04f 0500 	mov.w	r5, #0
 800788a:	00dd      	lsls	r5, r3, #3
 800788c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007890:	00d4      	lsls	r4, r2, #3
 8007892:	4622      	mov	r2, r4
 8007894:	462b      	mov	r3, r5
 8007896:	1814      	adds	r4, r2, r0
 8007898:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800789c:	414b      	adcs	r3, r1
 800789e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80078a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	4618      	mov	r0, r3
 80078aa:	f04f 0100 	mov.w	r1, #0
 80078ae:	f04f 0200 	mov.w	r2, #0
 80078b2:	f04f 0300 	mov.w	r3, #0
 80078b6:	008b      	lsls	r3, r1, #2
 80078b8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80078bc:	0082      	lsls	r2, r0, #2
 80078be:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 80078c2:	f7f9 f963 	bl	8000b8c <__aeabi_uldivmod>
 80078c6:	4602      	mov	r2, r0
 80078c8:	460b      	mov	r3, r1
 80078ca:	4b0f      	ldr	r3, [pc, #60]	; (8007908 <UART_SetConfig+0x734>)
 80078cc:	fba3 1302 	umull	r1, r3, r3, r2
 80078d0:	095b      	lsrs	r3, r3, #5
 80078d2:	2164      	movs	r1, #100	; 0x64
 80078d4:	fb01 f303 	mul.w	r3, r1, r3
 80078d8:	1ad3      	subs	r3, r2, r3
 80078da:	011b      	lsls	r3, r3, #4
 80078dc:	3332      	adds	r3, #50	; 0x32
 80078de:	4a0a      	ldr	r2, [pc, #40]	; (8007908 <UART_SetConfig+0x734>)
 80078e0:	fba2 2303 	umull	r2, r3, r2, r3
 80078e4:	095b      	lsrs	r3, r3, #5
 80078e6:	f003 020f 	and.w	r2, r3, #15
 80078ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4432      	add	r2, r6
 80078f2:	609a      	str	r2, [r3, #8]
}
 80078f4:	e7ff      	b.n	80078f6 <UART_SetConfig+0x722>
 80078f6:	bf00      	nop
 80078f8:	37f4      	adds	r7, #244	; 0xf4
 80078fa:	46bd      	mov	sp, r7
 80078fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007900:	40011000 	.word	0x40011000
 8007904:	40011400 	.word	0x40011400
 8007908:	51eb851f 	.word	0x51eb851f

0800790c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800790c:	b480      	push	{r7}
 800790e:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8007910:	bf00      	nop
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr
	...

0800791c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800791c:	b480      	push	{r7}
 800791e:	b085      	sub	sp, #20
 8007920:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007922:	f3ef 8305 	mrs	r3, IPSR
 8007926:	60bb      	str	r3, [r7, #8]
  return(result);
 8007928:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800792a:	2b00      	cmp	r3, #0
 800792c:	d10f      	bne.n	800794e <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800792e:	f3ef 8310 	mrs	r3, PRIMASK
 8007932:	607b      	str	r3, [r7, #4]
  return(result);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d105      	bne.n	8007946 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800793a:	f3ef 8311 	mrs	r3, BASEPRI
 800793e:	603b      	str	r3, [r7, #0]
  return(result);
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d007      	beq.n	8007956 <osKernelInitialize+0x3a>
 8007946:	4b0e      	ldr	r3, [pc, #56]	; (8007980 <osKernelInitialize+0x64>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	2b02      	cmp	r3, #2
 800794c:	d103      	bne.n	8007956 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800794e:	f06f 0305 	mvn.w	r3, #5
 8007952:	60fb      	str	r3, [r7, #12]
 8007954:	e00c      	b.n	8007970 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007956:	4b0a      	ldr	r3, [pc, #40]	; (8007980 <osKernelInitialize+0x64>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d105      	bne.n	800796a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800795e:	4b08      	ldr	r3, [pc, #32]	; (8007980 <osKernelInitialize+0x64>)
 8007960:	2201      	movs	r2, #1
 8007962:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007964:	2300      	movs	r3, #0
 8007966:	60fb      	str	r3, [r7, #12]
 8007968:	e002      	b.n	8007970 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800796a:	f04f 33ff 	mov.w	r3, #4294967295
 800796e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007970:	68fb      	ldr	r3, [r7, #12]
}
 8007972:	4618      	mov	r0, r3
 8007974:	3714      	adds	r7, #20
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr
 800797e:	bf00      	nop
 8007980:	20004ebc 	.word	0x20004ebc

08007984 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007984:	b580      	push	{r7, lr}
 8007986:	b084      	sub	sp, #16
 8007988:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800798a:	f3ef 8305 	mrs	r3, IPSR
 800798e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007990:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007992:	2b00      	cmp	r3, #0
 8007994:	d10f      	bne.n	80079b6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007996:	f3ef 8310 	mrs	r3, PRIMASK
 800799a:	607b      	str	r3, [r7, #4]
  return(result);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d105      	bne.n	80079ae <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80079a2:	f3ef 8311 	mrs	r3, BASEPRI
 80079a6:	603b      	str	r3, [r7, #0]
  return(result);
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d007      	beq.n	80079be <osKernelStart+0x3a>
 80079ae:	4b0f      	ldr	r3, [pc, #60]	; (80079ec <osKernelStart+0x68>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	2b02      	cmp	r3, #2
 80079b4:	d103      	bne.n	80079be <osKernelStart+0x3a>
    stat = osErrorISR;
 80079b6:	f06f 0305 	mvn.w	r3, #5
 80079ba:	60fb      	str	r3, [r7, #12]
 80079bc:	e010      	b.n	80079e0 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80079be:	4b0b      	ldr	r3, [pc, #44]	; (80079ec <osKernelStart+0x68>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d109      	bne.n	80079da <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80079c6:	f7ff ffa1 	bl	800790c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80079ca:	4b08      	ldr	r3, [pc, #32]	; (80079ec <osKernelStart+0x68>)
 80079cc:	2202      	movs	r2, #2
 80079ce:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80079d0:	f001 fdec 	bl	80095ac <vTaskStartScheduler>
      stat = osOK;
 80079d4:	2300      	movs	r3, #0
 80079d6:	60fb      	str	r3, [r7, #12]
 80079d8:	e002      	b.n	80079e0 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80079da:	f04f 33ff 	mov.w	r3, #4294967295
 80079de:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80079e0:	68fb      	ldr	r3, [r7, #12]
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3710      	adds	r7, #16
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	20004ebc 	.word	0x20004ebc

080079f0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b090      	sub	sp, #64	; 0x40
 80079f4:	af04      	add	r7, sp, #16
 80079f6:	60f8      	str	r0, [r7, #12]
 80079f8:	60b9      	str	r1, [r7, #8]
 80079fa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80079fc:	2300      	movs	r3, #0
 80079fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a00:	f3ef 8305 	mrs	r3, IPSR
 8007a04:	61fb      	str	r3, [r7, #28]
  return(result);
 8007a06:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	f040 808f 	bne.w	8007b2c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a0e:	f3ef 8310 	mrs	r3, PRIMASK
 8007a12:	61bb      	str	r3, [r7, #24]
  return(result);
 8007a14:	69bb      	ldr	r3, [r7, #24]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d105      	bne.n	8007a26 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007a1a:	f3ef 8311 	mrs	r3, BASEPRI
 8007a1e:	617b      	str	r3, [r7, #20]
  return(result);
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d003      	beq.n	8007a2e <osThreadNew+0x3e>
 8007a26:	4b44      	ldr	r3, [pc, #272]	; (8007b38 <osThreadNew+0x148>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	2b02      	cmp	r3, #2
 8007a2c:	d07e      	beq.n	8007b2c <osThreadNew+0x13c>
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d07b      	beq.n	8007b2c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8007a34:	2380      	movs	r3, #128	; 0x80
 8007a36:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007a38:	2318      	movs	r3, #24
 8007a3a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8007a40:	f04f 33ff 	mov.w	r3, #4294967295
 8007a44:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d045      	beq.n	8007ad8 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d002      	beq.n	8007a5a <osThreadNew+0x6a>
        name = attr->name;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	699b      	ldr	r3, [r3, #24]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d002      	beq.n	8007a68 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	699b      	ldr	r3, [r3, #24]
 8007a66:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d008      	beq.n	8007a80 <osThreadNew+0x90>
 8007a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a70:	2b38      	cmp	r3, #56	; 0x38
 8007a72:	d805      	bhi.n	8007a80 <osThreadNew+0x90>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	f003 0301 	and.w	r3, r3, #1
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d001      	beq.n	8007a84 <osThreadNew+0x94>
        return (NULL);
 8007a80:	2300      	movs	r3, #0
 8007a82:	e054      	b.n	8007b2e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	695b      	ldr	r3, [r3, #20]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d003      	beq.n	8007a94 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	695b      	ldr	r3, [r3, #20]
 8007a90:	089b      	lsrs	r3, r3, #2
 8007a92:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d00e      	beq.n	8007aba <osThreadNew+0xca>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	2b5b      	cmp	r3, #91	; 0x5b
 8007aa2:	d90a      	bls.n	8007aba <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d006      	beq.n	8007aba <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	695b      	ldr	r3, [r3, #20]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d002      	beq.n	8007aba <osThreadNew+0xca>
        mem = 1;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	623b      	str	r3, [r7, #32]
 8007ab8:	e010      	b.n	8007adc <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d10c      	bne.n	8007adc <osThreadNew+0xec>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	68db      	ldr	r3, [r3, #12]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d108      	bne.n	8007adc <osThreadNew+0xec>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	691b      	ldr	r3, [r3, #16]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d104      	bne.n	8007adc <osThreadNew+0xec>
          mem = 0;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	623b      	str	r3, [r7, #32]
 8007ad6:	e001      	b.n	8007adc <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007adc:	6a3b      	ldr	r3, [r7, #32]
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d110      	bne.n	8007b04 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007aea:	9202      	str	r2, [sp, #8]
 8007aec:	9301      	str	r3, [sp, #4]
 8007aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af0:	9300      	str	r3, [sp, #0]
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007af6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007af8:	68f8      	ldr	r0, [r7, #12]
 8007afa:	f001 fb81 	bl	8009200 <xTaskCreateStatic>
 8007afe:	4603      	mov	r3, r0
 8007b00:	613b      	str	r3, [r7, #16]
 8007b02:	e013      	b.n	8007b2c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8007b04:	6a3b      	ldr	r3, [r7, #32]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d110      	bne.n	8007b2c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b0c:	b29a      	uxth	r2, r3
 8007b0e:	f107 0310 	add.w	r3, r7, #16
 8007b12:	9301      	str	r3, [sp, #4]
 8007b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b16:	9300      	str	r3, [sp, #0]
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b1c:	68f8      	ldr	r0, [r7, #12]
 8007b1e:	f001 fbcc 	bl	80092ba <xTaskCreate>
 8007b22:	4603      	mov	r3, r0
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d001      	beq.n	8007b2c <osThreadNew+0x13c>
          hTask = NULL;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007b2c:	693b      	ldr	r3, [r7, #16]
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3730      	adds	r7, #48	; 0x30
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	20004ebc 	.word	0x20004ebc

08007b3c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b086      	sub	sp, #24
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b44:	f3ef 8305 	mrs	r3, IPSR
 8007b48:	613b      	str	r3, [r7, #16]
  return(result);
 8007b4a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d10f      	bne.n	8007b70 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b50:	f3ef 8310 	mrs	r3, PRIMASK
 8007b54:	60fb      	str	r3, [r7, #12]
  return(result);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d105      	bne.n	8007b68 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007b5c:	f3ef 8311 	mrs	r3, BASEPRI
 8007b60:	60bb      	str	r3, [r7, #8]
  return(result);
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d007      	beq.n	8007b78 <osDelay+0x3c>
 8007b68:	4b0a      	ldr	r3, [pc, #40]	; (8007b94 <osDelay+0x58>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	2b02      	cmp	r3, #2
 8007b6e:	d103      	bne.n	8007b78 <osDelay+0x3c>
    stat = osErrorISR;
 8007b70:	f06f 0305 	mvn.w	r3, #5
 8007b74:	617b      	str	r3, [r7, #20]
 8007b76:	e007      	b.n	8007b88 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d002      	beq.n	8007b88 <osDelay+0x4c>
      vTaskDelay(ticks);
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f001 fcde 	bl	8009544 <vTaskDelay>
    }
  }

  return (stat);
 8007b88:	697b      	ldr	r3, [r7, #20]
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3718      	adds	r7, #24
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}
 8007b92:	bf00      	nop
 8007b94:	20004ebc 	.word	0x20004ebc

08007b98 <osEventFlagsNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b088      	sub	sp, #32
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ba4:	f3ef 8305 	mrs	r3, IPSR
 8007ba8:	617b      	str	r3, [r7, #20]
  return(result);
 8007baa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ()) {
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d13d      	bne.n	8007c2c <osEventFlagsNew+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bb0:	f3ef 8310 	mrs	r3, PRIMASK
 8007bb4:	613b      	str	r3, [r7, #16]
  return(result);
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d105      	bne.n	8007bc8 <osEventFlagsNew+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007bbc:	f3ef 8311 	mrs	r3, BASEPRI
 8007bc0:	60fb      	str	r3, [r7, #12]
  return(result);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d003      	beq.n	8007bd0 <osEventFlagsNew+0x38>
 8007bc8:	4b1b      	ldr	r3, [pc, #108]	; (8007c38 <osEventFlagsNew+0xa0>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2b02      	cmp	r3, #2
 8007bce:	d02d      	beq.n	8007c2c <osEventFlagsNew+0x94>
    mem = -1;
 8007bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8007bd4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d015      	beq.n	8007c08 <osEventFlagsNew+0x70>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d006      	beq.n	8007bf2 <osEventFlagsNew+0x5a>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	2b1f      	cmp	r3, #31
 8007bea:	d902      	bls.n	8007bf2 <osEventFlagsNew+0x5a>
        mem = 1;
 8007bec:	2301      	movs	r3, #1
 8007bee:	61bb      	str	r3, [r7, #24]
 8007bf0:	e00c      	b.n	8007c0c <osEventFlagsNew+0x74>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d108      	bne.n	8007c0c <osEventFlagsNew+0x74>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	68db      	ldr	r3, [r3, #12]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d104      	bne.n	8007c0c <osEventFlagsNew+0x74>
          mem = 0;
 8007c02:	2300      	movs	r3, #0
 8007c04:	61bb      	str	r3, [r7, #24]
 8007c06:	e001      	b.n	8007c0c <osEventFlagsNew+0x74>
        }
      }
    }
    else {
      mem = 0;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007c0c:	69bb      	ldr	r3, [r7, #24]
 8007c0e:	2b01      	cmp	r3, #1
 8007c10:	d106      	bne.n	8007c20 <osEventFlagsNew+0x88>
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	4618      	mov	r0, r3
 8007c18:	f000 f9f2 	bl	8008000 <xEventGroupCreateStatic>
 8007c1c:	61f8      	str	r0, [r7, #28]
 8007c1e:	e005      	b.n	8007c2c <osEventFlagsNew+0x94>
    }
    else {
      if (mem == 0) {
 8007c20:	69bb      	ldr	r3, [r7, #24]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d102      	bne.n	8007c2c <osEventFlagsNew+0x94>
        hEventGroup = xEventGroupCreate();
 8007c26:	f000 fa22 	bl	800806e <xEventGroupCreate>
 8007c2a:	61f8      	str	r0, [r7, #28]
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8007c2c:	69fb      	ldr	r3, [r7, #28]
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3720      	adds	r7, #32
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
 8007c36:	bf00      	nop
 8007c38:	20004ebc 	.word	0x20004ebc

08007c3c <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b088      	sub	sp, #32
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
 8007c44:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	61bb      	str	r3, [r7, #24]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8007c4a:	69bb      	ldr	r3, [r7, #24]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d004      	beq.n	8007c5a <osEventFlagsSet+0x1e>
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d003      	beq.n	8007c62 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8007c5a:	f06f 0303 	mvn.w	r3, #3
 8007c5e:	61fb      	str	r3, [r7, #28]
 8007c60:	e03a      	b.n	8007cd8 <osEventFlagsSet+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c62:	f3ef 8305 	mrs	r3, IPSR
 8007c66:	617b      	str	r3, [r7, #20]
  return(result);
 8007c68:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d10f      	bne.n	8007c8e <osEventFlagsSet+0x52>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c6e:	f3ef 8310 	mrs	r3, PRIMASK
 8007c72:	613b      	str	r3, [r7, #16]
  return(result);
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d105      	bne.n	8007c86 <osEventFlagsSet+0x4a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007c7a:	f3ef 8311 	mrs	r3, BASEPRI
 8007c7e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d021      	beq.n	8007cca <osEventFlagsSet+0x8e>
 8007c86:	4b17      	ldr	r3, [pc, #92]	; (8007ce4 <osEventFlagsSet+0xa8>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	2b02      	cmp	r3, #2
 8007c8c:	d11d      	bne.n	8007cca <osEventFlagsSet+0x8e>
    yield = pdFALSE;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8007c92:	f107 0308 	add.w	r3, r7, #8
 8007c96:	461a      	mov	r2, r3
 8007c98:	6839      	ldr	r1, [r7, #0]
 8007c9a:	69b8      	ldr	r0, [r7, #24]
 8007c9c:	f000 fc08 	bl	80084b0 <xEventGroupSetBitsFromISR>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d103      	bne.n	8007cae <osEventFlagsSet+0x72>
      rflags = (uint32_t)osErrorResource;
 8007ca6:	f06f 0302 	mvn.w	r3, #2
 8007caa:	61fb      	str	r3, [r7, #28]
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8007cac:	e013      	b.n	8007cd6 <osEventFlagsSet+0x9a>
    } else {
      rflags = flags;
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	61fb      	str	r3, [r7, #28]
      portYIELD_FROM_ISR (yield);
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d00e      	beq.n	8007cd6 <osEventFlagsSet+0x9a>
 8007cb8:	4b0b      	ldr	r3, [pc, #44]	; (8007ce8 <osEventFlagsSet+0xac>)
 8007cba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007cbe:	601a      	str	r2, [r3, #0]
 8007cc0:	f3bf 8f4f 	dsb	sy
 8007cc4:	f3bf 8f6f 	isb	sy
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8007cc8:	e005      	b.n	8007cd6 <osEventFlagsSet+0x9a>
    }
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8007cca:	6839      	ldr	r1, [r7, #0]
 8007ccc:	69b8      	ldr	r0, [r7, #24]
 8007cce:	f000 fb27 	bl	8008320 <xEventGroupSetBits>
 8007cd2:	61f8      	str	r0, [r7, #28]
 8007cd4:	e000      	b.n	8007cd8 <osEventFlagsSet+0x9c>
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8007cd6:	bf00      	nop
  }

  return (rflags);
 8007cd8:	69fb      	ldr	r3, [r7, #28]
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3720      	adds	r7, #32
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	20004ebc 	.word	0x20004ebc
 8007ce8:	e000ed04 	.word	0xe000ed04

08007cec <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b088      	sub	sp, #32
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	61bb      	str	r3, [r7, #24]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8007cfa:	69bb      	ldr	r3, [r7, #24]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d004      	beq.n	8007d0a <osEventFlagsClear+0x1e>
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d003      	beq.n	8007d12 <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 8007d0a:	f06f 0303 	mvn.w	r3, #3
 8007d0e:	61fb      	str	r3, [r7, #28]
 8007d10:	e029      	b.n	8007d66 <osEventFlagsClear+0x7a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d12:	f3ef 8305 	mrs	r3, IPSR
 8007d16:	617b      	str	r3, [r7, #20]
  return(result);
 8007d18:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d10f      	bne.n	8007d3e <osEventFlagsClear+0x52>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d1e:	f3ef 8310 	mrs	r3, PRIMASK
 8007d22:	613b      	str	r3, [r7, #16]
  return(result);
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d105      	bne.n	8007d36 <osEventFlagsClear+0x4a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007d2a:	f3ef 8311 	mrs	r3, BASEPRI
 8007d2e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d012      	beq.n	8007d5c <osEventFlagsClear+0x70>
 8007d36:	4b0e      	ldr	r3, [pc, #56]	; (8007d70 <osEventFlagsClear+0x84>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2b02      	cmp	r3, #2
 8007d3c:	d10e      	bne.n	8007d5c <osEventFlagsClear+0x70>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8007d3e:	69b8      	ldr	r0, [r7, #24]
 8007d40:	f000 faca 	bl	80082d8 <xEventGroupGetBitsFromISR>
 8007d44:	61f8      	str	r0, [r7, #28]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8007d46:	6839      	ldr	r1, [r7, #0]
 8007d48:	69b8      	ldr	r0, [r7, #24]
 8007d4a:	f000 fab1 	bl	80082b0 <xEventGroupClearBitsFromISR>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d108      	bne.n	8007d66 <osEventFlagsClear+0x7a>
      rflags = (uint32_t)osErrorResource;
 8007d54:	f06f 0302 	mvn.w	r3, #2
 8007d58:	61fb      	str	r3, [r7, #28]
    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8007d5a:	e004      	b.n	8007d66 <osEventFlagsClear+0x7a>
    }
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8007d5c:	6839      	ldr	r1, [r7, #0]
 8007d5e:	69b8      	ldr	r0, [r7, #24]
 8007d60:	f000 fa6e 	bl	8008240 <xEventGroupClearBits>
 8007d64:	61f8      	str	r0, [r7, #28]
  }

  return (rflags);
 8007d66:	69fb      	ldr	r3, [r7, #28]
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3720      	adds	r7, #32
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	20004ebc 	.word	0x20004ebc

08007d74 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b08e      	sub	sp, #56	; 0x38
 8007d78:	af02      	add	r7, sp, #8
 8007d7a:	60f8      	str	r0, [r7, #12]
 8007d7c:	60b9      	str	r1, [r7, #8]
 8007d7e:	607a      	str	r2, [r7, #4]
 8007d80:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	623b      	str	r3, [r7, #32]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8007d86:	6a3b      	ldr	r3, [r7, #32]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d004      	beq.n	8007d96 <osEventFlagsWait+0x22>
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d003      	beq.n	8007d9e <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8007d96:	f06f 0303 	mvn.w	r3, #3
 8007d9a:	627b      	str	r3, [r7, #36]	; 0x24
 8007d9c:	e059      	b.n	8007e52 <osEventFlagsWait+0xde>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d9e:	f3ef 8305 	mrs	r3, IPSR
 8007da2:	61fb      	str	r3, [r7, #28]
  return(result);
 8007da4:	69fb      	ldr	r3, [r7, #28]
  }
  else if (IS_IRQ()) {
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d10f      	bne.n	8007dca <osEventFlagsWait+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007daa:	f3ef 8310 	mrs	r3, PRIMASK
 8007dae:	61bb      	str	r3, [r7, #24]
  return(result);
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d105      	bne.n	8007dc2 <osEventFlagsWait+0x4e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007db6:	f3ef 8311 	mrs	r3, BASEPRI
 8007dba:	617b      	str	r3, [r7, #20]
  return(result);
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d007      	beq.n	8007dd2 <osEventFlagsWait+0x5e>
 8007dc2:	4b26      	ldr	r3, [pc, #152]	; (8007e5c <osEventFlagsWait+0xe8>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	2b02      	cmp	r3, #2
 8007dc8:	d103      	bne.n	8007dd2 <osEventFlagsWait+0x5e>
    rflags = (uint32_t)osErrorISR;
 8007dca:	f06f 0305 	mvn.w	r3, #5
 8007dce:	627b      	str	r3, [r7, #36]	; 0x24
 8007dd0:	e03f      	b.n	8007e52 <osEventFlagsWait+0xde>
  }
  else {
    if (options & osFlagsWaitAll) {
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f003 0301 	and.w	r3, r3, #1
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d002      	beq.n	8007de2 <osEventFlagsWait+0x6e>
      wait_all = pdTRUE;
 8007ddc:	2301      	movs	r3, #1
 8007dde:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007de0:	e001      	b.n	8007de6 <osEventFlagsWait+0x72>
    } else {
      wait_all = pdFAIL;
 8007de2:	2300      	movs	r3, #0
 8007de4:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    if (options & osFlagsNoClear) {
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f003 0302 	and.w	r3, r3, #2
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d002      	beq.n	8007df6 <osEventFlagsWait+0x82>
      exit_clr = pdFAIL;
 8007df0:	2300      	movs	r3, #0
 8007df2:	62bb      	str	r3, [r7, #40]	; 0x28
 8007df4:	e001      	b.n	8007dfa <osEventFlagsWait+0x86>
    } else {
      exit_clr = pdTRUE;
 8007df6:	2301      	movs	r3, #1
 8007df8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	9300      	str	r3, [sp, #0]
 8007dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e02:	68b9      	ldr	r1, [r7, #8]
 8007e04:	6a38      	ldr	r0, [r7, #32]
 8007e06:	f000 f94d 	bl	80080a4 <xEventGroupWaitBits>
 8007e0a:	6278      	str	r0, [r7, #36]	; 0x24

    if (options & osFlagsWaitAll) {
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f003 0301 	and.w	r3, r3, #1
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d00e      	beq.n	8007e34 <osEventFlagsWait+0xc0>
      if (flags != rflags) {
 8007e16:	68ba      	ldr	r2, [r7, #8]
 8007e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d019      	beq.n	8007e52 <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d003      	beq.n	8007e2c <osEventFlagsWait+0xb8>
          rflags = (uint32_t)osErrorTimeout;
 8007e24:	f06f 0301 	mvn.w	r3, #1
 8007e28:	627b      	str	r3, [r7, #36]	; 0x24
 8007e2a:	e012      	b.n	8007e52 <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 8007e2c:	f06f 0302 	mvn.w	r3, #2
 8007e30:	627b      	str	r3, [r7, #36]	; 0x24
 8007e32:	e00e      	b.n	8007e52 <osEventFlagsWait+0xde>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8007e34:	68ba      	ldr	r2, [r7, #8]
 8007e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e38:	4013      	ands	r3, r2
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d109      	bne.n	8007e52 <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d003      	beq.n	8007e4c <osEventFlagsWait+0xd8>
          rflags = (uint32_t)osErrorTimeout;
 8007e44:	f06f 0301 	mvn.w	r3, #1
 8007e48:	627b      	str	r3, [r7, #36]	; 0x24
 8007e4a:	e002      	b.n	8007e52 <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 8007e4c:	f06f 0302 	mvn.w	r3, #2
 8007e50:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }
  }

  return (rflags);
 8007e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3730      	adds	r7, #48	; 0x30
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}
 8007e5c:	20004ebc 	.word	0x20004ebc

08007e60 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b08c      	sub	sp, #48	; 0x30
 8007e64:	af02      	add	r7, sp, #8
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	60b9      	str	r1, [r7, #8]
 8007e6a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e70:	f3ef 8305 	mrs	r3, IPSR
 8007e74:	61bb      	str	r3, [r7, #24]
  return(result);
 8007e76:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f040 8086 	bne.w	8007f8a <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e7e:	f3ef 8310 	mrs	r3, PRIMASK
 8007e82:	617b      	str	r3, [r7, #20]
  return(result);
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d105      	bne.n	8007e96 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007e8a:	f3ef 8311 	mrs	r3, BASEPRI
 8007e8e:	613b      	str	r3, [r7, #16]
  return(result);
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d003      	beq.n	8007e9e <osSemaphoreNew+0x3e>
 8007e96:	4b3f      	ldr	r3, [pc, #252]	; (8007f94 <osSemaphoreNew+0x134>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	2b02      	cmp	r3, #2
 8007e9c:	d075      	beq.n	8007f8a <osSemaphoreNew+0x12a>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d072      	beq.n	8007f8a <osSemaphoreNew+0x12a>
 8007ea4:	68ba      	ldr	r2, [r7, #8]
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	429a      	cmp	r2, r3
 8007eaa:	d86e      	bhi.n	8007f8a <osSemaphoreNew+0x12a>
    mem = -1;
 8007eac:	f04f 33ff 	mov.w	r3, #4294967295
 8007eb0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d015      	beq.n	8007ee4 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d006      	beq.n	8007ece <osSemaphoreNew+0x6e>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	68db      	ldr	r3, [r3, #12]
 8007ec4:	2b4f      	cmp	r3, #79	; 0x4f
 8007ec6:	d902      	bls.n	8007ece <osSemaphoreNew+0x6e>
        mem = 1;
 8007ec8:	2301      	movs	r3, #1
 8007eca:	623b      	str	r3, [r7, #32]
 8007ecc:	e00c      	b.n	8007ee8 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d108      	bne.n	8007ee8 <osSemaphoreNew+0x88>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	68db      	ldr	r3, [r3, #12]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d104      	bne.n	8007ee8 <osSemaphoreNew+0x88>
          mem = 0;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	623b      	str	r3, [r7, #32]
 8007ee2:	e001      	b.n	8007ee8 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8007ee8:	6a3b      	ldr	r3, [r7, #32]
 8007eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eee:	d04c      	beq.n	8007f8a <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d128      	bne.n	8007f48 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8007ef6:	6a3b      	ldr	r3, [r7, #32]
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d10a      	bne.n	8007f12 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	689b      	ldr	r3, [r3, #8]
 8007f00:	2203      	movs	r2, #3
 8007f02:	9200      	str	r2, [sp, #0]
 8007f04:	2200      	movs	r2, #0
 8007f06:	2100      	movs	r1, #0
 8007f08:	2001      	movs	r0, #1
 8007f0a:	f000 fc01 	bl	8008710 <xQueueGenericCreateStatic>
 8007f0e:	6278      	str	r0, [r7, #36]	; 0x24
 8007f10:	e005      	b.n	8007f1e <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8007f12:	2203      	movs	r2, #3
 8007f14:	2100      	movs	r1, #0
 8007f16:	2001      	movs	r0, #1
 8007f18:	f000 fc72 	bl	8008800 <xQueueGenericCreate>
 8007f1c:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d022      	beq.n	8007f6a <osSemaphoreNew+0x10a>
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d01f      	beq.n	8007f6a <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	2100      	movs	r1, #0
 8007f30:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007f32:	f000 fd33 	bl	800899c <xQueueGenericSend>
 8007f36:	4603      	mov	r3, r0
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d016      	beq.n	8007f6a <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 8007f3c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007f3e:	f000 ffa3 	bl	8008e88 <vQueueDelete>
            hSemaphore = NULL;
 8007f42:	2300      	movs	r3, #0
 8007f44:	627b      	str	r3, [r7, #36]	; 0x24
 8007f46:	e010      	b.n	8007f6a <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 8007f48:	6a3b      	ldr	r3, [r7, #32]
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d108      	bne.n	8007f60 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	689b      	ldr	r3, [r3, #8]
 8007f52:	461a      	mov	r2, r3
 8007f54:	68b9      	ldr	r1, [r7, #8]
 8007f56:	68f8      	ldr	r0, [r7, #12]
 8007f58:	f000 fcb5 	bl	80088c6 <xQueueCreateCountingSemaphoreStatic>
 8007f5c:	6278      	str	r0, [r7, #36]	; 0x24
 8007f5e:	e004      	b.n	8007f6a <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007f60:	68b9      	ldr	r1, [r7, #8]
 8007f62:	68f8      	ldr	r0, [r7, #12]
 8007f64:	f000 fce6 	bl	8008934 <xQueueCreateCountingSemaphore>
 8007f68:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d00c      	beq.n	8007f8a <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d003      	beq.n	8007f7e <osSemaphoreNew+0x11e>
          name = attr->name;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	61fb      	str	r3, [r7, #28]
 8007f7c:	e001      	b.n	8007f82 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007f82:	69f9      	ldr	r1, [r7, #28]
 8007f84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007f86:	f001 f8b3 	bl	80090f0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	3728      	adds	r7, #40	; 0x28
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}
 8007f94:	20004ebc 	.word	0x20004ebc

08007f98 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007f98:	b480      	push	{r7}
 8007f9a:	b085      	sub	sp, #20
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	60f8      	str	r0, [r7, #12]
 8007fa0:	60b9      	str	r1, [r7, #8]
 8007fa2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	4a07      	ldr	r2, [pc, #28]	; (8007fc4 <vApplicationGetIdleTaskMemory+0x2c>)
 8007fa8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	4a06      	ldr	r2, [pc, #24]	; (8007fc8 <vApplicationGetIdleTaskMemory+0x30>)
 8007fae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2280      	movs	r2, #128	; 0x80
 8007fb4:	601a      	str	r2, [r3, #0]
}
 8007fb6:	bf00      	nop
 8007fb8:	3714      	adds	r7, #20
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc0:	4770      	bx	lr
 8007fc2:	bf00      	nop
 8007fc4:	20004ec0 	.word	0x20004ec0
 8007fc8:	20004f1c 	.word	0x20004f1c

08007fcc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007fcc:	b480      	push	{r7}
 8007fce:	b085      	sub	sp, #20
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	60f8      	str	r0, [r7, #12]
 8007fd4:	60b9      	str	r1, [r7, #8]
 8007fd6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	4a07      	ldr	r2, [pc, #28]	; (8007ff8 <vApplicationGetTimerTaskMemory+0x2c>)
 8007fdc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	4a06      	ldr	r2, [pc, #24]	; (8007ffc <vApplicationGetTimerTaskMemory+0x30>)
 8007fe2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007fea:	601a      	str	r2, [r3, #0]
}
 8007fec:	bf00      	nop
 8007fee:	3714      	adds	r7, #20
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr
 8007ff8:	2000511c 	.word	0x2000511c
 8007ffc:	20005178 	.word	0x20005178

08008000 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8008000:	b580      	push	{r7, lr}
 8008002:	b086      	sub	sp, #24
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d10a      	bne.n	8008024 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800800e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008012:	f383 8811 	msr	BASEPRI, r3
 8008016:	f3bf 8f6f 	isb	sy
 800801a:	f3bf 8f4f 	dsb	sy
 800801e:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008020:	bf00      	nop
 8008022:	e7fe      	b.n	8008022 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8008024:	2320      	movs	r3, #32
 8008026:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	2b20      	cmp	r3, #32
 800802c:	d00a      	beq.n	8008044 <xEventGroupCreateStatic+0x44>
	__asm volatile
 800802e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008032:	f383 8811 	msr	BASEPRI, r3
 8008036:	f3bf 8f6f 	isb	sy
 800803a:	f3bf 8f4f 	dsb	sy
 800803e:	60fb      	str	r3, [r7, #12]
}
 8008040:	bf00      	nop
 8008042:	e7fe      	b.n	8008042 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d00a      	beq.n	8008064 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	2200      	movs	r2, #0
 8008052:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	3304      	adds	r3, #4
 8008058:	4618      	mov	r0, r3
 800805a:	f000 fa3d 	bl	80084d8 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	2201      	movs	r2, #1
 8008062:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8008064:	697b      	ldr	r3, [r7, #20]
	}
 8008066:	4618      	mov	r0, r3
 8008068:	3718      	adds	r7, #24
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}

0800806e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800806e:	b580      	push	{r7, lr}
 8008070:	b082      	sub	sp, #8
 8008072:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8008074:	2020      	movs	r0, #32
 8008076:	f002 fe37 	bl	800ace8 <pvPortMalloc>
 800807a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d00a      	beq.n	8008098 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2200      	movs	r2, #0
 8008086:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	3304      	adds	r3, #4
 800808c:	4618      	mov	r0, r3
 800808e:	f000 fa23 	bl	80084d8 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8008098:	687b      	ldr	r3, [r7, #4]
	}
 800809a:	4618      	mov	r0, r3
 800809c:	3708      	adds	r7, #8
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}
	...

080080a4 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b090      	sub	sp, #64	; 0x40
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	60f8      	str	r0, [r7, #12]
 80080ac:	60b9      	str	r1, [r7, #8]
 80080ae:	607a      	str	r2, [r7, #4]
 80080b0:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80080b6:	2300      	movs	r3, #0
 80080b8:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80080ba:	2300      	movs	r3, #0
 80080bc:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d10a      	bne.n	80080da <xEventGroupWaitBits+0x36>
	__asm volatile
 80080c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c8:	f383 8811 	msr	BASEPRI, r3
 80080cc:	f3bf 8f6f 	isb	sy
 80080d0:	f3bf 8f4f 	dsb	sy
 80080d4:	623b      	str	r3, [r7, #32]
}
 80080d6:	bf00      	nop
 80080d8:	e7fe      	b.n	80080d8 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d00a      	beq.n	80080fa <xEventGroupWaitBits+0x56>
	__asm volatile
 80080e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080e8:	f383 8811 	msr	BASEPRI, r3
 80080ec:	f3bf 8f6f 	isb	sy
 80080f0:	f3bf 8f4f 	dsb	sy
 80080f4:	61fb      	str	r3, [r7, #28]
}
 80080f6:	bf00      	nop
 80080f8:	e7fe      	b.n	80080f8 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d10a      	bne.n	8008116 <xEventGroupWaitBits+0x72>
	__asm volatile
 8008100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008104:	f383 8811 	msr	BASEPRI, r3
 8008108:	f3bf 8f6f 	isb	sy
 800810c:	f3bf 8f4f 	dsb	sy
 8008110:	61bb      	str	r3, [r7, #24]
}
 8008112:	bf00      	nop
 8008114:	e7fe      	b.n	8008114 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008116:	f001 ff2f 	bl	8009f78 <xTaskGetSchedulerState>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d102      	bne.n	8008126 <xEventGroupWaitBits+0x82>
 8008120:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008122:	2b00      	cmp	r3, #0
 8008124:	d101      	bne.n	800812a <xEventGroupWaitBits+0x86>
 8008126:	2301      	movs	r3, #1
 8008128:	e000      	b.n	800812c <xEventGroupWaitBits+0x88>
 800812a:	2300      	movs	r3, #0
 800812c:	2b00      	cmp	r3, #0
 800812e:	d10a      	bne.n	8008146 <xEventGroupWaitBits+0xa2>
	__asm volatile
 8008130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008134:	f383 8811 	msr	BASEPRI, r3
 8008138:	f3bf 8f6f 	isb	sy
 800813c:	f3bf 8f4f 	dsb	sy
 8008140:	617b      	str	r3, [r7, #20]
}
 8008142:	bf00      	nop
 8008144:	e7fe      	b.n	8008144 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8008146:	f001 fa97 	bl	8009678 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800814a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8008150:	683a      	ldr	r2, [r7, #0]
 8008152:	68b9      	ldr	r1, [r7, #8]
 8008154:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008156:	f000 f988 	bl	800846a <prvTestWaitCondition>
 800815a:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 800815c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800815e:	2b00      	cmp	r3, #0
 8008160:	d00e      	beq.n	8008180 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8008162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008164:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8008166:	2300      	movs	r3, #0
 8008168:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d028      	beq.n	80081c2 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8008170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008172:	681a      	ldr	r2, [r3, #0]
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	43db      	mvns	r3, r3
 8008178:	401a      	ands	r2, r3
 800817a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800817c:	601a      	str	r2, [r3, #0]
 800817e:	e020      	b.n	80081c2 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8008180:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008182:	2b00      	cmp	r3, #0
 8008184:	d104      	bne.n	8008190 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8008186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008188:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800818a:	2301      	movs	r3, #1
 800818c:	633b      	str	r3, [r7, #48]	; 0x30
 800818e:	e018      	b.n	80081c2 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d003      	beq.n	800819e <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8008196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008198:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800819c:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d003      	beq.n	80081ac <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80081a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081a6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80081aa:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80081ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081ae:	1d18      	adds	r0, r3, #4
 80081b0:	68ba      	ldr	r2, [r7, #8]
 80081b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081b4:	4313      	orrs	r3, r2
 80081b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80081b8:	4619      	mov	r1, r3
 80081ba:	f001 fc55 	bl	8009a68 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80081be:	2300      	movs	r3, #0
 80081c0:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80081c2:	f001 fa67 	bl	8009694 <xTaskResumeAll>
 80081c6:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80081c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d031      	beq.n	8008232 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 80081ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d107      	bne.n	80081e4 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 80081d4:	4b19      	ldr	r3, [pc, #100]	; (800823c <xEventGroupWaitBits+0x198>)
 80081d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081da:	601a      	str	r2, [r3, #0]
 80081dc:	f3bf 8f4f 	dsb	sy
 80081e0:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80081e4:	f001 ff54 	bl	800a090 <uxTaskResetEventItemValue>
 80081e8:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80081ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d11a      	bne.n	800822a <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 80081f4:	f002 fc56 	bl	800aaa4 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80081f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80081fe:	683a      	ldr	r2, [r7, #0]
 8008200:	68b9      	ldr	r1, [r7, #8]
 8008202:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008204:	f000 f931 	bl	800846a <prvTestWaitCondition>
 8008208:	4603      	mov	r3, r0
 800820a:	2b00      	cmp	r3, #0
 800820c:	d009      	beq.n	8008222 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d006      	beq.n	8008222 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8008214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008216:	681a      	ldr	r2, [r3, #0]
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	43db      	mvns	r3, r3
 800821c:	401a      	ands	r2, r3
 800821e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008220:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8008222:	2301      	movs	r3, #1
 8008224:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8008226:	f002 fc6d 	bl	800ab04 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800822a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800822c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008230:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8008232:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008234:	4618      	mov	r0, r3
 8008236:	3740      	adds	r7, #64	; 0x40
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}
 800823c:	e000ed04 	.word	0xe000ed04

08008240 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b086      	sub	sp, #24
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
 8008248:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d10a      	bne.n	800826a <xEventGroupClearBits+0x2a>
	__asm volatile
 8008254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008258:	f383 8811 	msr	BASEPRI, r3
 800825c:	f3bf 8f6f 	isb	sy
 8008260:	f3bf 8f4f 	dsb	sy
 8008264:	60fb      	str	r3, [r7, #12]
}
 8008266:	bf00      	nop
 8008268:	e7fe      	b.n	8008268 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008270:	2b00      	cmp	r3, #0
 8008272:	d00a      	beq.n	800828a <xEventGroupClearBits+0x4a>
	__asm volatile
 8008274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008278:	f383 8811 	msr	BASEPRI, r3
 800827c:	f3bf 8f6f 	isb	sy
 8008280:	f3bf 8f4f 	dsb	sy
 8008284:	60bb      	str	r3, [r7, #8]
}
 8008286:	bf00      	nop
 8008288:	e7fe      	b.n	8008288 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 800828a:	f002 fc0b 	bl	800aaa4 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	43db      	mvns	r3, r3
 800829c:	401a      	ands	r2, r3
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 80082a2:	f002 fc2f 	bl	800ab04 <vPortExitCritical>

	return uxReturn;
 80082a6:	693b      	ldr	r3, [r7, #16]
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	3718      	adds	r7, #24
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}

080082b0 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b084      	sub	sp, #16
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80082ba:	2300      	movs	r3, #0
 80082bc:	683a      	ldr	r2, [r7, #0]
 80082be:	6879      	ldr	r1, [r7, #4]
 80082c0:	4804      	ldr	r0, [pc, #16]	; (80082d4 <xEventGroupClearBitsFromISR+0x24>)
 80082c2:	f002 fa9f 	bl	800a804 <xTimerPendFunctionCallFromISR>
 80082c6:	60f8      	str	r0, [r7, #12]

		return xReturn;
 80082c8:	68fb      	ldr	r3, [r7, #12]
	}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3710      	adds	r7, #16
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop
 80082d4:	08008451 	.word	0x08008451

080082d8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 80082d8:	b480      	push	{r7}
 80082da:	b089      	sub	sp, #36	; 0x24
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80082e4:	f3ef 8211 	mrs	r2, BASEPRI
 80082e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ec:	f383 8811 	msr	BASEPRI, r3
 80082f0:	f3bf 8f6f 	isb	sy
 80082f4:	f3bf 8f4f 	dsb	sy
 80082f8:	60fa      	str	r2, [r7, #12]
 80082fa:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80082fc:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80082fe:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8008300:	69fb      	ldr	r3, [r7, #28]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	617b      	str	r3, [r7, #20]
 8008306:	69bb      	ldr	r3, [r7, #24]
 8008308:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008310:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8008312:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8008314:	4618      	mov	r0, r3
 8008316:	3724      	adds	r7, #36	; 0x24
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr

08008320 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b08e      	sub	sp, #56	; 0x38
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800832a:	2300      	movs	r3, #0
 800832c:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8008332:	2300      	movs	r3, #0
 8008334:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d10a      	bne.n	8008352 <xEventGroupSetBits+0x32>
	__asm volatile
 800833c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008340:	f383 8811 	msr	BASEPRI, r3
 8008344:	f3bf 8f6f 	isb	sy
 8008348:	f3bf 8f4f 	dsb	sy
 800834c:	613b      	str	r3, [r7, #16]
}
 800834e:	bf00      	nop
 8008350:	e7fe      	b.n	8008350 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008358:	2b00      	cmp	r3, #0
 800835a:	d00a      	beq.n	8008372 <xEventGroupSetBits+0x52>
	__asm volatile
 800835c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008360:	f383 8811 	msr	BASEPRI, r3
 8008364:	f3bf 8f6f 	isb	sy
 8008368:	f3bf 8f4f 	dsb	sy
 800836c:	60fb      	str	r3, [r7, #12]
}
 800836e:	bf00      	nop
 8008370:	e7fe      	b.n	8008370 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8008372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008374:	3304      	adds	r3, #4
 8008376:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800837a:	3308      	adds	r3, #8
 800837c:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800837e:	f001 f97b 	bl	8009678 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8008382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8008388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800838a:	681a      	ldr	r2, [r3, #0]
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	431a      	orrs	r2, r3
 8008390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008392:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8008394:	e03c      	b.n	8008410 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8008396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800839c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80083a2:	2300      	movs	r3, #0
 80083a4:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80083a6:	69bb      	ldr	r3, [r7, #24]
 80083a8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80083ac:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80083ae:	69bb      	ldr	r3, [r7, #24]
 80083b0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80083b4:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d108      	bne.n	80083d2 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80083c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c2:	681a      	ldr	r2, [r3, #0]
 80083c4:	69bb      	ldr	r3, [r7, #24]
 80083c6:	4013      	ands	r3, r2
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d00b      	beq.n	80083e4 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80083cc:	2301      	movs	r3, #1
 80083ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80083d0:	e008      	b.n	80083e4 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80083d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083d4:	681a      	ldr	r2, [r3, #0]
 80083d6:	69bb      	ldr	r3, [r7, #24]
 80083d8:	4013      	ands	r3, r2
 80083da:	69ba      	ldr	r2, [r7, #24]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d101      	bne.n	80083e4 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80083e0:	2301      	movs	r3, #1
 80083e2:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80083e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d010      	beq.n	800840c <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d003      	beq.n	80083fc <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80083f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80083f6:	69bb      	ldr	r3, [r7, #24]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80083fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008404:	4619      	mov	r1, r3
 8008406:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008408:	f001 fbfa 	bl	8009c00 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800840c:	69fb      	ldr	r3, [r7, #28]
 800840e:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8008410:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008412:	6a3b      	ldr	r3, [r7, #32]
 8008414:	429a      	cmp	r2, r3
 8008416:	d1be      	bne.n	8008396 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8008418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800841e:	43db      	mvns	r3, r3
 8008420:	401a      	ands	r2, r3
 8008422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008424:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8008426:	f001 f935 	bl	8009694 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800842a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800842c:	681b      	ldr	r3, [r3, #0]
}
 800842e:	4618      	mov	r0, r3
 8008430:	3738      	adds	r7, #56	; 0x38
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}

08008436 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8008436:	b580      	push	{r7, lr}
 8008438:	b082      	sub	sp, #8
 800843a:	af00      	add	r7, sp, #0
 800843c:	6078      	str	r0, [r7, #4]
 800843e:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8008440:	6839      	ldr	r1, [r7, #0]
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f7ff ff6c 	bl	8008320 <xEventGroupSetBits>
}
 8008448:	bf00      	nop
 800844a:	3708      	adds	r7, #8
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b082      	sub	sp, #8
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800845a:	6839      	ldr	r1, [r7, #0]
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f7ff feef 	bl	8008240 <xEventGroupClearBits>
}
 8008462:	bf00      	nop
 8008464:	3708      	adds	r7, #8
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}

0800846a <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800846a:	b480      	push	{r7}
 800846c:	b087      	sub	sp, #28
 800846e:	af00      	add	r7, sp, #0
 8008470:	60f8      	str	r0, [r7, #12]
 8008472:	60b9      	str	r1, [r7, #8]
 8008474:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8008476:	2300      	movs	r3, #0
 8008478:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d107      	bne.n	8008490 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8008480:	68fa      	ldr	r2, [r7, #12]
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	4013      	ands	r3, r2
 8008486:	2b00      	cmp	r3, #0
 8008488:	d00a      	beq.n	80084a0 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800848a:	2301      	movs	r3, #1
 800848c:	617b      	str	r3, [r7, #20]
 800848e:	e007      	b.n	80084a0 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8008490:	68fa      	ldr	r2, [r7, #12]
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	4013      	ands	r3, r2
 8008496:	68ba      	ldr	r2, [r7, #8]
 8008498:	429a      	cmp	r2, r3
 800849a:	d101      	bne.n	80084a0 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800849c:	2301      	movs	r3, #1
 800849e:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80084a0:	697b      	ldr	r3, [r7, #20]
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	371c      	adds	r7, #28
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr
	...

080084b0 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b086      	sub	sp, #24
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	68ba      	ldr	r2, [r7, #8]
 80084c0:	68f9      	ldr	r1, [r7, #12]
 80084c2:	4804      	ldr	r0, [pc, #16]	; (80084d4 <xEventGroupSetBitsFromISR+0x24>)
 80084c4:	f002 f99e 	bl	800a804 <xTimerPendFunctionCallFromISR>
 80084c8:	6178      	str	r0, [r7, #20]

		return xReturn;
 80084ca:	697b      	ldr	r3, [r7, #20]
	}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3718      	adds	r7, #24
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}
 80084d4:	08008437 	.word	0x08008437

080084d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80084d8:	b480      	push	{r7}
 80084da:	b083      	sub	sp, #12
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f103 0208 	add.w	r2, r3, #8
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f04f 32ff 	mov.w	r2, #4294967295
 80084f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f103 0208 	add.w	r2, r3, #8
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f103 0208 	add.w	r2, r3, #8
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800850c:	bf00      	nop
 800850e:	370c      	adds	r7, #12
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr

08008518 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008518:	b480      	push	{r7}
 800851a:	b083      	sub	sp, #12
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2200      	movs	r2, #0
 8008524:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008526:	bf00      	nop
 8008528:	370c      	adds	r7, #12
 800852a:	46bd      	mov	sp, r7
 800852c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008530:	4770      	bx	lr

08008532 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008532:	b480      	push	{r7}
 8008534:	b085      	sub	sp, #20
 8008536:	af00      	add	r7, sp, #0
 8008538:	6078      	str	r0, [r7, #4]
 800853a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	68fa      	ldr	r2, [r7, #12]
 8008546:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	689a      	ldr	r2, [r3, #8]
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	683a      	ldr	r2, [r7, #0]
 8008556:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	683a      	ldr	r2, [r7, #0]
 800855c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	1c5a      	adds	r2, r3, #1
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	601a      	str	r2, [r3, #0]
}
 800856e:	bf00      	nop
 8008570:	3714      	adds	r7, #20
 8008572:	46bd      	mov	sp, r7
 8008574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008578:	4770      	bx	lr

0800857a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800857a:	b480      	push	{r7}
 800857c:	b085      	sub	sp, #20
 800857e:	af00      	add	r7, sp, #0
 8008580:	6078      	str	r0, [r7, #4]
 8008582:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008590:	d103      	bne.n	800859a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	691b      	ldr	r3, [r3, #16]
 8008596:	60fb      	str	r3, [r7, #12]
 8008598:	e00c      	b.n	80085b4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	3308      	adds	r3, #8
 800859e:	60fb      	str	r3, [r7, #12]
 80085a0:	e002      	b.n	80085a8 <vListInsert+0x2e>
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	60fb      	str	r3, [r7, #12]
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	68ba      	ldr	r2, [r7, #8]
 80085b0:	429a      	cmp	r2, r3
 80085b2:	d2f6      	bcs.n	80085a2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	685a      	ldr	r2, [r3, #4]
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	685b      	ldr	r3, [r3, #4]
 80085c0:	683a      	ldr	r2, [r7, #0]
 80085c2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	683a      	ldr	r2, [r7, #0]
 80085ce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	687a      	ldr	r2, [r7, #4]
 80085d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	1c5a      	adds	r2, r3, #1
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	601a      	str	r2, [r3, #0]
}
 80085e0:	bf00      	nop
 80085e2:	3714      	adds	r7, #20
 80085e4:	46bd      	mov	sp, r7
 80085e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ea:	4770      	bx	lr

080085ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80085ec:	b480      	push	{r7}
 80085ee:	b085      	sub	sp, #20
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	691b      	ldr	r3, [r3, #16]
 80085f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	687a      	ldr	r2, [r7, #4]
 8008600:	6892      	ldr	r2, [r2, #8]
 8008602:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	689b      	ldr	r3, [r3, #8]
 8008608:	687a      	ldr	r2, [r7, #4]
 800860a:	6852      	ldr	r2, [r2, #4]
 800860c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	687a      	ldr	r2, [r7, #4]
 8008614:	429a      	cmp	r2, r3
 8008616:	d103      	bne.n	8008620 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	689a      	ldr	r2, [r3, #8]
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2200      	movs	r2, #0
 8008624:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	1e5a      	subs	r2, r3, #1
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
}
 8008634:	4618      	mov	r0, r3
 8008636:	3714      	adds	r7, #20
 8008638:	46bd      	mov	sp, r7
 800863a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863e:	4770      	bx	lr

08008640 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b084      	sub	sp, #16
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
 8008648:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d10a      	bne.n	800866a <xQueueGenericReset+0x2a>
	__asm volatile
 8008654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008658:	f383 8811 	msr	BASEPRI, r3
 800865c:	f3bf 8f6f 	isb	sy
 8008660:	f3bf 8f4f 	dsb	sy
 8008664:	60bb      	str	r3, [r7, #8]
}
 8008666:	bf00      	nop
 8008668:	e7fe      	b.n	8008668 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800866a:	f002 fa1b 	bl	800aaa4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008676:	68f9      	ldr	r1, [r7, #12]
 8008678:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800867a:	fb01 f303 	mul.w	r3, r1, r3
 800867e:	441a      	add	r2, r3
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2200      	movs	r2, #0
 8008688:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681a      	ldr	r2, [r3, #0]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681a      	ldr	r2, [r3, #0]
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800869a:	3b01      	subs	r3, #1
 800869c:	68f9      	ldr	r1, [r7, #12]
 800869e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80086a0:	fb01 f303 	mul.w	r3, r1, r3
 80086a4:	441a      	add	r2, r3
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	22ff      	movs	r2, #255	; 0xff
 80086ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	22ff      	movs	r2, #255	; 0xff
 80086b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d114      	bne.n	80086ea <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	691b      	ldr	r3, [r3, #16]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d01a      	beq.n	80086fe <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	3310      	adds	r3, #16
 80086cc:	4618      	mov	r0, r3
 80086ce:	f001 fa33 	bl	8009b38 <xTaskRemoveFromEventList>
 80086d2:	4603      	mov	r3, r0
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d012      	beq.n	80086fe <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80086d8:	4b0c      	ldr	r3, [pc, #48]	; (800870c <xQueueGenericReset+0xcc>)
 80086da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086de:	601a      	str	r2, [r3, #0]
 80086e0:	f3bf 8f4f 	dsb	sy
 80086e4:	f3bf 8f6f 	isb	sy
 80086e8:	e009      	b.n	80086fe <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	3310      	adds	r3, #16
 80086ee:	4618      	mov	r0, r3
 80086f0:	f7ff fef2 	bl	80084d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	3324      	adds	r3, #36	; 0x24
 80086f8:	4618      	mov	r0, r3
 80086fa:	f7ff feed 	bl	80084d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80086fe:	f002 fa01 	bl	800ab04 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008702:	2301      	movs	r3, #1
}
 8008704:	4618      	mov	r0, r3
 8008706:	3710      	adds	r7, #16
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}
 800870c:	e000ed04 	.word	0xe000ed04

08008710 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008710:	b580      	push	{r7, lr}
 8008712:	b08e      	sub	sp, #56	; 0x38
 8008714:	af02      	add	r7, sp, #8
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	607a      	str	r2, [r7, #4]
 800871c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d10a      	bne.n	800873a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008728:	f383 8811 	msr	BASEPRI, r3
 800872c:	f3bf 8f6f 	isb	sy
 8008730:	f3bf 8f4f 	dsb	sy
 8008734:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008736:	bf00      	nop
 8008738:	e7fe      	b.n	8008738 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d10a      	bne.n	8008756 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008744:	f383 8811 	msr	BASEPRI, r3
 8008748:	f3bf 8f6f 	isb	sy
 800874c:	f3bf 8f4f 	dsb	sy
 8008750:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008752:	bf00      	nop
 8008754:	e7fe      	b.n	8008754 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d002      	beq.n	8008762 <xQueueGenericCreateStatic+0x52>
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d001      	beq.n	8008766 <xQueueGenericCreateStatic+0x56>
 8008762:	2301      	movs	r3, #1
 8008764:	e000      	b.n	8008768 <xQueueGenericCreateStatic+0x58>
 8008766:	2300      	movs	r3, #0
 8008768:	2b00      	cmp	r3, #0
 800876a:	d10a      	bne.n	8008782 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800876c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008770:	f383 8811 	msr	BASEPRI, r3
 8008774:	f3bf 8f6f 	isb	sy
 8008778:	f3bf 8f4f 	dsb	sy
 800877c:	623b      	str	r3, [r7, #32]
}
 800877e:	bf00      	nop
 8008780:	e7fe      	b.n	8008780 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d102      	bne.n	800878e <xQueueGenericCreateStatic+0x7e>
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d101      	bne.n	8008792 <xQueueGenericCreateStatic+0x82>
 800878e:	2301      	movs	r3, #1
 8008790:	e000      	b.n	8008794 <xQueueGenericCreateStatic+0x84>
 8008792:	2300      	movs	r3, #0
 8008794:	2b00      	cmp	r3, #0
 8008796:	d10a      	bne.n	80087ae <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800879c:	f383 8811 	msr	BASEPRI, r3
 80087a0:	f3bf 8f6f 	isb	sy
 80087a4:	f3bf 8f4f 	dsb	sy
 80087a8:	61fb      	str	r3, [r7, #28]
}
 80087aa:	bf00      	nop
 80087ac:	e7fe      	b.n	80087ac <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80087ae:	2350      	movs	r3, #80	; 0x50
 80087b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	2b50      	cmp	r3, #80	; 0x50
 80087b6:	d00a      	beq.n	80087ce <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80087b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087bc:	f383 8811 	msr	BASEPRI, r3
 80087c0:	f3bf 8f6f 	isb	sy
 80087c4:	f3bf 8f4f 	dsb	sy
 80087c8:	61bb      	str	r3, [r7, #24]
}
 80087ca:	bf00      	nop
 80087cc:	e7fe      	b.n	80087cc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80087ce:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80087d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d00d      	beq.n	80087f6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80087da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80087e2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80087e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087e8:	9300      	str	r3, [sp, #0]
 80087ea:	4613      	mov	r3, r2
 80087ec:	687a      	ldr	r2, [r7, #4]
 80087ee:	68b9      	ldr	r1, [r7, #8]
 80087f0:	68f8      	ldr	r0, [r7, #12]
 80087f2:	f000 f845 	bl	8008880 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80087f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3730      	adds	r7, #48	; 0x30
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008800:	b580      	push	{r7, lr}
 8008802:	b08a      	sub	sp, #40	; 0x28
 8008804:	af02      	add	r7, sp, #8
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	4613      	mov	r3, r2
 800880c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d10a      	bne.n	800882a <xQueueGenericCreate+0x2a>
	__asm volatile
 8008814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008818:	f383 8811 	msr	BASEPRI, r3
 800881c:	f3bf 8f6f 	isb	sy
 8008820:	f3bf 8f4f 	dsb	sy
 8008824:	613b      	str	r3, [r7, #16]
}
 8008826:	bf00      	nop
 8008828:	e7fe      	b.n	8008828 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d102      	bne.n	8008836 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8008830:	2300      	movs	r3, #0
 8008832:	61fb      	str	r3, [r7, #28]
 8008834:	e004      	b.n	8008840 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	68ba      	ldr	r2, [r7, #8]
 800883a:	fb02 f303 	mul.w	r3, r2, r3
 800883e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008840:	69fb      	ldr	r3, [r7, #28]
 8008842:	3350      	adds	r3, #80	; 0x50
 8008844:	4618      	mov	r0, r3
 8008846:	f002 fa4f 	bl	800ace8 <pvPortMalloc>
 800884a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800884c:	69bb      	ldr	r3, [r7, #24]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d011      	beq.n	8008876 <xQueueGenericCreate+0x76>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008852:	69bb      	ldr	r3, [r7, #24]
 8008854:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	3350      	adds	r3, #80	; 0x50
 800885a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800885c:	69bb      	ldr	r3, [r7, #24]
 800885e:	2200      	movs	r2, #0
 8008860:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008864:	79fa      	ldrb	r2, [r7, #7]
 8008866:	69bb      	ldr	r3, [r7, #24]
 8008868:	9300      	str	r3, [sp, #0]
 800886a:	4613      	mov	r3, r2
 800886c:	697a      	ldr	r2, [r7, #20]
 800886e:	68b9      	ldr	r1, [r7, #8]
 8008870:	68f8      	ldr	r0, [r7, #12]
 8008872:	f000 f805 	bl	8008880 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008876:	69bb      	ldr	r3, [r7, #24]
	}
 8008878:	4618      	mov	r0, r3
 800887a:	3720      	adds	r7, #32
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}

08008880 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b084      	sub	sp, #16
 8008884:	af00      	add	r7, sp, #0
 8008886:	60f8      	str	r0, [r7, #12]
 8008888:	60b9      	str	r1, [r7, #8]
 800888a:	607a      	str	r2, [r7, #4]
 800888c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d103      	bne.n	800889c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008894:	69bb      	ldr	r3, [r7, #24]
 8008896:	69ba      	ldr	r2, [r7, #24]
 8008898:	601a      	str	r2, [r3, #0]
 800889a:	e002      	b.n	80088a2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800889c:	69bb      	ldr	r3, [r7, #24]
 800889e:	687a      	ldr	r2, [r7, #4]
 80088a0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	68fa      	ldr	r2, [r7, #12]
 80088a6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80088a8:	69bb      	ldr	r3, [r7, #24]
 80088aa:	68ba      	ldr	r2, [r7, #8]
 80088ac:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80088ae:	2101      	movs	r1, #1
 80088b0:	69b8      	ldr	r0, [r7, #24]
 80088b2:	f7ff fec5 	bl	8008640 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80088b6:	69bb      	ldr	r3, [r7, #24]
 80088b8:	78fa      	ldrb	r2, [r7, #3]
 80088ba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80088be:	bf00      	nop
 80088c0:	3710      	adds	r7, #16
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}

080088c6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80088c6:	b580      	push	{r7, lr}
 80088c8:	b08a      	sub	sp, #40	; 0x28
 80088ca:	af02      	add	r7, sp, #8
 80088cc:	60f8      	str	r0, [r7, #12]
 80088ce:	60b9      	str	r1, [r7, #8]
 80088d0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d10a      	bne.n	80088ee <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 80088d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088dc:	f383 8811 	msr	BASEPRI, r3
 80088e0:	f3bf 8f6f 	isb	sy
 80088e4:	f3bf 8f4f 	dsb	sy
 80088e8:	61bb      	str	r3, [r7, #24]
}
 80088ea:	bf00      	nop
 80088ec:	e7fe      	b.n	80088ec <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80088ee:	68ba      	ldr	r2, [r7, #8]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d90a      	bls.n	800890c <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80088f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088fa:	f383 8811 	msr	BASEPRI, r3
 80088fe:	f3bf 8f6f 	isb	sy
 8008902:	f3bf 8f4f 	dsb	sy
 8008906:	617b      	str	r3, [r7, #20]
}
 8008908:	bf00      	nop
 800890a:	e7fe      	b.n	800890a <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800890c:	2302      	movs	r3, #2
 800890e:	9300      	str	r3, [sp, #0]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2200      	movs	r2, #0
 8008914:	2100      	movs	r1, #0
 8008916:	68f8      	ldr	r0, [r7, #12]
 8008918:	f7ff fefa 	bl	8008710 <xQueueGenericCreateStatic>
 800891c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800891e:	69fb      	ldr	r3, [r7, #28]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d002      	beq.n	800892a <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008924:	69fb      	ldr	r3, [r7, #28]
 8008926:	68ba      	ldr	r2, [r7, #8]
 8008928:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800892a:	69fb      	ldr	r3, [r7, #28]
	}
 800892c:	4618      	mov	r0, r3
 800892e:	3720      	adds	r7, #32
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}

08008934 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008934:	b580      	push	{r7, lr}
 8008936:	b086      	sub	sp, #24
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
 800893c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d10a      	bne.n	800895a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8008944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008948:	f383 8811 	msr	BASEPRI, r3
 800894c:	f3bf 8f6f 	isb	sy
 8008950:	f3bf 8f4f 	dsb	sy
 8008954:	613b      	str	r3, [r7, #16]
}
 8008956:	bf00      	nop
 8008958:	e7fe      	b.n	8008958 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800895a:	683a      	ldr	r2, [r7, #0]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	429a      	cmp	r2, r3
 8008960:	d90a      	bls.n	8008978 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8008962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008966:	f383 8811 	msr	BASEPRI, r3
 800896a:	f3bf 8f6f 	isb	sy
 800896e:	f3bf 8f4f 	dsb	sy
 8008972:	60fb      	str	r3, [r7, #12]
}
 8008974:	bf00      	nop
 8008976:	e7fe      	b.n	8008976 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008978:	2202      	movs	r2, #2
 800897a:	2100      	movs	r1, #0
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f7ff ff3f 	bl	8008800 <xQueueGenericCreate>
 8008982:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d002      	beq.n	8008990 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	683a      	ldr	r2, [r7, #0]
 800898e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008990:	697b      	ldr	r3, [r7, #20]
	}
 8008992:	4618      	mov	r0, r3
 8008994:	3718      	adds	r7, #24
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}
	...

0800899c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b08e      	sub	sp, #56	; 0x38
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	60f8      	str	r0, [r7, #12]
 80089a4:	60b9      	str	r1, [r7, #8]
 80089a6:	607a      	str	r2, [r7, #4]
 80089a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80089aa:	2300      	movs	r3, #0
 80089ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80089b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d10a      	bne.n	80089ce <xQueueGenericSend+0x32>
	__asm volatile
 80089b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089bc:	f383 8811 	msr	BASEPRI, r3
 80089c0:	f3bf 8f6f 	isb	sy
 80089c4:	f3bf 8f4f 	dsb	sy
 80089c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80089ca:	bf00      	nop
 80089cc:	e7fe      	b.n	80089cc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d103      	bne.n	80089dc <xQueueGenericSend+0x40>
 80089d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d101      	bne.n	80089e0 <xQueueGenericSend+0x44>
 80089dc:	2301      	movs	r3, #1
 80089de:	e000      	b.n	80089e2 <xQueueGenericSend+0x46>
 80089e0:	2300      	movs	r3, #0
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d10a      	bne.n	80089fc <xQueueGenericSend+0x60>
	__asm volatile
 80089e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089ea:	f383 8811 	msr	BASEPRI, r3
 80089ee:	f3bf 8f6f 	isb	sy
 80089f2:	f3bf 8f4f 	dsb	sy
 80089f6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80089f8:	bf00      	nop
 80089fa:	e7fe      	b.n	80089fa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	2b02      	cmp	r3, #2
 8008a00:	d103      	bne.n	8008a0a <xQueueGenericSend+0x6e>
 8008a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d101      	bne.n	8008a0e <xQueueGenericSend+0x72>
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	e000      	b.n	8008a10 <xQueueGenericSend+0x74>
 8008a0e:	2300      	movs	r3, #0
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d10a      	bne.n	8008a2a <xQueueGenericSend+0x8e>
	__asm volatile
 8008a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a18:	f383 8811 	msr	BASEPRI, r3
 8008a1c:	f3bf 8f6f 	isb	sy
 8008a20:	f3bf 8f4f 	dsb	sy
 8008a24:	623b      	str	r3, [r7, #32]
}
 8008a26:	bf00      	nop
 8008a28:	e7fe      	b.n	8008a28 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a2a:	f001 faa5 	bl	8009f78 <xTaskGetSchedulerState>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d102      	bne.n	8008a3a <xQueueGenericSend+0x9e>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d101      	bne.n	8008a3e <xQueueGenericSend+0xa2>
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	e000      	b.n	8008a40 <xQueueGenericSend+0xa4>
 8008a3e:	2300      	movs	r3, #0
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d10a      	bne.n	8008a5a <xQueueGenericSend+0xbe>
	__asm volatile
 8008a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a48:	f383 8811 	msr	BASEPRI, r3
 8008a4c:	f3bf 8f6f 	isb	sy
 8008a50:	f3bf 8f4f 	dsb	sy
 8008a54:	61fb      	str	r3, [r7, #28]
}
 8008a56:	bf00      	nop
 8008a58:	e7fe      	b.n	8008a58 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008a5a:	f002 f823 	bl	800aaa4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d302      	bcc.n	8008a70 <xQueueGenericSend+0xd4>
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	2b02      	cmp	r3, #2
 8008a6e:	d129      	bne.n	8008ac4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008a70:	683a      	ldr	r2, [r7, #0]
 8008a72:	68b9      	ldr	r1, [r7, #8]
 8008a74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a76:	f000 fa2a 	bl	8008ece <prvCopyDataToQueue>
 8008a7a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d010      	beq.n	8008aa6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a86:	3324      	adds	r3, #36	; 0x24
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f001 f855 	bl	8009b38 <xTaskRemoveFromEventList>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d013      	beq.n	8008abc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008a94:	4b3f      	ldr	r3, [pc, #252]	; (8008b94 <xQueueGenericSend+0x1f8>)
 8008a96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a9a:	601a      	str	r2, [r3, #0]
 8008a9c:	f3bf 8f4f 	dsb	sy
 8008aa0:	f3bf 8f6f 	isb	sy
 8008aa4:	e00a      	b.n	8008abc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d007      	beq.n	8008abc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008aac:	4b39      	ldr	r3, [pc, #228]	; (8008b94 <xQueueGenericSend+0x1f8>)
 8008aae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ab2:	601a      	str	r2, [r3, #0]
 8008ab4:	f3bf 8f4f 	dsb	sy
 8008ab8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008abc:	f002 f822 	bl	800ab04 <vPortExitCritical>
				return pdPASS;
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	e063      	b.n	8008b8c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d103      	bne.n	8008ad2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008aca:	f002 f81b 	bl	800ab04 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008ace:	2300      	movs	r3, #0
 8008ad0:	e05c      	b.n	8008b8c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008ad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d106      	bne.n	8008ae6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ad8:	f107 0314 	add.w	r3, r7, #20
 8008adc:	4618      	mov	r0, r3
 8008ade:	f001 f8f1 	bl	8009cc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008ae6:	f002 f80d 	bl	800ab04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008aea:	f000 fdc5 	bl	8009678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008aee:	f001 ffd9 	bl	800aaa4 <vPortEnterCritical>
 8008af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008af4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008af8:	b25b      	sxtb	r3, r3
 8008afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008afe:	d103      	bne.n	8008b08 <xQueueGenericSend+0x16c>
 8008b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b02:	2200      	movs	r2, #0
 8008b04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008b0e:	b25b      	sxtb	r3, r3
 8008b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b14:	d103      	bne.n	8008b1e <xQueueGenericSend+0x182>
 8008b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b18:	2200      	movs	r2, #0
 8008b1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008b1e:	f001 fff1 	bl	800ab04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008b22:	1d3a      	adds	r2, r7, #4
 8008b24:	f107 0314 	add.w	r3, r7, #20
 8008b28:	4611      	mov	r1, r2
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f001 f8e0 	bl	8009cf0 <xTaskCheckForTimeOut>
 8008b30:	4603      	mov	r3, r0
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d124      	bne.n	8008b80 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008b36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b38:	f000 fac1 	bl	80090be <prvIsQueueFull>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d018      	beq.n	8008b74 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b44:	3310      	adds	r3, #16
 8008b46:	687a      	ldr	r2, [r7, #4]
 8008b48:	4611      	mov	r1, r2
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f000 ff68 	bl	8009a20 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008b50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b52:	f000 fa4c 	bl	8008fee <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008b56:	f000 fd9d 	bl	8009694 <xTaskResumeAll>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	f47f af7c 	bne.w	8008a5a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008b62:	4b0c      	ldr	r3, [pc, #48]	; (8008b94 <xQueueGenericSend+0x1f8>)
 8008b64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b68:	601a      	str	r2, [r3, #0]
 8008b6a:	f3bf 8f4f 	dsb	sy
 8008b6e:	f3bf 8f6f 	isb	sy
 8008b72:	e772      	b.n	8008a5a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008b74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b76:	f000 fa3a 	bl	8008fee <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008b7a:	f000 fd8b 	bl	8009694 <xTaskResumeAll>
 8008b7e:	e76c      	b.n	8008a5a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008b80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b82:	f000 fa34 	bl	8008fee <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b86:	f000 fd85 	bl	8009694 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008b8a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3738      	adds	r7, #56	; 0x38
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}
 8008b94:	e000ed04 	.word	0xe000ed04

08008b98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b08e      	sub	sp, #56	; 0x38
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	60f8      	str	r0, [r7, #12]
 8008ba0:	60b9      	str	r1, [r7, #8]
 8008ba2:	607a      	str	r2, [r7, #4]
 8008ba4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d10a      	bne.n	8008bc6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb4:	f383 8811 	msr	BASEPRI, r3
 8008bb8:	f3bf 8f6f 	isb	sy
 8008bbc:	f3bf 8f4f 	dsb	sy
 8008bc0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008bc2:	bf00      	nop
 8008bc4:	e7fe      	b.n	8008bc4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d103      	bne.n	8008bd4 <xQueueGenericSendFromISR+0x3c>
 8008bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d101      	bne.n	8008bd8 <xQueueGenericSendFromISR+0x40>
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	e000      	b.n	8008bda <xQueueGenericSendFromISR+0x42>
 8008bd8:	2300      	movs	r3, #0
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d10a      	bne.n	8008bf4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008be2:	f383 8811 	msr	BASEPRI, r3
 8008be6:	f3bf 8f6f 	isb	sy
 8008bea:	f3bf 8f4f 	dsb	sy
 8008bee:	623b      	str	r3, [r7, #32]
}
 8008bf0:	bf00      	nop
 8008bf2:	e7fe      	b.n	8008bf2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	2b02      	cmp	r3, #2
 8008bf8:	d103      	bne.n	8008c02 <xQueueGenericSendFromISR+0x6a>
 8008bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bfe:	2b01      	cmp	r3, #1
 8008c00:	d101      	bne.n	8008c06 <xQueueGenericSendFromISR+0x6e>
 8008c02:	2301      	movs	r3, #1
 8008c04:	e000      	b.n	8008c08 <xQueueGenericSendFromISR+0x70>
 8008c06:	2300      	movs	r3, #0
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d10a      	bne.n	8008c22 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c10:	f383 8811 	msr	BASEPRI, r3
 8008c14:	f3bf 8f6f 	isb	sy
 8008c18:	f3bf 8f4f 	dsb	sy
 8008c1c:	61fb      	str	r3, [r7, #28]
}
 8008c1e:	bf00      	nop
 8008c20:	e7fe      	b.n	8008c20 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008c22:	f002 f821 	bl	800ac68 <vPortValidateInterruptPriority>
	__asm volatile
 8008c26:	f3ef 8211 	mrs	r2, BASEPRI
 8008c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c2e:	f383 8811 	msr	BASEPRI, r3
 8008c32:	f3bf 8f6f 	isb	sy
 8008c36:	f3bf 8f4f 	dsb	sy
 8008c3a:	61ba      	str	r2, [r7, #24]
 8008c3c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008c3e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008c40:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	d302      	bcc.n	8008c54 <xQueueGenericSendFromISR+0xbc>
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	d12c      	bne.n	8008cae <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008c5e:	683a      	ldr	r2, [r7, #0]
 8008c60:	68b9      	ldr	r1, [r7, #8]
 8008c62:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008c64:	f000 f933 	bl	8008ece <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008c68:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c70:	d112      	bne.n	8008c98 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d016      	beq.n	8008ca8 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c7c:	3324      	adds	r3, #36	; 0x24
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f000 ff5a 	bl	8009b38 <xTaskRemoveFromEventList>
 8008c84:	4603      	mov	r3, r0
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d00e      	beq.n	8008ca8 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d00b      	beq.n	8008ca8 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2201      	movs	r2, #1
 8008c94:	601a      	str	r2, [r3, #0]
 8008c96:	e007      	b.n	8008ca8 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008c98:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008c9c:	3301      	adds	r3, #1
 8008c9e:	b2db      	uxtb	r3, r3
 8008ca0:	b25a      	sxtb	r2, r3
 8008ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ca4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008cac:	e001      	b.n	8008cb2 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	637b      	str	r3, [r7, #52]	; 0x34
 8008cb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cb4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	f383 8811 	msr	BASEPRI, r3
}
 8008cbc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008cbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3738      	adds	r7, #56	; 0x38
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}

08008cc8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b08c      	sub	sp, #48	; 0x30
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	60f8      	str	r0, [r7, #12]
 8008cd0:	60b9      	str	r1, [r7, #8]
 8008cd2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d10a      	bne.n	8008cf8 <xQueueReceive+0x30>
	__asm volatile
 8008ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ce6:	f383 8811 	msr	BASEPRI, r3
 8008cea:	f3bf 8f6f 	isb	sy
 8008cee:	f3bf 8f4f 	dsb	sy
 8008cf2:	623b      	str	r3, [r7, #32]
}
 8008cf4:	bf00      	nop
 8008cf6:	e7fe      	b.n	8008cf6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d103      	bne.n	8008d06 <xQueueReceive+0x3e>
 8008cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d101      	bne.n	8008d0a <xQueueReceive+0x42>
 8008d06:	2301      	movs	r3, #1
 8008d08:	e000      	b.n	8008d0c <xQueueReceive+0x44>
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d10a      	bne.n	8008d26 <xQueueReceive+0x5e>
	__asm volatile
 8008d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d14:	f383 8811 	msr	BASEPRI, r3
 8008d18:	f3bf 8f6f 	isb	sy
 8008d1c:	f3bf 8f4f 	dsb	sy
 8008d20:	61fb      	str	r3, [r7, #28]
}
 8008d22:	bf00      	nop
 8008d24:	e7fe      	b.n	8008d24 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d26:	f001 f927 	bl	8009f78 <xTaskGetSchedulerState>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d102      	bne.n	8008d36 <xQueueReceive+0x6e>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d101      	bne.n	8008d3a <xQueueReceive+0x72>
 8008d36:	2301      	movs	r3, #1
 8008d38:	e000      	b.n	8008d3c <xQueueReceive+0x74>
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d10a      	bne.n	8008d56 <xQueueReceive+0x8e>
	__asm volatile
 8008d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d44:	f383 8811 	msr	BASEPRI, r3
 8008d48:	f3bf 8f6f 	isb	sy
 8008d4c:	f3bf 8f4f 	dsb	sy
 8008d50:	61bb      	str	r3, [r7, #24]
}
 8008d52:	bf00      	nop
 8008d54:	e7fe      	b.n	8008d54 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008d56:	f001 fea5 	bl	800aaa4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d5e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d01f      	beq.n	8008da6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008d66:	68b9      	ldr	r1, [r7, #8]
 8008d68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d6a:	f000 f91a 	bl	8008fa2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d70:	1e5a      	subs	r2, r3, #1
 8008d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d74:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d78:	691b      	ldr	r3, [r3, #16]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d00f      	beq.n	8008d9e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d80:	3310      	adds	r3, #16
 8008d82:	4618      	mov	r0, r3
 8008d84:	f000 fed8 	bl	8009b38 <xTaskRemoveFromEventList>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d007      	beq.n	8008d9e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008d8e:	4b3d      	ldr	r3, [pc, #244]	; (8008e84 <xQueueReceive+0x1bc>)
 8008d90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d94:	601a      	str	r2, [r3, #0]
 8008d96:	f3bf 8f4f 	dsb	sy
 8008d9a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008d9e:	f001 feb1 	bl	800ab04 <vPortExitCritical>
				return pdPASS;
 8008da2:	2301      	movs	r3, #1
 8008da4:	e069      	b.n	8008e7a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d103      	bne.n	8008db4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008dac:	f001 feaa 	bl	800ab04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008db0:	2300      	movs	r3, #0
 8008db2:	e062      	b.n	8008e7a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d106      	bne.n	8008dc8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008dba:	f107 0310 	add.w	r3, r7, #16
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f000 ff80 	bl	8009cc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008dc8:	f001 fe9c 	bl	800ab04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008dcc:	f000 fc54 	bl	8009678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008dd0:	f001 fe68 	bl	800aaa4 <vPortEnterCritical>
 8008dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dd6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008dda:	b25b      	sxtb	r3, r3
 8008ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008de0:	d103      	bne.n	8008dea <xQueueReceive+0x122>
 8008de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008de4:	2200      	movs	r2, #0
 8008de6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008df0:	b25b      	sxtb	r3, r3
 8008df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008df6:	d103      	bne.n	8008e00 <xQueueReceive+0x138>
 8008df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008e00:	f001 fe80 	bl	800ab04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e04:	1d3a      	adds	r2, r7, #4
 8008e06:	f107 0310 	add.w	r3, r7, #16
 8008e0a:	4611      	mov	r1, r2
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f000 ff6f 	bl	8009cf0 <xTaskCheckForTimeOut>
 8008e12:	4603      	mov	r3, r0
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d123      	bne.n	8008e60 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e1a:	f000 f93a 	bl	8009092 <prvIsQueueEmpty>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d017      	beq.n	8008e54 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e26:	3324      	adds	r3, #36	; 0x24
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	4611      	mov	r1, r2
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f000 fdf7 	bl	8009a20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008e32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e34:	f000 f8db 	bl	8008fee <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008e38:	f000 fc2c 	bl	8009694 <xTaskResumeAll>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d189      	bne.n	8008d56 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008e42:	4b10      	ldr	r3, [pc, #64]	; (8008e84 <xQueueReceive+0x1bc>)
 8008e44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e48:	601a      	str	r2, [r3, #0]
 8008e4a:	f3bf 8f4f 	dsb	sy
 8008e4e:	f3bf 8f6f 	isb	sy
 8008e52:	e780      	b.n	8008d56 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008e54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e56:	f000 f8ca 	bl	8008fee <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008e5a:	f000 fc1b 	bl	8009694 <xTaskResumeAll>
 8008e5e:	e77a      	b.n	8008d56 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008e60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e62:	f000 f8c4 	bl	8008fee <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008e66:	f000 fc15 	bl	8009694 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e6c:	f000 f911 	bl	8009092 <prvIsQueueEmpty>
 8008e70:	4603      	mov	r3, r0
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f43f af6f 	beq.w	8008d56 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008e78:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3730      	adds	r7, #48	; 0x30
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}
 8008e82:	bf00      	nop
 8008e84:	e000ed04 	.word	0xe000ed04

08008e88 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b084      	sub	sp, #16
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d10a      	bne.n	8008eb0 <vQueueDelete+0x28>
	__asm volatile
 8008e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e9e:	f383 8811 	msr	BASEPRI, r3
 8008ea2:	f3bf 8f6f 	isb	sy
 8008ea6:	f3bf 8f4f 	dsb	sy
 8008eaa:	60bb      	str	r3, [r7, #8]
}
 8008eac:	bf00      	nop
 8008eae:	e7fe      	b.n	8008eae <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008eb0:	68f8      	ldr	r0, [r7, #12]
 8008eb2:	f000 f947 	bl	8009144 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d102      	bne.n	8008ec6 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8008ec0:	68f8      	ldr	r0, [r7, #12]
 8008ec2:	f001 ffd5 	bl	800ae70 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008ec6:	bf00      	nop
 8008ec8:	3710      	adds	r7, #16
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}

08008ece <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008ece:	b580      	push	{r7, lr}
 8008ed0:	b086      	sub	sp, #24
 8008ed2:	af00      	add	r7, sp, #0
 8008ed4:	60f8      	str	r0, [r7, #12]
 8008ed6:	60b9      	str	r1, [r7, #8]
 8008ed8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008eda:	2300      	movs	r3, #0
 8008edc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ee2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d10d      	bne.n	8008f08 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d14d      	bne.n	8008f90 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	689b      	ldr	r3, [r3, #8]
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f001 f85b 	bl	8009fb4 <xTaskPriorityDisinherit>
 8008efe:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2200      	movs	r2, #0
 8008f04:	609a      	str	r2, [r3, #8]
 8008f06:	e043      	b.n	8008f90 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d119      	bne.n	8008f42 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	6858      	ldr	r0, [r3, #4]
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f16:	461a      	mov	r2, r3
 8008f18:	68b9      	ldr	r1, [r7, #8]
 8008f1a:	f002 f8e3 	bl	800b0e4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	685a      	ldr	r2, [r3, #4]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f26:	441a      	add	r2, r3
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	685a      	ldr	r2, [r3, #4]
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	689b      	ldr	r3, [r3, #8]
 8008f34:	429a      	cmp	r2, r3
 8008f36:	d32b      	bcc.n	8008f90 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	605a      	str	r2, [r3, #4]
 8008f40:	e026      	b.n	8008f90 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	68d8      	ldr	r0, [r3, #12]
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f4a:	461a      	mov	r2, r3
 8008f4c:	68b9      	ldr	r1, [r7, #8]
 8008f4e:	f002 f8c9 	bl	800b0e4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	68da      	ldr	r2, [r3, #12]
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f5a:	425b      	negs	r3, r3
 8008f5c:	441a      	add	r2, r3
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	68da      	ldr	r2, [r3, #12]
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	d207      	bcs.n	8008f7e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	689a      	ldr	r2, [r3, #8]
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f76:	425b      	negs	r3, r3
 8008f78:	441a      	add	r2, r3
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2b02      	cmp	r3, #2
 8008f82:	d105      	bne.n	8008f90 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008f84:	693b      	ldr	r3, [r7, #16]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d002      	beq.n	8008f90 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	3b01      	subs	r3, #1
 8008f8e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	1c5a      	adds	r2, r3, #1
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008f98:	697b      	ldr	r3, [r7, #20]
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3718      	adds	r7, #24
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}

08008fa2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008fa2:	b580      	push	{r7, lr}
 8008fa4:	b082      	sub	sp, #8
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
 8008faa:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d018      	beq.n	8008fe6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	68da      	ldr	r2, [r3, #12]
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fbc:	441a      	add	r2, r3
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	68da      	ldr	r2, [r3, #12]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	689b      	ldr	r3, [r3, #8]
 8008fca:	429a      	cmp	r2, r3
 8008fcc:	d303      	bcc.n	8008fd6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	68d9      	ldr	r1, [r3, #12]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fde:	461a      	mov	r2, r3
 8008fe0:	6838      	ldr	r0, [r7, #0]
 8008fe2:	f002 f87f 	bl	800b0e4 <memcpy>
	}
}
 8008fe6:	bf00      	nop
 8008fe8:	3708      	adds	r7, #8
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}

08008fee <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008fee:	b580      	push	{r7, lr}
 8008ff0:	b084      	sub	sp, #16
 8008ff2:	af00      	add	r7, sp, #0
 8008ff4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008ff6:	f001 fd55 	bl	800aaa4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009000:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009002:	e011      	b.n	8009028 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009008:	2b00      	cmp	r3, #0
 800900a:	d012      	beq.n	8009032 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	3324      	adds	r3, #36	; 0x24
 8009010:	4618      	mov	r0, r3
 8009012:	f000 fd91 	bl	8009b38 <xTaskRemoveFromEventList>
 8009016:	4603      	mov	r3, r0
 8009018:	2b00      	cmp	r3, #0
 800901a:	d001      	beq.n	8009020 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800901c:	f000 feca 	bl	8009db4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009020:	7bfb      	ldrb	r3, [r7, #15]
 8009022:	3b01      	subs	r3, #1
 8009024:	b2db      	uxtb	r3, r3
 8009026:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009028:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800902c:	2b00      	cmp	r3, #0
 800902e:	dce9      	bgt.n	8009004 <prvUnlockQueue+0x16>
 8009030:	e000      	b.n	8009034 <prvUnlockQueue+0x46>
					break;
 8009032:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	22ff      	movs	r2, #255	; 0xff
 8009038:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800903c:	f001 fd62 	bl	800ab04 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009040:	f001 fd30 	bl	800aaa4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800904a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800904c:	e011      	b.n	8009072 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	691b      	ldr	r3, [r3, #16]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d012      	beq.n	800907c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	3310      	adds	r3, #16
 800905a:	4618      	mov	r0, r3
 800905c:	f000 fd6c 	bl	8009b38 <xTaskRemoveFromEventList>
 8009060:	4603      	mov	r3, r0
 8009062:	2b00      	cmp	r3, #0
 8009064:	d001      	beq.n	800906a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009066:	f000 fea5 	bl	8009db4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800906a:	7bbb      	ldrb	r3, [r7, #14]
 800906c:	3b01      	subs	r3, #1
 800906e:	b2db      	uxtb	r3, r3
 8009070:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009072:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009076:	2b00      	cmp	r3, #0
 8009078:	dce9      	bgt.n	800904e <prvUnlockQueue+0x60>
 800907a:	e000      	b.n	800907e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800907c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	22ff      	movs	r2, #255	; 0xff
 8009082:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009086:	f001 fd3d 	bl	800ab04 <vPortExitCritical>
}
 800908a:	bf00      	nop
 800908c:	3710      	adds	r7, #16
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}

08009092 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009092:	b580      	push	{r7, lr}
 8009094:	b084      	sub	sp, #16
 8009096:	af00      	add	r7, sp, #0
 8009098:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800909a:	f001 fd03 	bl	800aaa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d102      	bne.n	80090ac <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80090a6:	2301      	movs	r3, #1
 80090a8:	60fb      	str	r3, [r7, #12]
 80090aa:	e001      	b.n	80090b0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80090ac:	2300      	movs	r3, #0
 80090ae:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80090b0:	f001 fd28 	bl	800ab04 <vPortExitCritical>

	return xReturn;
 80090b4:	68fb      	ldr	r3, [r7, #12]
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3710      	adds	r7, #16
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}

080090be <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80090be:	b580      	push	{r7, lr}
 80090c0:	b084      	sub	sp, #16
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80090c6:	f001 fced 	bl	800aaa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090d2:	429a      	cmp	r2, r3
 80090d4:	d102      	bne.n	80090dc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80090d6:	2301      	movs	r3, #1
 80090d8:	60fb      	str	r3, [r7, #12]
 80090da:	e001      	b.n	80090e0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80090dc:	2300      	movs	r3, #0
 80090de:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80090e0:	f001 fd10 	bl	800ab04 <vPortExitCritical>

	return xReturn;
 80090e4:	68fb      	ldr	r3, [r7, #12]
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3710      	adds	r7, #16
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd80      	pop	{r7, pc}
	...

080090f0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80090f0:	b480      	push	{r7}
 80090f2:	b085      	sub	sp, #20
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
 80090f8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80090fa:	2300      	movs	r3, #0
 80090fc:	60fb      	str	r3, [r7, #12]
 80090fe:	e014      	b.n	800912a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009100:	4a0f      	ldr	r2, [pc, #60]	; (8009140 <vQueueAddToRegistry+0x50>)
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d10b      	bne.n	8009124 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800910c:	490c      	ldr	r1, [pc, #48]	; (8009140 <vQueueAddToRegistry+0x50>)
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	683a      	ldr	r2, [r7, #0]
 8009112:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009116:	4a0a      	ldr	r2, [pc, #40]	; (8009140 <vQueueAddToRegistry+0x50>)
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	00db      	lsls	r3, r3, #3
 800911c:	4413      	add	r3, r2
 800911e:	687a      	ldr	r2, [r7, #4]
 8009120:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009122:	e006      	b.n	8009132 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	3301      	adds	r3, #1
 8009128:	60fb      	str	r3, [r7, #12]
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	2b07      	cmp	r3, #7
 800912e:	d9e7      	bls.n	8009100 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009130:	bf00      	nop
 8009132:	bf00      	nop
 8009134:	3714      	adds	r7, #20
 8009136:	46bd      	mov	sp, r7
 8009138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913c:	4770      	bx	lr
 800913e:	bf00      	nop
 8009140:	20009e48 	.word	0x20009e48

08009144 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009144:	b480      	push	{r7}
 8009146:	b085      	sub	sp, #20
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800914c:	2300      	movs	r3, #0
 800914e:	60fb      	str	r3, [r7, #12]
 8009150:	e016      	b.n	8009180 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009152:	4a10      	ldr	r2, [pc, #64]	; (8009194 <vQueueUnregisterQueue+0x50>)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	00db      	lsls	r3, r3, #3
 8009158:	4413      	add	r3, r2
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	687a      	ldr	r2, [r7, #4]
 800915e:	429a      	cmp	r2, r3
 8009160:	d10b      	bne.n	800917a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009162:	4a0c      	ldr	r2, [pc, #48]	; (8009194 <vQueueUnregisterQueue+0x50>)
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	2100      	movs	r1, #0
 8009168:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800916c:	4a09      	ldr	r2, [pc, #36]	; (8009194 <vQueueUnregisterQueue+0x50>)
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	00db      	lsls	r3, r3, #3
 8009172:	4413      	add	r3, r2
 8009174:	2200      	movs	r2, #0
 8009176:	605a      	str	r2, [r3, #4]
				break;
 8009178:	e006      	b.n	8009188 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	3301      	adds	r3, #1
 800917e:	60fb      	str	r3, [r7, #12]
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2b07      	cmp	r3, #7
 8009184:	d9e5      	bls.n	8009152 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009186:	bf00      	nop
 8009188:	bf00      	nop
 800918a:	3714      	adds	r7, #20
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr
 8009194:	20009e48 	.word	0x20009e48

08009198 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009198:	b580      	push	{r7, lr}
 800919a:	b086      	sub	sp, #24
 800919c:	af00      	add	r7, sp, #0
 800919e:	60f8      	str	r0, [r7, #12]
 80091a0:	60b9      	str	r1, [r7, #8]
 80091a2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80091a8:	f001 fc7c 	bl	800aaa4 <vPortEnterCritical>
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80091b2:	b25b      	sxtb	r3, r3
 80091b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091b8:	d103      	bne.n	80091c2 <vQueueWaitForMessageRestricted+0x2a>
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	2200      	movs	r2, #0
 80091be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80091c8:	b25b      	sxtb	r3, r3
 80091ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091ce:	d103      	bne.n	80091d8 <vQueueWaitForMessageRestricted+0x40>
 80091d0:	697b      	ldr	r3, [r7, #20]
 80091d2:	2200      	movs	r2, #0
 80091d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80091d8:	f001 fc94 	bl	800ab04 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80091dc:	697b      	ldr	r3, [r7, #20]
 80091de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d106      	bne.n	80091f2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80091e4:	697b      	ldr	r3, [r7, #20]
 80091e6:	3324      	adds	r3, #36	; 0x24
 80091e8:	687a      	ldr	r2, [r7, #4]
 80091ea:	68b9      	ldr	r1, [r7, #8]
 80091ec:	4618      	mov	r0, r3
 80091ee:	f000 fc77 	bl	8009ae0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80091f2:	6978      	ldr	r0, [r7, #20]
 80091f4:	f7ff fefb 	bl	8008fee <prvUnlockQueue>
	}
 80091f8:	bf00      	nop
 80091fa:	3718      	adds	r7, #24
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd80      	pop	{r7, pc}

08009200 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009200:	b580      	push	{r7, lr}
 8009202:	b08e      	sub	sp, #56	; 0x38
 8009204:	af04      	add	r7, sp, #16
 8009206:	60f8      	str	r0, [r7, #12]
 8009208:	60b9      	str	r1, [r7, #8]
 800920a:	607a      	str	r2, [r7, #4]
 800920c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800920e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009210:	2b00      	cmp	r3, #0
 8009212:	d10a      	bne.n	800922a <xTaskCreateStatic+0x2a>
	__asm volatile
 8009214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009218:	f383 8811 	msr	BASEPRI, r3
 800921c:	f3bf 8f6f 	isb	sy
 8009220:	f3bf 8f4f 	dsb	sy
 8009224:	623b      	str	r3, [r7, #32]
}
 8009226:	bf00      	nop
 8009228:	e7fe      	b.n	8009228 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800922a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800922c:	2b00      	cmp	r3, #0
 800922e:	d10a      	bne.n	8009246 <xTaskCreateStatic+0x46>
	__asm volatile
 8009230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009234:	f383 8811 	msr	BASEPRI, r3
 8009238:	f3bf 8f6f 	isb	sy
 800923c:	f3bf 8f4f 	dsb	sy
 8009240:	61fb      	str	r3, [r7, #28]
}
 8009242:	bf00      	nop
 8009244:	e7fe      	b.n	8009244 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009246:	235c      	movs	r3, #92	; 0x5c
 8009248:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	2b5c      	cmp	r3, #92	; 0x5c
 800924e:	d00a      	beq.n	8009266 <xTaskCreateStatic+0x66>
	__asm volatile
 8009250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009254:	f383 8811 	msr	BASEPRI, r3
 8009258:	f3bf 8f6f 	isb	sy
 800925c:	f3bf 8f4f 	dsb	sy
 8009260:	61bb      	str	r3, [r7, #24]
}
 8009262:	bf00      	nop
 8009264:	e7fe      	b.n	8009264 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009266:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800926a:	2b00      	cmp	r3, #0
 800926c:	d01e      	beq.n	80092ac <xTaskCreateStatic+0xac>
 800926e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009270:	2b00      	cmp	r3, #0
 8009272:	d01b      	beq.n	80092ac <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009276:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800927a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800927c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800927e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009280:	2202      	movs	r2, #2
 8009282:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009286:	2300      	movs	r3, #0
 8009288:	9303      	str	r3, [sp, #12]
 800928a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800928c:	9302      	str	r3, [sp, #8]
 800928e:	f107 0314 	add.w	r3, r7, #20
 8009292:	9301      	str	r3, [sp, #4]
 8009294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009296:	9300      	str	r3, [sp, #0]
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	687a      	ldr	r2, [r7, #4]
 800929c:	68b9      	ldr	r1, [r7, #8]
 800929e:	68f8      	ldr	r0, [r7, #12]
 80092a0:	f000 f850 	bl	8009344 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80092a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80092a6:	f000 f8dd 	bl	8009464 <prvAddNewTaskToReadyList>
 80092aa:	e001      	b.n	80092b0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80092ac:	2300      	movs	r3, #0
 80092ae:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80092b0:	697b      	ldr	r3, [r7, #20]
	}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3728      	adds	r7, #40	; 0x28
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}

080092ba <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80092ba:	b580      	push	{r7, lr}
 80092bc:	b08c      	sub	sp, #48	; 0x30
 80092be:	af04      	add	r7, sp, #16
 80092c0:	60f8      	str	r0, [r7, #12]
 80092c2:	60b9      	str	r1, [r7, #8]
 80092c4:	603b      	str	r3, [r7, #0]
 80092c6:	4613      	mov	r3, r2
 80092c8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80092ca:	88fb      	ldrh	r3, [r7, #6]
 80092cc:	009b      	lsls	r3, r3, #2
 80092ce:	4618      	mov	r0, r3
 80092d0:	f001 fd0a 	bl	800ace8 <pvPortMalloc>
 80092d4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d00e      	beq.n	80092fa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80092dc:	205c      	movs	r0, #92	; 0x5c
 80092de:	f001 fd03 	bl	800ace8 <pvPortMalloc>
 80092e2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80092e4:	69fb      	ldr	r3, [r7, #28]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d003      	beq.n	80092f2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80092ea:	69fb      	ldr	r3, [r7, #28]
 80092ec:	697a      	ldr	r2, [r7, #20]
 80092ee:	631a      	str	r2, [r3, #48]	; 0x30
 80092f0:	e005      	b.n	80092fe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80092f2:	6978      	ldr	r0, [r7, #20]
 80092f4:	f001 fdbc 	bl	800ae70 <vPortFree>
 80092f8:	e001      	b.n	80092fe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80092fa:	2300      	movs	r3, #0
 80092fc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80092fe:	69fb      	ldr	r3, [r7, #28]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d017      	beq.n	8009334 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009304:	69fb      	ldr	r3, [r7, #28]
 8009306:	2200      	movs	r2, #0
 8009308:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800930c:	88fa      	ldrh	r2, [r7, #6]
 800930e:	2300      	movs	r3, #0
 8009310:	9303      	str	r3, [sp, #12]
 8009312:	69fb      	ldr	r3, [r7, #28]
 8009314:	9302      	str	r3, [sp, #8]
 8009316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009318:	9301      	str	r3, [sp, #4]
 800931a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800931c:	9300      	str	r3, [sp, #0]
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	68b9      	ldr	r1, [r7, #8]
 8009322:	68f8      	ldr	r0, [r7, #12]
 8009324:	f000 f80e 	bl	8009344 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009328:	69f8      	ldr	r0, [r7, #28]
 800932a:	f000 f89b 	bl	8009464 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800932e:	2301      	movs	r3, #1
 8009330:	61bb      	str	r3, [r7, #24]
 8009332:	e002      	b.n	800933a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009334:	f04f 33ff 	mov.w	r3, #4294967295
 8009338:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800933a:	69bb      	ldr	r3, [r7, #24]
	}
 800933c:	4618      	mov	r0, r3
 800933e:	3720      	adds	r7, #32
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}

08009344 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b088      	sub	sp, #32
 8009348:	af00      	add	r7, sp, #0
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	60b9      	str	r1, [r7, #8]
 800934e:	607a      	str	r2, [r7, #4]
 8009350:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009354:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	009b      	lsls	r3, r3, #2
 800935a:	461a      	mov	r2, r3
 800935c:	21a5      	movs	r1, #165	; 0xa5
 800935e:	f001 fecf 	bl	800b100 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009364:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800936c:	3b01      	subs	r3, #1
 800936e:	009b      	lsls	r3, r3, #2
 8009370:	4413      	add	r3, r2
 8009372:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009374:	69bb      	ldr	r3, [r7, #24]
 8009376:	f023 0307 	bic.w	r3, r3, #7
 800937a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800937c:	69bb      	ldr	r3, [r7, #24]
 800937e:	f003 0307 	and.w	r3, r3, #7
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00a      	beq.n	800939c <prvInitialiseNewTask+0x58>
	__asm volatile
 8009386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800938a:	f383 8811 	msr	BASEPRI, r3
 800938e:	f3bf 8f6f 	isb	sy
 8009392:	f3bf 8f4f 	dsb	sy
 8009396:	617b      	str	r3, [r7, #20]
}
 8009398:	bf00      	nop
 800939a:	e7fe      	b.n	800939a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d01f      	beq.n	80093e2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80093a2:	2300      	movs	r3, #0
 80093a4:	61fb      	str	r3, [r7, #28]
 80093a6:	e012      	b.n	80093ce <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80093a8:	68ba      	ldr	r2, [r7, #8]
 80093aa:	69fb      	ldr	r3, [r7, #28]
 80093ac:	4413      	add	r3, r2
 80093ae:	7819      	ldrb	r1, [r3, #0]
 80093b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093b2:	69fb      	ldr	r3, [r7, #28]
 80093b4:	4413      	add	r3, r2
 80093b6:	3334      	adds	r3, #52	; 0x34
 80093b8:	460a      	mov	r2, r1
 80093ba:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80093bc:	68ba      	ldr	r2, [r7, #8]
 80093be:	69fb      	ldr	r3, [r7, #28]
 80093c0:	4413      	add	r3, r2
 80093c2:	781b      	ldrb	r3, [r3, #0]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d006      	beq.n	80093d6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80093c8:	69fb      	ldr	r3, [r7, #28]
 80093ca:	3301      	adds	r3, #1
 80093cc:	61fb      	str	r3, [r7, #28]
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	2b0f      	cmp	r3, #15
 80093d2:	d9e9      	bls.n	80093a8 <prvInitialiseNewTask+0x64>
 80093d4:	e000      	b.n	80093d8 <prvInitialiseNewTask+0x94>
			{
				break;
 80093d6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80093d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093da:	2200      	movs	r2, #0
 80093dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80093e0:	e003      	b.n	80093ea <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80093e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093e4:	2200      	movs	r2, #0
 80093e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80093ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093ec:	2b37      	cmp	r3, #55	; 0x37
 80093ee:	d901      	bls.n	80093f4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80093f0:	2337      	movs	r3, #55	; 0x37
 80093f2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80093f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093f8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80093fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093fe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009402:	2200      	movs	r2, #0
 8009404:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009408:	3304      	adds	r3, #4
 800940a:	4618      	mov	r0, r3
 800940c:	f7ff f884 	bl	8008518 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009412:	3318      	adds	r3, #24
 8009414:	4618      	mov	r0, r3
 8009416:	f7ff f87f 	bl	8008518 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800941a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800941c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800941e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009422:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009428:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800942a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800942c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800942e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009432:	2200      	movs	r2, #0
 8009434:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009438:	2200      	movs	r2, #0
 800943a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800943e:	683a      	ldr	r2, [r7, #0]
 8009440:	68f9      	ldr	r1, [r7, #12]
 8009442:	69b8      	ldr	r0, [r7, #24]
 8009444:	f001 f9fe 	bl	800a844 <pxPortInitialiseStack>
 8009448:	4602      	mov	r2, r0
 800944a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800944c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800944e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009450:	2b00      	cmp	r3, #0
 8009452:	d002      	beq.n	800945a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009456:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009458:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800945a:	bf00      	nop
 800945c:	3720      	adds	r7, #32
 800945e:	46bd      	mov	sp, r7
 8009460:	bd80      	pop	{r7, pc}
	...

08009464 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b082      	sub	sp, #8
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800946c:	f001 fb1a 	bl	800aaa4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009470:	4b2d      	ldr	r3, [pc, #180]	; (8009528 <prvAddNewTaskToReadyList+0xc4>)
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	3301      	adds	r3, #1
 8009476:	4a2c      	ldr	r2, [pc, #176]	; (8009528 <prvAddNewTaskToReadyList+0xc4>)
 8009478:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800947a:	4b2c      	ldr	r3, [pc, #176]	; (800952c <prvAddNewTaskToReadyList+0xc8>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d109      	bne.n	8009496 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009482:	4a2a      	ldr	r2, [pc, #168]	; (800952c <prvAddNewTaskToReadyList+0xc8>)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009488:	4b27      	ldr	r3, [pc, #156]	; (8009528 <prvAddNewTaskToReadyList+0xc4>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	2b01      	cmp	r3, #1
 800948e:	d110      	bne.n	80094b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009490:	f000 fcb4 	bl	8009dfc <prvInitialiseTaskLists>
 8009494:	e00d      	b.n	80094b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009496:	4b26      	ldr	r3, [pc, #152]	; (8009530 <prvAddNewTaskToReadyList+0xcc>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d109      	bne.n	80094b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800949e:	4b23      	ldr	r3, [pc, #140]	; (800952c <prvAddNewTaskToReadyList+0xc8>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094a8:	429a      	cmp	r2, r3
 80094aa:	d802      	bhi.n	80094b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80094ac:	4a1f      	ldr	r2, [pc, #124]	; (800952c <prvAddNewTaskToReadyList+0xc8>)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80094b2:	4b20      	ldr	r3, [pc, #128]	; (8009534 <prvAddNewTaskToReadyList+0xd0>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	3301      	adds	r3, #1
 80094b8:	4a1e      	ldr	r2, [pc, #120]	; (8009534 <prvAddNewTaskToReadyList+0xd0>)
 80094ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80094bc:	4b1d      	ldr	r3, [pc, #116]	; (8009534 <prvAddNewTaskToReadyList+0xd0>)
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094c8:	4b1b      	ldr	r3, [pc, #108]	; (8009538 <prvAddNewTaskToReadyList+0xd4>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	429a      	cmp	r2, r3
 80094ce:	d903      	bls.n	80094d8 <prvAddNewTaskToReadyList+0x74>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094d4:	4a18      	ldr	r2, [pc, #96]	; (8009538 <prvAddNewTaskToReadyList+0xd4>)
 80094d6:	6013      	str	r3, [r2, #0]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094dc:	4613      	mov	r3, r2
 80094de:	009b      	lsls	r3, r3, #2
 80094e0:	4413      	add	r3, r2
 80094e2:	009b      	lsls	r3, r3, #2
 80094e4:	4a15      	ldr	r2, [pc, #84]	; (800953c <prvAddNewTaskToReadyList+0xd8>)
 80094e6:	441a      	add	r2, r3
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	3304      	adds	r3, #4
 80094ec:	4619      	mov	r1, r3
 80094ee:	4610      	mov	r0, r2
 80094f0:	f7ff f81f 	bl	8008532 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80094f4:	f001 fb06 	bl	800ab04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80094f8:	4b0d      	ldr	r3, [pc, #52]	; (8009530 <prvAddNewTaskToReadyList+0xcc>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d00e      	beq.n	800951e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009500:	4b0a      	ldr	r3, [pc, #40]	; (800952c <prvAddNewTaskToReadyList+0xc8>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800950a:	429a      	cmp	r2, r3
 800950c:	d207      	bcs.n	800951e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800950e:	4b0c      	ldr	r3, [pc, #48]	; (8009540 <prvAddNewTaskToReadyList+0xdc>)
 8009510:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009514:	601a      	str	r2, [r3, #0]
 8009516:	f3bf 8f4f 	dsb	sy
 800951a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800951e:	bf00      	nop
 8009520:	3708      	adds	r7, #8
 8009522:	46bd      	mov	sp, r7
 8009524:	bd80      	pop	{r7, pc}
 8009526:	bf00      	nop
 8009528:	20005a4c 	.word	0x20005a4c
 800952c:	20005578 	.word	0x20005578
 8009530:	20005a58 	.word	0x20005a58
 8009534:	20005a68 	.word	0x20005a68
 8009538:	20005a54 	.word	0x20005a54
 800953c:	2000557c 	.word	0x2000557c
 8009540:	e000ed04 	.word	0xe000ed04

08009544 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009544:	b580      	push	{r7, lr}
 8009546:	b084      	sub	sp, #16
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800954c:	2300      	movs	r3, #0
 800954e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d017      	beq.n	8009586 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009556:	4b13      	ldr	r3, [pc, #76]	; (80095a4 <vTaskDelay+0x60>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00a      	beq.n	8009574 <vTaskDelay+0x30>
	__asm volatile
 800955e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009562:	f383 8811 	msr	BASEPRI, r3
 8009566:	f3bf 8f6f 	isb	sy
 800956a:	f3bf 8f4f 	dsb	sy
 800956e:	60bb      	str	r3, [r7, #8]
}
 8009570:	bf00      	nop
 8009572:	e7fe      	b.n	8009572 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009574:	f000 f880 	bl	8009678 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009578:	2100      	movs	r1, #0
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f000 fda0 	bl	800a0c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009580:	f000 f888 	bl	8009694 <xTaskResumeAll>
 8009584:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d107      	bne.n	800959c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800958c:	4b06      	ldr	r3, [pc, #24]	; (80095a8 <vTaskDelay+0x64>)
 800958e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009592:	601a      	str	r2, [r3, #0]
 8009594:	f3bf 8f4f 	dsb	sy
 8009598:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800959c:	bf00      	nop
 800959e:	3710      	adds	r7, #16
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}
 80095a4:	20005a74 	.word	0x20005a74
 80095a8:	e000ed04 	.word	0xe000ed04

080095ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b08a      	sub	sp, #40	; 0x28
 80095b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80095b2:	2300      	movs	r3, #0
 80095b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80095b6:	2300      	movs	r3, #0
 80095b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80095ba:	463a      	mov	r2, r7
 80095bc:	1d39      	adds	r1, r7, #4
 80095be:	f107 0308 	add.w	r3, r7, #8
 80095c2:	4618      	mov	r0, r3
 80095c4:	f7fe fce8 	bl	8007f98 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80095c8:	6839      	ldr	r1, [r7, #0]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	68ba      	ldr	r2, [r7, #8]
 80095ce:	9202      	str	r2, [sp, #8]
 80095d0:	9301      	str	r3, [sp, #4]
 80095d2:	2300      	movs	r3, #0
 80095d4:	9300      	str	r3, [sp, #0]
 80095d6:	2300      	movs	r3, #0
 80095d8:	460a      	mov	r2, r1
 80095da:	4921      	ldr	r1, [pc, #132]	; (8009660 <vTaskStartScheduler+0xb4>)
 80095dc:	4821      	ldr	r0, [pc, #132]	; (8009664 <vTaskStartScheduler+0xb8>)
 80095de:	f7ff fe0f 	bl	8009200 <xTaskCreateStatic>
 80095e2:	4603      	mov	r3, r0
 80095e4:	4a20      	ldr	r2, [pc, #128]	; (8009668 <vTaskStartScheduler+0xbc>)
 80095e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80095e8:	4b1f      	ldr	r3, [pc, #124]	; (8009668 <vTaskStartScheduler+0xbc>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d002      	beq.n	80095f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80095f0:	2301      	movs	r3, #1
 80095f2:	617b      	str	r3, [r7, #20]
 80095f4:	e001      	b.n	80095fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80095f6:	2300      	movs	r3, #0
 80095f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80095fa:	697b      	ldr	r3, [r7, #20]
 80095fc:	2b01      	cmp	r3, #1
 80095fe:	d102      	bne.n	8009606 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009600:	f000 fdb2 	bl	800a168 <xTimerCreateTimerTask>
 8009604:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	2b01      	cmp	r3, #1
 800960a:	d116      	bne.n	800963a <vTaskStartScheduler+0x8e>
	__asm volatile
 800960c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009610:	f383 8811 	msr	BASEPRI, r3
 8009614:	f3bf 8f6f 	isb	sy
 8009618:	f3bf 8f4f 	dsb	sy
 800961c:	613b      	str	r3, [r7, #16]
}
 800961e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009620:	4b12      	ldr	r3, [pc, #72]	; (800966c <vTaskStartScheduler+0xc0>)
 8009622:	f04f 32ff 	mov.w	r2, #4294967295
 8009626:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009628:	4b11      	ldr	r3, [pc, #68]	; (8009670 <vTaskStartScheduler+0xc4>)
 800962a:	2201      	movs	r2, #1
 800962c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800962e:	4b11      	ldr	r3, [pc, #68]	; (8009674 <vTaskStartScheduler+0xc8>)
 8009630:	2200      	movs	r2, #0
 8009632:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009634:	f001 f994 	bl	800a960 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009638:	e00e      	b.n	8009658 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009640:	d10a      	bne.n	8009658 <vTaskStartScheduler+0xac>
	__asm volatile
 8009642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009646:	f383 8811 	msr	BASEPRI, r3
 800964a:	f3bf 8f6f 	isb	sy
 800964e:	f3bf 8f4f 	dsb	sy
 8009652:	60fb      	str	r3, [r7, #12]
}
 8009654:	bf00      	nop
 8009656:	e7fe      	b.n	8009656 <vTaskStartScheduler+0xaa>
}
 8009658:	bf00      	nop
 800965a:	3718      	adds	r7, #24
 800965c:	46bd      	mov	sp, r7
 800965e:	bd80      	pop	{r7, pc}
 8009660:	0800c294 	.word	0x0800c294
 8009664:	08009dcd 	.word	0x08009dcd
 8009668:	20005a70 	.word	0x20005a70
 800966c:	20005a6c 	.word	0x20005a6c
 8009670:	20005a58 	.word	0x20005a58
 8009674:	20005a50 	.word	0x20005a50

08009678 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009678:	b480      	push	{r7}
 800967a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800967c:	4b04      	ldr	r3, [pc, #16]	; (8009690 <vTaskSuspendAll+0x18>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	3301      	adds	r3, #1
 8009682:	4a03      	ldr	r2, [pc, #12]	; (8009690 <vTaskSuspendAll+0x18>)
 8009684:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009686:	bf00      	nop
 8009688:	46bd      	mov	sp, r7
 800968a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968e:	4770      	bx	lr
 8009690:	20005a74 	.word	0x20005a74

08009694 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b084      	sub	sp, #16
 8009698:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800969a:	2300      	movs	r3, #0
 800969c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800969e:	2300      	movs	r3, #0
 80096a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80096a2:	4b42      	ldr	r3, [pc, #264]	; (80097ac <xTaskResumeAll+0x118>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d10a      	bne.n	80096c0 <xTaskResumeAll+0x2c>
	__asm volatile
 80096aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ae:	f383 8811 	msr	BASEPRI, r3
 80096b2:	f3bf 8f6f 	isb	sy
 80096b6:	f3bf 8f4f 	dsb	sy
 80096ba:	603b      	str	r3, [r7, #0]
}
 80096bc:	bf00      	nop
 80096be:	e7fe      	b.n	80096be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80096c0:	f001 f9f0 	bl	800aaa4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80096c4:	4b39      	ldr	r3, [pc, #228]	; (80097ac <xTaskResumeAll+0x118>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	3b01      	subs	r3, #1
 80096ca:	4a38      	ldr	r2, [pc, #224]	; (80097ac <xTaskResumeAll+0x118>)
 80096cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096ce:	4b37      	ldr	r3, [pc, #220]	; (80097ac <xTaskResumeAll+0x118>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d162      	bne.n	800979c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80096d6:	4b36      	ldr	r3, [pc, #216]	; (80097b0 <xTaskResumeAll+0x11c>)
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d05e      	beq.n	800979c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80096de:	e02f      	b.n	8009740 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096e0:	4b34      	ldr	r3, [pc, #208]	; (80097b4 <xTaskResumeAll+0x120>)
 80096e2:	68db      	ldr	r3, [r3, #12]
 80096e4:	68db      	ldr	r3, [r3, #12]
 80096e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	3318      	adds	r3, #24
 80096ec:	4618      	mov	r0, r3
 80096ee:	f7fe ff7d 	bl	80085ec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	3304      	adds	r3, #4
 80096f6:	4618      	mov	r0, r3
 80096f8:	f7fe ff78 	bl	80085ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009700:	4b2d      	ldr	r3, [pc, #180]	; (80097b8 <xTaskResumeAll+0x124>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	429a      	cmp	r2, r3
 8009706:	d903      	bls.n	8009710 <xTaskResumeAll+0x7c>
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800970c:	4a2a      	ldr	r2, [pc, #168]	; (80097b8 <xTaskResumeAll+0x124>)
 800970e:	6013      	str	r3, [r2, #0]
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009714:	4613      	mov	r3, r2
 8009716:	009b      	lsls	r3, r3, #2
 8009718:	4413      	add	r3, r2
 800971a:	009b      	lsls	r3, r3, #2
 800971c:	4a27      	ldr	r2, [pc, #156]	; (80097bc <xTaskResumeAll+0x128>)
 800971e:	441a      	add	r2, r3
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	3304      	adds	r3, #4
 8009724:	4619      	mov	r1, r3
 8009726:	4610      	mov	r0, r2
 8009728:	f7fe ff03 	bl	8008532 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009730:	4b23      	ldr	r3, [pc, #140]	; (80097c0 <xTaskResumeAll+0x12c>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009736:	429a      	cmp	r2, r3
 8009738:	d302      	bcc.n	8009740 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800973a:	4b22      	ldr	r3, [pc, #136]	; (80097c4 <xTaskResumeAll+0x130>)
 800973c:	2201      	movs	r2, #1
 800973e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009740:	4b1c      	ldr	r3, [pc, #112]	; (80097b4 <xTaskResumeAll+0x120>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d1cb      	bne.n	80096e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d001      	beq.n	8009752 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800974e:	f000 fbf3 	bl	8009f38 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009752:	4b1d      	ldr	r3, [pc, #116]	; (80097c8 <xTaskResumeAll+0x134>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d010      	beq.n	8009780 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800975e:	f000 f847 	bl	80097f0 <xTaskIncrementTick>
 8009762:	4603      	mov	r3, r0
 8009764:	2b00      	cmp	r3, #0
 8009766:	d002      	beq.n	800976e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009768:	4b16      	ldr	r3, [pc, #88]	; (80097c4 <xTaskResumeAll+0x130>)
 800976a:	2201      	movs	r2, #1
 800976c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	3b01      	subs	r3, #1
 8009772:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d1f1      	bne.n	800975e <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800977a:	4b13      	ldr	r3, [pc, #76]	; (80097c8 <xTaskResumeAll+0x134>)
 800977c:	2200      	movs	r2, #0
 800977e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009780:	4b10      	ldr	r3, [pc, #64]	; (80097c4 <xTaskResumeAll+0x130>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d009      	beq.n	800979c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009788:	2301      	movs	r3, #1
 800978a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800978c:	4b0f      	ldr	r3, [pc, #60]	; (80097cc <xTaskResumeAll+0x138>)
 800978e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009792:	601a      	str	r2, [r3, #0]
 8009794:	f3bf 8f4f 	dsb	sy
 8009798:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800979c:	f001 f9b2 	bl	800ab04 <vPortExitCritical>

	return xAlreadyYielded;
 80097a0:	68bb      	ldr	r3, [r7, #8]
}
 80097a2:	4618      	mov	r0, r3
 80097a4:	3710      	adds	r7, #16
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}
 80097aa:	bf00      	nop
 80097ac:	20005a74 	.word	0x20005a74
 80097b0:	20005a4c 	.word	0x20005a4c
 80097b4:	20005a0c 	.word	0x20005a0c
 80097b8:	20005a54 	.word	0x20005a54
 80097bc:	2000557c 	.word	0x2000557c
 80097c0:	20005578 	.word	0x20005578
 80097c4:	20005a60 	.word	0x20005a60
 80097c8:	20005a5c 	.word	0x20005a5c
 80097cc:	e000ed04 	.word	0xe000ed04

080097d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80097d0:	b480      	push	{r7}
 80097d2:	b083      	sub	sp, #12
 80097d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80097d6:	4b05      	ldr	r3, [pc, #20]	; (80097ec <xTaskGetTickCount+0x1c>)
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80097dc:	687b      	ldr	r3, [r7, #4]
}
 80097de:	4618      	mov	r0, r3
 80097e0:	370c      	adds	r7, #12
 80097e2:	46bd      	mov	sp, r7
 80097e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e8:	4770      	bx	lr
 80097ea:	bf00      	nop
 80097ec:	20005a50 	.word	0x20005a50

080097f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b086      	sub	sp, #24
 80097f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80097f6:	2300      	movs	r3, #0
 80097f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097fa:	4b4f      	ldr	r3, [pc, #316]	; (8009938 <xTaskIncrementTick+0x148>)
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	f040 8089 	bne.w	8009916 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009804:	4b4d      	ldr	r3, [pc, #308]	; (800993c <xTaskIncrementTick+0x14c>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	3301      	adds	r3, #1
 800980a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800980c:	4a4b      	ldr	r2, [pc, #300]	; (800993c <xTaskIncrementTick+0x14c>)
 800980e:	693b      	ldr	r3, [r7, #16]
 8009810:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009812:	693b      	ldr	r3, [r7, #16]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d120      	bne.n	800985a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009818:	4b49      	ldr	r3, [pc, #292]	; (8009940 <xTaskIncrementTick+0x150>)
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d00a      	beq.n	8009838 <xTaskIncrementTick+0x48>
	__asm volatile
 8009822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009826:	f383 8811 	msr	BASEPRI, r3
 800982a:	f3bf 8f6f 	isb	sy
 800982e:	f3bf 8f4f 	dsb	sy
 8009832:	603b      	str	r3, [r7, #0]
}
 8009834:	bf00      	nop
 8009836:	e7fe      	b.n	8009836 <xTaskIncrementTick+0x46>
 8009838:	4b41      	ldr	r3, [pc, #260]	; (8009940 <xTaskIncrementTick+0x150>)
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	60fb      	str	r3, [r7, #12]
 800983e:	4b41      	ldr	r3, [pc, #260]	; (8009944 <xTaskIncrementTick+0x154>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a3f      	ldr	r2, [pc, #252]	; (8009940 <xTaskIncrementTick+0x150>)
 8009844:	6013      	str	r3, [r2, #0]
 8009846:	4a3f      	ldr	r2, [pc, #252]	; (8009944 <xTaskIncrementTick+0x154>)
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	6013      	str	r3, [r2, #0]
 800984c:	4b3e      	ldr	r3, [pc, #248]	; (8009948 <xTaskIncrementTick+0x158>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	3301      	adds	r3, #1
 8009852:	4a3d      	ldr	r2, [pc, #244]	; (8009948 <xTaskIncrementTick+0x158>)
 8009854:	6013      	str	r3, [r2, #0]
 8009856:	f000 fb6f 	bl	8009f38 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800985a:	4b3c      	ldr	r3, [pc, #240]	; (800994c <xTaskIncrementTick+0x15c>)
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	693a      	ldr	r2, [r7, #16]
 8009860:	429a      	cmp	r2, r3
 8009862:	d349      	bcc.n	80098f8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009864:	4b36      	ldr	r3, [pc, #216]	; (8009940 <xTaskIncrementTick+0x150>)
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d104      	bne.n	8009878 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800986e:	4b37      	ldr	r3, [pc, #220]	; (800994c <xTaskIncrementTick+0x15c>)
 8009870:	f04f 32ff 	mov.w	r2, #4294967295
 8009874:	601a      	str	r2, [r3, #0]
					break;
 8009876:	e03f      	b.n	80098f8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009878:	4b31      	ldr	r3, [pc, #196]	; (8009940 <xTaskIncrementTick+0x150>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	68db      	ldr	r3, [r3, #12]
 800987e:	68db      	ldr	r3, [r3, #12]
 8009880:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	685b      	ldr	r3, [r3, #4]
 8009886:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009888:	693a      	ldr	r2, [r7, #16]
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	429a      	cmp	r2, r3
 800988e:	d203      	bcs.n	8009898 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009890:	4a2e      	ldr	r2, [pc, #184]	; (800994c <xTaskIncrementTick+0x15c>)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009896:	e02f      	b.n	80098f8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	3304      	adds	r3, #4
 800989c:	4618      	mov	r0, r3
 800989e:	f7fe fea5 	bl	80085ec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d004      	beq.n	80098b4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80098aa:	68bb      	ldr	r3, [r7, #8]
 80098ac:	3318      	adds	r3, #24
 80098ae:	4618      	mov	r0, r3
 80098b0:	f7fe fe9c 	bl	80085ec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098b8:	4b25      	ldr	r3, [pc, #148]	; (8009950 <xTaskIncrementTick+0x160>)
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	429a      	cmp	r2, r3
 80098be:	d903      	bls.n	80098c8 <xTaskIncrementTick+0xd8>
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098c4:	4a22      	ldr	r2, [pc, #136]	; (8009950 <xTaskIncrementTick+0x160>)
 80098c6:	6013      	str	r3, [r2, #0]
 80098c8:	68bb      	ldr	r3, [r7, #8]
 80098ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098cc:	4613      	mov	r3, r2
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	4413      	add	r3, r2
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	4a1f      	ldr	r2, [pc, #124]	; (8009954 <xTaskIncrementTick+0x164>)
 80098d6:	441a      	add	r2, r3
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	3304      	adds	r3, #4
 80098dc:	4619      	mov	r1, r3
 80098de:	4610      	mov	r0, r2
 80098e0:	f7fe fe27 	bl	8008532 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098e8:	4b1b      	ldr	r3, [pc, #108]	; (8009958 <xTaskIncrementTick+0x168>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098ee:	429a      	cmp	r2, r3
 80098f0:	d3b8      	bcc.n	8009864 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80098f2:	2301      	movs	r3, #1
 80098f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80098f6:	e7b5      	b.n	8009864 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80098f8:	4b17      	ldr	r3, [pc, #92]	; (8009958 <xTaskIncrementTick+0x168>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098fe:	4915      	ldr	r1, [pc, #84]	; (8009954 <xTaskIncrementTick+0x164>)
 8009900:	4613      	mov	r3, r2
 8009902:	009b      	lsls	r3, r3, #2
 8009904:	4413      	add	r3, r2
 8009906:	009b      	lsls	r3, r3, #2
 8009908:	440b      	add	r3, r1
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	2b01      	cmp	r3, #1
 800990e:	d907      	bls.n	8009920 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8009910:	2301      	movs	r3, #1
 8009912:	617b      	str	r3, [r7, #20]
 8009914:	e004      	b.n	8009920 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009916:	4b11      	ldr	r3, [pc, #68]	; (800995c <xTaskIncrementTick+0x16c>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	3301      	adds	r3, #1
 800991c:	4a0f      	ldr	r2, [pc, #60]	; (800995c <xTaskIncrementTick+0x16c>)
 800991e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009920:	4b0f      	ldr	r3, [pc, #60]	; (8009960 <xTaskIncrementTick+0x170>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d001      	beq.n	800992c <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8009928:	2301      	movs	r3, #1
 800992a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800992c:	697b      	ldr	r3, [r7, #20]
}
 800992e:	4618      	mov	r0, r3
 8009930:	3718      	adds	r7, #24
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}
 8009936:	bf00      	nop
 8009938:	20005a74 	.word	0x20005a74
 800993c:	20005a50 	.word	0x20005a50
 8009940:	20005a04 	.word	0x20005a04
 8009944:	20005a08 	.word	0x20005a08
 8009948:	20005a64 	.word	0x20005a64
 800994c:	20005a6c 	.word	0x20005a6c
 8009950:	20005a54 	.word	0x20005a54
 8009954:	2000557c 	.word	0x2000557c
 8009958:	20005578 	.word	0x20005578
 800995c:	20005a5c 	.word	0x20005a5c
 8009960:	20005a60 	.word	0x20005a60

08009964 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009964:	b480      	push	{r7}
 8009966:	b085      	sub	sp, #20
 8009968:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800996a:	4b28      	ldr	r3, [pc, #160]	; (8009a0c <vTaskSwitchContext+0xa8>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d003      	beq.n	800997a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009972:	4b27      	ldr	r3, [pc, #156]	; (8009a10 <vTaskSwitchContext+0xac>)
 8009974:	2201      	movs	r2, #1
 8009976:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009978:	e041      	b.n	80099fe <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800997a:	4b25      	ldr	r3, [pc, #148]	; (8009a10 <vTaskSwitchContext+0xac>)
 800997c:	2200      	movs	r2, #0
 800997e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009980:	4b24      	ldr	r3, [pc, #144]	; (8009a14 <vTaskSwitchContext+0xb0>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	60fb      	str	r3, [r7, #12]
 8009986:	e010      	b.n	80099aa <vTaskSwitchContext+0x46>
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d10a      	bne.n	80099a4 <vTaskSwitchContext+0x40>
	__asm volatile
 800998e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009992:	f383 8811 	msr	BASEPRI, r3
 8009996:	f3bf 8f6f 	isb	sy
 800999a:	f3bf 8f4f 	dsb	sy
 800999e:	607b      	str	r3, [r7, #4]
}
 80099a0:	bf00      	nop
 80099a2:	e7fe      	b.n	80099a2 <vTaskSwitchContext+0x3e>
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	3b01      	subs	r3, #1
 80099a8:	60fb      	str	r3, [r7, #12]
 80099aa:	491b      	ldr	r1, [pc, #108]	; (8009a18 <vTaskSwitchContext+0xb4>)
 80099ac:	68fa      	ldr	r2, [r7, #12]
 80099ae:	4613      	mov	r3, r2
 80099b0:	009b      	lsls	r3, r3, #2
 80099b2:	4413      	add	r3, r2
 80099b4:	009b      	lsls	r3, r3, #2
 80099b6:	440b      	add	r3, r1
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d0e4      	beq.n	8009988 <vTaskSwitchContext+0x24>
 80099be:	68fa      	ldr	r2, [r7, #12]
 80099c0:	4613      	mov	r3, r2
 80099c2:	009b      	lsls	r3, r3, #2
 80099c4:	4413      	add	r3, r2
 80099c6:	009b      	lsls	r3, r3, #2
 80099c8:	4a13      	ldr	r2, [pc, #76]	; (8009a18 <vTaskSwitchContext+0xb4>)
 80099ca:	4413      	add	r3, r2
 80099cc:	60bb      	str	r3, [r7, #8]
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	685a      	ldr	r2, [r3, #4]
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	605a      	str	r2, [r3, #4]
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	685a      	ldr	r2, [r3, #4]
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	3308      	adds	r3, #8
 80099e0:	429a      	cmp	r2, r3
 80099e2:	d104      	bne.n	80099ee <vTaskSwitchContext+0x8a>
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	685b      	ldr	r3, [r3, #4]
 80099e8:	685a      	ldr	r2, [r3, #4]
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	605a      	str	r2, [r3, #4]
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	685b      	ldr	r3, [r3, #4]
 80099f2:	68db      	ldr	r3, [r3, #12]
 80099f4:	4a09      	ldr	r2, [pc, #36]	; (8009a1c <vTaskSwitchContext+0xb8>)
 80099f6:	6013      	str	r3, [r2, #0]
 80099f8:	4a06      	ldr	r2, [pc, #24]	; (8009a14 <vTaskSwitchContext+0xb0>)
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	6013      	str	r3, [r2, #0]
}
 80099fe:	bf00      	nop
 8009a00:	3714      	adds	r7, #20
 8009a02:	46bd      	mov	sp, r7
 8009a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a08:	4770      	bx	lr
 8009a0a:	bf00      	nop
 8009a0c:	20005a74 	.word	0x20005a74
 8009a10:	20005a60 	.word	0x20005a60
 8009a14:	20005a54 	.word	0x20005a54
 8009a18:	2000557c 	.word	0x2000557c
 8009a1c:	20005578 	.word	0x20005578

08009a20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b084      	sub	sp, #16
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d10a      	bne.n	8009a46 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a34:	f383 8811 	msr	BASEPRI, r3
 8009a38:	f3bf 8f6f 	isb	sy
 8009a3c:	f3bf 8f4f 	dsb	sy
 8009a40:	60fb      	str	r3, [r7, #12]
}
 8009a42:	bf00      	nop
 8009a44:	e7fe      	b.n	8009a44 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009a46:	4b07      	ldr	r3, [pc, #28]	; (8009a64 <vTaskPlaceOnEventList+0x44>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	3318      	adds	r3, #24
 8009a4c:	4619      	mov	r1, r3
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f7fe fd93 	bl	800857a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009a54:	2101      	movs	r1, #1
 8009a56:	6838      	ldr	r0, [r7, #0]
 8009a58:	f000 fb32 	bl	800a0c0 <prvAddCurrentTaskToDelayedList>
}
 8009a5c:	bf00      	nop
 8009a5e:	3710      	adds	r7, #16
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}
 8009a64:	20005578 	.word	0x20005578

08009a68 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b086      	sub	sp, #24
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	60f8      	str	r0, [r7, #12]
 8009a70:	60b9      	str	r1, [r7, #8]
 8009a72:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d10a      	bne.n	8009a90 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8009a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a7e:	f383 8811 	msr	BASEPRI, r3
 8009a82:	f3bf 8f6f 	isb	sy
 8009a86:	f3bf 8f4f 	dsb	sy
 8009a8a:	617b      	str	r3, [r7, #20]
}
 8009a8c:	bf00      	nop
 8009a8e:	e7fe      	b.n	8009a8e <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8009a90:	4b11      	ldr	r3, [pc, #68]	; (8009ad8 <vTaskPlaceOnUnorderedEventList+0x70>)
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d10a      	bne.n	8009aae <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8009a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9c:	f383 8811 	msr	BASEPRI, r3
 8009aa0:	f3bf 8f6f 	isb	sy
 8009aa4:	f3bf 8f4f 	dsb	sy
 8009aa8:	613b      	str	r3, [r7, #16]
}
 8009aaa:	bf00      	nop
 8009aac:	e7fe      	b.n	8009aac <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009aae:	4b0b      	ldr	r3, [pc, #44]	; (8009adc <vTaskPlaceOnUnorderedEventList+0x74>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	68ba      	ldr	r2, [r7, #8]
 8009ab4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8009ab8:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009aba:	4b08      	ldr	r3, [pc, #32]	; (8009adc <vTaskPlaceOnUnorderedEventList+0x74>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	3318      	adds	r3, #24
 8009ac0:	4619      	mov	r1, r3
 8009ac2:	68f8      	ldr	r0, [r7, #12]
 8009ac4:	f7fe fd35 	bl	8008532 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009ac8:	2101      	movs	r1, #1
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f000 faf8 	bl	800a0c0 <prvAddCurrentTaskToDelayedList>
}
 8009ad0:	bf00      	nop
 8009ad2:	3718      	adds	r7, #24
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	bd80      	pop	{r7, pc}
 8009ad8:	20005a74 	.word	0x20005a74
 8009adc:	20005578 	.word	0x20005578

08009ae0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b086      	sub	sp, #24
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	60f8      	str	r0, [r7, #12]
 8009ae8:	60b9      	str	r1, [r7, #8]
 8009aea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d10a      	bne.n	8009b08 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009af6:	f383 8811 	msr	BASEPRI, r3
 8009afa:	f3bf 8f6f 	isb	sy
 8009afe:	f3bf 8f4f 	dsb	sy
 8009b02:	617b      	str	r3, [r7, #20]
}
 8009b04:	bf00      	nop
 8009b06:	e7fe      	b.n	8009b06 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009b08:	4b0a      	ldr	r3, [pc, #40]	; (8009b34 <vTaskPlaceOnEventListRestricted+0x54>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	3318      	adds	r3, #24
 8009b0e:	4619      	mov	r1, r3
 8009b10:	68f8      	ldr	r0, [r7, #12]
 8009b12:	f7fe fd0e 	bl	8008532 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d002      	beq.n	8009b22 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009b1c:	f04f 33ff 	mov.w	r3, #4294967295
 8009b20:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009b22:	6879      	ldr	r1, [r7, #4]
 8009b24:	68b8      	ldr	r0, [r7, #8]
 8009b26:	f000 facb 	bl	800a0c0 <prvAddCurrentTaskToDelayedList>
	}
 8009b2a:	bf00      	nop
 8009b2c:	3718      	adds	r7, #24
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	bd80      	pop	{r7, pc}
 8009b32:	bf00      	nop
 8009b34:	20005578 	.word	0x20005578

08009b38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b086      	sub	sp, #24
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	68db      	ldr	r3, [r3, #12]
 8009b44:	68db      	ldr	r3, [r3, #12]
 8009b46:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d10a      	bne.n	8009b64 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b52:	f383 8811 	msr	BASEPRI, r3
 8009b56:	f3bf 8f6f 	isb	sy
 8009b5a:	f3bf 8f4f 	dsb	sy
 8009b5e:	60fb      	str	r3, [r7, #12]
}
 8009b60:	bf00      	nop
 8009b62:	e7fe      	b.n	8009b62 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	3318      	adds	r3, #24
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f7fe fd3f 	bl	80085ec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b6e:	4b1e      	ldr	r3, [pc, #120]	; (8009be8 <xTaskRemoveFromEventList+0xb0>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d11d      	bne.n	8009bb2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	3304      	adds	r3, #4
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f7fe fd36 	bl	80085ec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009b80:	693b      	ldr	r3, [r7, #16]
 8009b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b84:	4b19      	ldr	r3, [pc, #100]	; (8009bec <xTaskRemoveFromEventList+0xb4>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	429a      	cmp	r2, r3
 8009b8a:	d903      	bls.n	8009b94 <xTaskRemoveFromEventList+0x5c>
 8009b8c:	693b      	ldr	r3, [r7, #16]
 8009b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b90:	4a16      	ldr	r2, [pc, #88]	; (8009bec <xTaskRemoveFromEventList+0xb4>)
 8009b92:	6013      	str	r3, [r2, #0]
 8009b94:	693b      	ldr	r3, [r7, #16]
 8009b96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b98:	4613      	mov	r3, r2
 8009b9a:	009b      	lsls	r3, r3, #2
 8009b9c:	4413      	add	r3, r2
 8009b9e:	009b      	lsls	r3, r3, #2
 8009ba0:	4a13      	ldr	r2, [pc, #76]	; (8009bf0 <xTaskRemoveFromEventList+0xb8>)
 8009ba2:	441a      	add	r2, r3
 8009ba4:	693b      	ldr	r3, [r7, #16]
 8009ba6:	3304      	adds	r3, #4
 8009ba8:	4619      	mov	r1, r3
 8009baa:	4610      	mov	r0, r2
 8009bac:	f7fe fcc1 	bl	8008532 <vListInsertEnd>
 8009bb0:	e005      	b.n	8009bbe <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009bb2:	693b      	ldr	r3, [r7, #16]
 8009bb4:	3318      	adds	r3, #24
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	480e      	ldr	r0, [pc, #56]	; (8009bf4 <xTaskRemoveFromEventList+0xbc>)
 8009bba:	f7fe fcba 	bl	8008532 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009bbe:	693b      	ldr	r3, [r7, #16]
 8009bc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bc2:	4b0d      	ldr	r3, [pc, #52]	; (8009bf8 <xTaskRemoveFromEventList+0xc0>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bc8:	429a      	cmp	r2, r3
 8009bca:	d905      	bls.n	8009bd8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009bcc:	2301      	movs	r3, #1
 8009bce:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009bd0:	4b0a      	ldr	r3, [pc, #40]	; (8009bfc <xTaskRemoveFromEventList+0xc4>)
 8009bd2:	2201      	movs	r2, #1
 8009bd4:	601a      	str	r2, [r3, #0]
 8009bd6:	e001      	b.n	8009bdc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009bd8:	2300      	movs	r3, #0
 8009bda:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009bdc:	697b      	ldr	r3, [r7, #20]
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3718      	adds	r7, #24
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}
 8009be6:	bf00      	nop
 8009be8:	20005a74 	.word	0x20005a74
 8009bec:	20005a54 	.word	0x20005a54
 8009bf0:	2000557c 	.word	0x2000557c
 8009bf4:	20005a0c 	.word	0x20005a0c
 8009bf8:	20005578 	.word	0x20005578
 8009bfc:	20005a60 	.word	0x20005a60

08009c00 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b086      	sub	sp, #24
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
 8009c08:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8009c0a:	4b29      	ldr	r3, [pc, #164]	; (8009cb0 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d10a      	bne.n	8009c28 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8009c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c16:	f383 8811 	msr	BASEPRI, r3
 8009c1a:	f3bf 8f6f 	isb	sy
 8009c1e:	f3bf 8f4f 	dsb	sy
 8009c22:	613b      	str	r3, [r7, #16]
}
 8009c24:	bf00      	nop
 8009c26:	e7fe      	b.n	8009c26 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	68db      	ldr	r3, [r3, #12]
 8009c36:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8009c38:	697b      	ldr	r3, [r7, #20]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d10a      	bne.n	8009c54 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8009c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c42:	f383 8811 	msr	BASEPRI, r3
 8009c46:	f3bf 8f6f 	isb	sy
 8009c4a:	f3bf 8f4f 	dsb	sy
 8009c4e:	60fb      	str	r3, [r7, #12]
}
 8009c50:	bf00      	nop
 8009c52:	e7fe      	b.n	8009c52 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f7fe fcc9 	bl	80085ec <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009c5a:	697b      	ldr	r3, [r7, #20]
 8009c5c:	3304      	adds	r3, #4
 8009c5e:	4618      	mov	r0, r3
 8009c60:	f7fe fcc4 	bl	80085ec <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8009c64:	697b      	ldr	r3, [r7, #20]
 8009c66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c68:	4b12      	ldr	r3, [pc, #72]	; (8009cb4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	429a      	cmp	r2, r3
 8009c6e:	d903      	bls.n	8009c78 <vTaskRemoveFromUnorderedEventList+0x78>
 8009c70:	697b      	ldr	r3, [r7, #20]
 8009c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c74:	4a0f      	ldr	r2, [pc, #60]	; (8009cb4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8009c76:	6013      	str	r3, [r2, #0]
 8009c78:	697b      	ldr	r3, [r7, #20]
 8009c7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c7c:	4613      	mov	r3, r2
 8009c7e:	009b      	lsls	r3, r3, #2
 8009c80:	4413      	add	r3, r2
 8009c82:	009b      	lsls	r3, r3, #2
 8009c84:	4a0c      	ldr	r2, [pc, #48]	; (8009cb8 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8009c86:	441a      	add	r2, r3
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	3304      	adds	r3, #4
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	4610      	mov	r0, r2
 8009c90:	f7fe fc4f 	bl	8008532 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009c94:	697b      	ldr	r3, [r7, #20]
 8009c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c98:	4b08      	ldr	r3, [pc, #32]	; (8009cbc <vTaskRemoveFromUnorderedEventList+0xbc>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	d902      	bls.n	8009ca8 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8009ca2:	4b07      	ldr	r3, [pc, #28]	; (8009cc0 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8009ca4:	2201      	movs	r2, #1
 8009ca6:	601a      	str	r2, [r3, #0]
	}
}
 8009ca8:	bf00      	nop
 8009caa:	3718      	adds	r7, #24
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	20005a74 	.word	0x20005a74
 8009cb4:	20005a54 	.word	0x20005a54
 8009cb8:	2000557c 	.word	0x2000557c
 8009cbc:	20005578 	.word	0x20005578
 8009cc0:	20005a60 	.word	0x20005a60

08009cc4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	b083      	sub	sp, #12
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009ccc:	4b06      	ldr	r3, [pc, #24]	; (8009ce8 <vTaskInternalSetTimeOutState+0x24>)
 8009cce:	681a      	ldr	r2, [r3, #0]
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009cd4:	4b05      	ldr	r3, [pc, #20]	; (8009cec <vTaskInternalSetTimeOutState+0x28>)
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	605a      	str	r2, [r3, #4]
}
 8009cdc:	bf00      	nop
 8009cde:	370c      	adds	r7, #12
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce6:	4770      	bx	lr
 8009ce8:	20005a64 	.word	0x20005a64
 8009cec:	20005a50 	.word	0x20005a50

08009cf0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b088      	sub	sp, #32
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d10a      	bne.n	8009d16 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d04:	f383 8811 	msr	BASEPRI, r3
 8009d08:	f3bf 8f6f 	isb	sy
 8009d0c:	f3bf 8f4f 	dsb	sy
 8009d10:	613b      	str	r3, [r7, #16]
}
 8009d12:	bf00      	nop
 8009d14:	e7fe      	b.n	8009d14 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d10a      	bne.n	8009d32 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d20:	f383 8811 	msr	BASEPRI, r3
 8009d24:	f3bf 8f6f 	isb	sy
 8009d28:	f3bf 8f4f 	dsb	sy
 8009d2c:	60fb      	str	r3, [r7, #12]
}
 8009d2e:	bf00      	nop
 8009d30:	e7fe      	b.n	8009d30 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009d32:	f000 feb7 	bl	800aaa4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009d36:	4b1d      	ldr	r3, [pc, #116]	; (8009dac <xTaskCheckForTimeOut+0xbc>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	685b      	ldr	r3, [r3, #4]
 8009d40:	69ba      	ldr	r2, [r7, #24]
 8009d42:	1ad3      	subs	r3, r2, r3
 8009d44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d4e:	d102      	bne.n	8009d56 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009d50:	2300      	movs	r3, #0
 8009d52:	61fb      	str	r3, [r7, #28]
 8009d54:	e023      	b.n	8009d9e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681a      	ldr	r2, [r3, #0]
 8009d5a:	4b15      	ldr	r3, [pc, #84]	; (8009db0 <xTaskCheckForTimeOut+0xc0>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d007      	beq.n	8009d72 <xTaskCheckForTimeOut+0x82>
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	685b      	ldr	r3, [r3, #4]
 8009d66:	69ba      	ldr	r2, [r7, #24]
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d302      	bcc.n	8009d72 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009d6c:	2301      	movs	r3, #1
 8009d6e:	61fb      	str	r3, [r7, #28]
 8009d70:	e015      	b.n	8009d9e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	697a      	ldr	r2, [r7, #20]
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	d20b      	bcs.n	8009d94 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	681a      	ldr	r2, [r3, #0]
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	1ad2      	subs	r2, r2, r3
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f7ff ff9b 	bl	8009cc4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	61fb      	str	r3, [r7, #28]
 8009d92:	e004      	b.n	8009d9e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	2200      	movs	r2, #0
 8009d98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009d9e:	f000 feb1 	bl	800ab04 <vPortExitCritical>

	return xReturn;
 8009da2:	69fb      	ldr	r3, [r7, #28]
}
 8009da4:	4618      	mov	r0, r3
 8009da6:	3720      	adds	r7, #32
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}
 8009dac:	20005a50 	.word	0x20005a50
 8009db0:	20005a64 	.word	0x20005a64

08009db4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009db4:	b480      	push	{r7}
 8009db6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009db8:	4b03      	ldr	r3, [pc, #12]	; (8009dc8 <vTaskMissedYield+0x14>)
 8009dba:	2201      	movs	r2, #1
 8009dbc:	601a      	str	r2, [r3, #0]
}
 8009dbe:	bf00      	nop
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc6:	4770      	bx	lr
 8009dc8:	20005a60 	.word	0x20005a60

08009dcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b082      	sub	sp, #8
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009dd4:	f000 f852 	bl	8009e7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009dd8:	4b06      	ldr	r3, [pc, #24]	; (8009df4 <prvIdleTask+0x28>)
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	2b01      	cmp	r3, #1
 8009dde:	d9f9      	bls.n	8009dd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009de0:	4b05      	ldr	r3, [pc, #20]	; (8009df8 <prvIdleTask+0x2c>)
 8009de2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009de6:	601a      	str	r2, [r3, #0]
 8009de8:	f3bf 8f4f 	dsb	sy
 8009dec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009df0:	e7f0      	b.n	8009dd4 <prvIdleTask+0x8>
 8009df2:	bf00      	nop
 8009df4:	2000557c 	.word	0x2000557c
 8009df8:	e000ed04 	.word	0xe000ed04

08009dfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b082      	sub	sp, #8
 8009e00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009e02:	2300      	movs	r3, #0
 8009e04:	607b      	str	r3, [r7, #4]
 8009e06:	e00c      	b.n	8009e22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	4613      	mov	r3, r2
 8009e0c:	009b      	lsls	r3, r3, #2
 8009e0e:	4413      	add	r3, r2
 8009e10:	009b      	lsls	r3, r3, #2
 8009e12:	4a12      	ldr	r2, [pc, #72]	; (8009e5c <prvInitialiseTaskLists+0x60>)
 8009e14:	4413      	add	r3, r2
 8009e16:	4618      	mov	r0, r3
 8009e18:	f7fe fb5e 	bl	80084d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	3301      	adds	r3, #1
 8009e20:	607b      	str	r3, [r7, #4]
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2b37      	cmp	r3, #55	; 0x37
 8009e26:	d9ef      	bls.n	8009e08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009e28:	480d      	ldr	r0, [pc, #52]	; (8009e60 <prvInitialiseTaskLists+0x64>)
 8009e2a:	f7fe fb55 	bl	80084d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009e2e:	480d      	ldr	r0, [pc, #52]	; (8009e64 <prvInitialiseTaskLists+0x68>)
 8009e30:	f7fe fb52 	bl	80084d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009e34:	480c      	ldr	r0, [pc, #48]	; (8009e68 <prvInitialiseTaskLists+0x6c>)
 8009e36:	f7fe fb4f 	bl	80084d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009e3a:	480c      	ldr	r0, [pc, #48]	; (8009e6c <prvInitialiseTaskLists+0x70>)
 8009e3c:	f7fe fb4c 	bl	80084d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009e40:	480b      	ldr	r0, [pc, #44]	; (8009e70 <prvInitialiseTaskLists+0x74>)
 8009e42:	f7fe fb49 	bl	80084d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009e46:	4b0b      	ldr	r3, [pc, #44]	; (8009e74 <prvInitialiseTaskLists+0x78>)
 8009e48:	4a05      	ldr	r2, [pc, #20]	; (8009e60 <prvInitialiseTaskLists+0x64>)
 8009e4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009e4c:	4b0a      	ldr	r3, [pc, #40]	; (8009e78 <prvInitialiseTaskLists+0x7c>)
 8009e4e:	4a05      	ldr	r2, [pc, #20]	; (8009e64 <prvInitialiseTaskLists+0x68>)
 8009e50:	601a      	str	r2, [r3, #0]
}
 8009e52:	bf00      	nop
 8009e54:	3708      	adds	r7, #8
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bd80      	pop	{r7, pc}
 8009e5a:	bf00      	nop
 8009e5c:	2000557c 	.word	0x2000557c
 8009e60:	200059dc 	.word	0x200059dc
 8009e64:	200059f0 	.word	0x200059f0
 8009e68:	20005a0c 	.word	0x20005a0c
 8009e6c:	20005a20 	.word	0x20005a20
 8009e70:	20005a38 	.word	0x20005a38
 8009e74:	20005a04 	.word	0x20005a04
 8009e78:	20005a08 	.word	0x20005a08

08009e7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b082      	sub	sp, #8
 8009e80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009e82:	e019      	b.n	8009eb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009e84:	f000 fe0e 	bl	800aaa4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e88:	4b10      	ldr	r3, [pc, #64]	; (8009ecc <prvCheckTasksWaitingTermination+0x50>)
 8009e8a:	68db      	ldr	r3, [r3, #12]
 8009e8c:	68db      	ldr	r3, [r3, #12]
 8009e8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	3304      	adds	r3, #4
 8009e94:	4618      	mov	r0, r3
 8009e96:	f7fe fba9 	bl	80085ec <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009e9a:	4b0d      	ldr	r3, [pc, #52]	; (8009ed0 <prvCheckTasksWaitingTermination+0x54>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	3b01      	subs	r3, #1
 8009ea0:	4a0b      	ldr	r2, [pc, #44]	; (8009ed0 <prvCheckTasksWaitingTermination+0x54>)
 8009ea2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009ea4:	4b0b      	ldr	r3, [pc, #44]	; (8009ed4 <prvCheckTasksWaitingTermination+0x58>)
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	3b01      	subs	r3, #1
 8009eaa:	4a0a      	ldr	r2, [pc, #40]	; (8009ed4 <prvCheckTasksWaitingTermination+0x58>)
 8009eac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009eae:	f000 fe29 	bl	800ab04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f000 f810 	bl	8009ed8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009eb8:	4b06      	ldr	r3, [pc, #24]	; (8009ed4 <prvCheckTasksWaitingTermination+0x58>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d1e1      	bne.n	8009e84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009ec0:	bf00      	nop
 8009ec2:	bf00      	nop
 8009ec4:	3708      	adds	r7, #8
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}
 8009eca:	bf00      	nop
 8009ecc:	20005a20 	.word	0x20005a20
 8009ed0:	20005a4c 	.word	0x20005a4c
 8009ed4:	20005a34 	.word	0x20005a34

08009ed8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b084      	sub	sp, #16
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d108      	bne.n	8009efc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eee:	4618      	mov	r0, r3
 8009ef0:	f000 ffbe 	bl	800ae70 <vPortFree>
				vPortFree( pxTCB );
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f000 ffbb 	bl	800ae70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009efa:	e018      	b.n	8009f2e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009f02:	2b01      	cmp	r3, #1
 8009f04:	d103      	bne.n	8009f0e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f000 ffb2 	bl	800ae70 <vPortFree>
	}
 8009f0c:	e00f      	b.n	8009f2e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009f14:	2b02      	cmp	r3, #2
 8009f16:	d00a      	beq.n	8009f2e <prvDeleteTCB+0x56>
	__asm volatile
 8009f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f1c:	f383 8811 	msr	BASEPRI, r3
 8009f20:	f3bf 8f6f 	isb	sy
 8009f24:	f3bf 8f4f 	dsb	sy
 8009f28:	60fb      	str	r3, [r7, #12]
}
 8009f2a:	bf00      	nop
 8009f2c:	e7fe      	b.n	8009f2c <prvDeleteTCB+0x54>
	}
 8009f2e:	bf00      	nop
 8009f30:	3710      	adds	r7, #16
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}
	...

08009f38 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b083      	sub	sp, #12
 8009f3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f3e:	4b0c      	ldr	r3, [pc, #48]	; (8009f70 <prvResetNextTaskUnblockTime+0x38>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d104      	bne.n	8009f52 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009f48:	4b0a      	ldr	r3, [pc, #40]	; (8009f74 <prvResetNextTaskUnblockTime+0x3c>)
 8009f4a:	f04f 32ff 	mov.w	r2, #4294967295
 8009f4e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009f50:	e008      	b.n	8009f64 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f52:	4b07      	ldr	r3, [pc, #28]	; (8009f70 <prvResetNextTaskUnblockTime+0x38>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	68db      	ldr	r3, [r3, #12]
 8009f58:	68db      	ldr	r3, [r3, #12]
 8009f5a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	685b      	ldr	r3, [r3, #4]
 8009f60:	4a04      	ldr	r2, [pc, #16]	; (8009f74 <prvResetNextTaskUnblockTime+0x3c>)
 8009f62:	6013      	str	r3, [r2, #0]
}
 8009f64:	bf00      	nop
 8009f66:	370c      	adds	r7, #12
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr
 8009f70:	20005a04 	.word	0x20005a04
 8009f74:	20005a6c 	.word	0x20005a6c

08009f78 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009f78:	b480      	push	{r7}
 8009f7a:	b083      	sub	sp, #12
 8009f7c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009f7e:	4b0b      	ldr	r3, [pc, #44]	; (8009fac <xTaskGetSchedulerState+0x34>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d102      	bne.n	8009f8c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009f86:	2301      	movs	r3, #1
 8009f88:	607b      	str	r3, [r7, #4]
 8009f8a:	e008      	b.n	8009f9e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f8c:	4b08      	ldr	r3, [pc, #32]	; (8009fb0 <xTaskGetSchedulerState+0x38>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d102      	bne.n	8009f9a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009f94:	2302      	movs	r3, #2
 8009f96:	607b      	str	r3, [r7, #4]
 8009f98:	e001      	b.n	8009f9e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009f9e:	687b      	ldr	r3, [r7, #4]
	}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	370c      	adds	r7, #12
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr
 8009fac:	20005a58 	.word	0x20005a58
 8009fb0:	20005a74 	.word	0x20005a74

08009fb4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b086      	sub	sp, #24
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d056      	beq.n	800a078 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009fca:	4b2e      	ldr	r3, [pc, #184]	; (800a084 <xTaskPriorityDisinherit+0xd0>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	693a      	ldr	r2, [r7, #16]
 8009fd0:	429a      	cmp	r2, r3
 8009fd2:	d00a      	beq.n	8009fea <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fd8:	f383 8811 	msr	BASEPRI, r3
 8009fdc:	f3bf 8f6f 	isb	sy
 8009fe0:	f3bf 8f4f 	dsb	sy
 8009fe4:	60fb      	str	r3, [r7, #12]
}
 8009fe6:	bf00      	nop
 8009fe8:	e7fe      	b.n	8009fe8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009fea:	693b      	ldr	r3, [r7, #16]
 8009fec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d10a      	bne.n	800a008 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ff6:	f383 8811 	msr	BASEPRI, r3
 8009ffa:	f3bf 8f6f 	isb	sy
 8009ffe:	f3bf 8f4f 	dsb	sy
 800a002:	60bb      	str	r3, [r7, #8]
}
 800a004:	bf00      	nop
 800a006:	e7fe      	b.n	800a006 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a00c:	1e5a      	subs	r2, r3, #1
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d02c      	beq.n	800a078 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a01e:	693b      	ldr	r3, [r7, #16]
 800a020:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a022:	2b00      	cmp	r3, #0
 800a024:	d128      	bne.n	800a078 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a026:	693b      	ldr	r3, [r7, #16]
 800a028:	3304      	adds	r3, #4
 800a02a:	4618      	mov	r0, r3
 800a02c:	f7fe fade 	bl	80085ec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a030:	693b      	ldr	r3, [r7, #16]
 800a032:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a034:	693b      	ldr	r3, [r7, #16]
 800a036:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a03c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a040:	693b      	ldr	r3, [r7, #16]
 800a042:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a044:	693b      	ldr	r3, [r7, #16]
 800a046:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a048:	4b0f      	ldr	r3, [pc, #60]	; (800a088 <xTaskPriorityDisinherit+0xd4>)
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	429a      	cmp	r2, r3
 800a04e:	d903      	bls.n	800a058 <xTaskPriorityDisinherit+0xa4>
 800a050:	693b      	ldr	r3, [r7, #16]
 800a052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a054:	4a0c      	ldr	r2, [pc, #48]	; (800a088 <xTaskPriorityDisinherit+0xd4>)
 800a056:	6013      	str	r3, [r2, #0]
 800a058:	693b      	ldr	r3, [r7, #16]
 800a05a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a05c:	4613      	mov	r3, r2
 800a05e:	009b      	lsls	r3, r3, #2
 800a060:	4413      	add	r3, r2
 800a062:	009b      	lsls	r3, r3, #2
 800a064:	4a09      	ldr	r2, [pc, #36]	; (800a08c <xTaskPriorityDisinherit+0xd8>)
 800a066:	441a      	add	r2, r3
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	3304      	adds	r3, #4
 800a06c:	4619      	mov	r1, r3
 800a06e:	4610      	mov	r0, r2
 800a070:	f7fe fa5f 	bl	8008532 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a074:	2301      	movs	r3, #1
 800a076:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a078:	697b      	ldr	r3, [r7, #20]
	}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3718      	adds	r7, #24
 800a07e:	46bd      	mov	sp, r7
 800a080:	bd80      	pop	{r7, pc}
 800a082:	bf00      	nop
 800a084:	20005578 	.word	0x20005578
 800a088:	20005a54 	.word	0x20005a54
 800a08c:	2000557c 	.word	0x2000557c

0800a090 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800a090:	b480      	push	{r7}
 800a092:	b083      	sub	sp, #12
 800a094:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800a096:	4b09      	ldr	r3, [pc, #36]	; (800a0bc <uxTaskResetEventItemValue+0x2c>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	699b      	ldr	r3, [r3, #24]
 800a09c:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a09e:	4b07      	ldr	r3, [pc, #28]	; (800a0bc <uxTaskResetEventItemValue+0x2c>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0a4:	4b05      	ldr	r3, [pc, #20]	; (800a0bc <uxTaskResetEventItemValue+0x2c>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800a0ac:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800a0ae:	687b      	ldr	r3, [r7, #4]
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	370c      	adds	r7, #12
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ba:	4770      	bx	lr
 800a0bc:	20005578 	.word	0x20005578

0800a0c0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b084      	sub	sp, #16
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
 800a0c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a0ca:	4b21      	ldr	r3, [pc, #132]	; (800a150 <prvAddCurrentTaskToDelayedList+0x90>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a0d0:	4b20      	ldr	r3, [pc, #128]	; (800a154 <prvAddCurrentTaskToDelayedList+0x94>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	3304      	adds	r3, #4
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f7fe fa88 	bl	80085ec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0e2:	d10a      	bne.n	800a0fa <prvAddCurrentTaskToDelayedList+0x3a>
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d007      	beq.n	800a0fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a0ea:	4b1a      	ldr	r3, [pc, #104]	; (800a154 <prvAddCurrentTaskToDelayedList+0x94>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	3304      	adds	r3, #4
 800a0f0:	4619      	mov	r1, r3
 800a0f2:	4819      	ldr	r0, [pc, #100]	; (800a158 <prvAddCurrentTaskToDelayedList+0x98>)
 800a0f4:	f7fe fa1d 	bl	8008532 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a0f8:	e026      	b.n	800a148 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a0fa:	68fa      	ldr	r2, [r7, #12]
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	4413      	add	r3, r2
 800a100:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a102:	4b14      	ldr	r3, [pc, #80]	; (800a154 <prvAddCurrentTaskToDelayedList+0x94>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	68ba      	ldr	r2, [r7, #8]
 800a108:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a10a:	68ba      	ldr	r2, [r7, #8]
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	429a      	cmp	r2, r3
 800a110:	d209      	bcs.n	800a126 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a112:	4b12      	ldr	r3, [pc, #72]	; (800a15c <prvAddCurrentTaskToDelayedList+0x9c>)
 800a114:	681a      	ldr	r2, [r3, #0]
 800a116:	4b0f      	ldr	r3, [pc, #60]	; (800a154 <prvAddCurrentTaskToDelayedList+0x94>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	3304      	adds	r3, #4
 800a11c:	4619      	mov	r1, r3
 800a11e:	4610      	mov	r0, r2
 800a120:	f7fe fa2b 	bl	800857a <vListInsert>
}
 800a124:	e010      	b.n	800a148 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a126:	4b0e      	ldr	r3, [pc, #56]	; (800a160 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a128:	681a      	ldr	r2, [r3, #0]
 800a12a:	4b0a      	ldr	r3, [pc, #40]	; (800a154 <prvAddCurrentTaskToDelayedList+0x94>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	3304      	adds	r3, #4
 800a130:	4619      	mov	r1, r3
 800a132:	4610      	mov	r0, r2
 800a134:	f7fe fa21 	bl	800857a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a138:	4b0a      	ldr	r3, [pc, #40]	; (800a164 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	68ba      	ldr	r2, [r7, #8]
 800a13e:	429a      	cmp	r2, r3
 800a140:	d202      	bcs.n	800a148 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a142:	4a08      	ldr	r2, [pc, #32]	; (800a164 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	6013      	str	r3, [r2, #0]
}
 800a148:	bf00      	nop
 800a14a:	3710      	adds	r7, #16
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}
 800a150:	20005a50 	.word	0x20005a50
 800a154:	20005578 	.word	0x20005578
 800a158:	20005a38 	.word	0x20005a38
 800a15c:	20005a08 	.word	0x20005a08
 800a160:	20005a04 	.word	0x20005a04
 800a164:	20005a6c 	.word	0x20005a6c

0800a168 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b08a      	sub	sp, #40	; 0x28
 800a16c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a16e:	2300      	movs	r3, #0
 800a170:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a172:	f000 fb07 	bl	800a784 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a176:	4b1c      	ldr	r3, [pc, #112]	; (800a1e8 <xTimerCreateTimerTask+0x80>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d021      	beq.n	800a1c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a17e:	2300      	movs	r3, #0
 800a180:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a182:	2300      	movs	r3, #0
 800a184:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a186:	1d3a      	adds	r2, r7, #4
 800a188:	f107 0108 	add.w	r1, r7, #8
 800a18c:	f107 030c 	add.w	r3, r7, #12
 800a190:	4618      	mov	r0, r3
 800a192:	f7fd ff1b 	bl	8007fcc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a196:	6879      	ldr	r1, [r7, #4]
 800a198:	68bb      	ldr	r3, [r7, #8]
 800a19a:	68fa      	ldr	r2, [r7, #12]
 800a19c:	9202      	str	r2, [sp, #8]
 800a19e:	9301      	str	r3, [sp, #4]
 800a1a0:	2302      	movs	r3, #2
 800a1a2:	9300      	str	r3, [sp, #0]
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	460a      	mov	r2, r1
 800a1a8:	4910      	ldr	r1, [pc, #64]	; (800a1ec <xTimerCreateTimerTask+0x84>)
 800a1aa:	4811      	ldr	r0, [pc, #68]	; (800a1f0 <xTimerCreateTimerTask+0x88>)
 800a1ac:	f7ff f828 	bl	8009200 <xTaskCreateStatic>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	4a10      	ldr	r2, [pc, #64]	; (800a1f4 <xTimerCreateTimerTask+0x8c>)
 800a1b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a1b6:	4b0f      	ldr	r3, [pc, #60]	; (800a1f4 <xTimerCreateTimerTask+0x8c>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d001      	beq.n	800a1c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a1be:	2301      	movs	r3, #1
 800a1c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d10a      	bne.n	800a1de <xTimerCreateTimerTask+0x76>
	__asm volatile
 800a1c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1cc:	f383 8811 	msr	BASEPRI, r3
 800a1d0:	f3bf 8f6f 	isb	sy
 800a1d4:	f3bf 8f4f 	dsb	sy
 800a1d8:	613b      	str	r3, [r7, #16]
}
 800a1da:	bf00      	nop
 800a1dc:	e7fe      	b.n	800a1dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a1de:	697b      	ldr	r3, [r7, #20]
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	3718      	adds	r7, #24
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}
 800a1e8:	20005aa8 	.word	0x20005aa8
 800a1ec:	0800c29c 	.word	0x0800c29c
 800a1f0:	0800a32d 	.word	0x0800a32d
 800a1f4:	20005aac 	.word	0x20005aac

0800a1f8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b08a      	sub	sp, #40	; 0x28
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	60b9      	str	r1, [r7, #8]
 800a202:	607a      	str	r2, [r7, #4]
 800a204:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a206:	2300      	movs	r3, #0
 800a208:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d10a      	bne.n	800a226 <xTimerGenericCommand+0x2e>
	__asm volatile
 800a210:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a214:	f383 8811 	msr	BASEPRI, r3
 800a218:	f3bf 8f6f 	isb	sy
 800a21c:	f3bf 8f4f 	dsb	sy
 800a220:	623b      	str	r3, [r7, #32]
}
 800a222:	bf00      	nop
 800a224:	e7fe      	b.n	800a224 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a226:	4b1a      	ldr	r3, [pc, #104]	; (800a290 <xTimerGenericCommand+0x98>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d02a      	beq.n	800a284 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	2b05      	cmp	r3, #5
 800a23e:	dc18      	bgt.n	800a272 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a240:	f7ff fe9a 	bl	8009f78 <xTaskGetSchedulerState>
 800a244:	4603      	mov	r3, r0
 800a246:	2b02      	cmp	r3, #2
 800a248:	d109      	bne.n	800a25e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a24a:	4b11      	ldr	r3, [pc, #68]	; (800a290 <xTimerGenericCommand+0x98>)
 800a24c:	6818      	ldr	r0, [r3, #0]
 800a24e:	f107 0110 	add.w	r1, r7, #16
 800a252:	2300      	movs	r3, #0
 800a254:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a256:	f7fe fba1 	bl	800899c <xQueueGenericSend>
 800a25a:	6278      	str	r0, [r7, #36]	; 0x24
 800a25c:	e012      	b.n	800a284 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a25e:	4b0c      	ldr	r3, [pc, #48]	; (800a290 <xTimerGenericCommand+0x98>)
 800a260:	6818      	ldr	r0, [r3, #0]
 800a262:	f107 0110 	add.w	r1, r7, #16
 800a266:	2300      	movs	r3, #0
 800a268:	2200      	movs	r2, #0
 800a26a:	f7fe fb97 	bl	800899c <xQueueGenericSend>
 800a26e:	6278      	str	r0, [r7, #36]	; 0x24
 800a270:	e008      	b.n	800a284 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a272:	4b07      	ldr	r3, [pc, #28]	; (800a290 <xTimerGenericCommand+0x98>)
 800a274:	6818      	ldr	r0, [r3, #0]
 800a276:	f107 0110 	add.w	r1, r7, #16
 800a27a:	2300      	movs	r3, #0
 800a27c:	683a      	ldr	r2, [r7, #0]
 800a27e:	f7fe fc8b 	bl	8008b98 <xQueueGenericSendFromISR>
 800a282:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a286:	4618      	mov	r0, r3
 800a288:	3728      	adds	r7, #40	; 0x28
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	20005aa8 	.word	0x20005aa8

0800a294 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b088      	sub	sp, #32
 800a298:	af02      	add	r7, sp, #8
 800a29a:	6078      	str	r0, [r7, #4]
 800a29c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a29e:	4b22      	ldr	r3, [pc, #136]	; (800a328 <prvProcessExpiredTimer+0x94>)
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	68db      	ldr	r3, [r3, #12]
 800a2a4:	68db      	ldr	r3, [r3, #12]
 800a2a6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	3304      	adds	r3, #4
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f7fe f99d 	bl	80085ec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a2b2:	697b      	ldr	r3, [r7, #20]
 800a2b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a2b8:	f003 0304 	and.w	r3, r3, #4
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d022      	beq.n	800a306 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a2c0:	697b      	ldr	r3, [r7, #20]
 800a2c2:	699a      	ldr	r2, [r3, #24]
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	18d1      	adds	r1, r2, r3
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	683a      	ldr	r2, [r7, #0]
 800a2cc:	6978      	ldr	r0, [r7, #20]
 800a2ce:	f000 f8d1 	bl	800a474 <prvInsertTimerInActiveList>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d01f      	beq.n	800a318 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a2d8:	2300      	movs	r3, #0
 800a2da:	9300      	str	r3, [sp, #0]
 800a2dc:	2300      	movs	r3, #0
 800a2de:	687a      	ldr	r2, [r7, #4]
 800a2e0:	2100      	movs	r1, #0
 800a2e2:	6978      	ldr	r0, [r7, #20]
 800a2e4:	f7ff ff88 	bl	800a1f8 <xTimerGenericCommand>
 800a2e8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d113      	bne.n	800a318 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a2f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2f4:	f383 8811 	msr	BASEPRI, r3
 800a2f8:	f3bf 8f6f 	isb	sy
 800a2fc:	f3bf 8f4f 	dsb	sy
 800a300:	60fb      	str	r3, [r7, #12]
}
 800a302:	bf00      	nop
 800a304:	e7fe      	b.n	800a304 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a30c:	f023 0301 	bic.w	r3, r3, #1
 800a310:	b2da      	uxtb	r2, r3
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a318:	697b      	ldr	r3, [r7, #20]
 800a31a:	6a1b      	ldr	r3, [r3, #32]
 800a31c:	6978      	ldr	r0, [r7, #20]
 800a31e:	4798      	blx	r3
}
 800a320:	bf00      	nop
 800a322:	3718      	adds	r7, #24
 800a324:	46bd      	mov	sp, r7
 800a326:	bd80      	pop	{r7, pc}
 800a328:	20005aa0 	.word	0x20005aa0

0800a32c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a334:	f107 0308 	add.w	r3, r7, #8
 800a338:	4618      	mov	r0, r3
 800a33a:	f000 f857 	bl	800a3ec <prvGetNextExpireTime>
 800a33e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	4619      	mov	r1, r3
 800a344:	68f8      	ldr	r0, [r7, #12]
 800a346:	f000 f803 	bl	800a350 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a34a:	f000 f8d5 	bl	800a4f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a34e:	e7f1      	b.n	800a334 <prvTimerTask+0x8>

0800a350 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a35a:	f7ff f98d 	bl	8009678 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a35e:	f107 0308 	add.w	r3, r7, #8
 800a362:	4618      	mov	r0, r3
 800a364:	f000 f866 	bl	800a434 <prvSampleTimeNow>
 800a368:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d130      	bne.n	800a3d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d10a      	bne.n	800a38c <prvProcessTimerOrBlockTask+0x3c>
 800a376:	687a      	ldr	r2, [r7, #4]
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	429a      	cmp	r2, r3
 800a37c:	d806      	bhi.n	800a38c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a37e:	f7ff f989 	bl	8009694 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a382:	68f9      	ldr	r1, [r7, #12]
 800a384:	6878      	ldr	r0, [r7, #4]
 800a386:	f7ff ff85 	bl	800a294 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a38a:	e024      	b.n	800a3d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d008      	beq.n	800a3a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a392:	4b13      	ldr	r3, [pc, #76]	; (800a3e0 <prvProcessTimerOrBlockTask+0x90>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d101      	bne.n	800a3a0 <prvProcessTimerOrBlockTask+0x50>
 800a39c:	2301      	movs	r3, #1
 800a39e:	e000      	b.n	800a3a2 <prvProcessTimerOrBlockTask+0x52>
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a3a4:	4b0f      	ldr	r3, [pc, #60]	; (800a3e4 <prvProcessTimerOrBlockTask+0x94>)
 800a3a6:	6818      	ldr	r0, [r3, #0]
 800a3a8:	687a      	ldr	r2, [r7, #4]
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	1ad3      	subs	r3, r2, r3
 800a3ae:	683a      	ldr	r2, [r7, #0]
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	f7fe fef1 	bl	8009198 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a3b6:	f7ff f96d 	bl	8009694 <xTaskResumeAll>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d10a      	bne.n	800a3d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a3c0:	4b09      	ldr	r3, [pc, #36]	; (800a3e8 <prvProcessTimerOrBlockTask+0x98>)
 800a3c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3c6:	601a      	str	r2, [r3, #0]
 800a3c8:	f3bf 8f4f 	dsb	sy
 800a3cc:	f3bf 8f6f 	isb	sy
}
 800a3d0:	e001      	b.n	800a3d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a3d2:	f7ff f95f 	bl	8009694 <xTaskResumeAll>
}
 800a3d6:	bf00      	nop
 800a3d8:	3710      	adds	r7, #16
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}
 800a3de:	bf00      	nop
 800a3e0:	20005aa4 	.word	0x20005aa4
 800a3e4:	20005aa8 	.word	0x20005aa8
 800a3e8:	e000ed04 	.word	0xe000ed04

0800a3ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b085      	sub	sp, #20
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a3f4:	4b0e      	ldr	r3, [pc, #56]	; (800a430 <prvGetNextExpireTime+0x44>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d101      	bne.n	800a402 <prvGetNextExpireTime+0x16>
 800a3fe:	2201      	movs	r2, #1
 800a400:	e000      	b.n	800a404 <prvGetNextExpireTime+0x18>
 800a402:	2200      	movs	r2, #0
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d105      	bne.n	800a41c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a410:	4b07      	ldr	r3, [pc, #28]	; (800a430 <prvGetNextExpireTime+0x44>)
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	68db      	ldr	r3, [r3, #12]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	60fb      	str	r3, [r7, #12]
 800a41a:	e001      	b.n	800a420 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a41c:	2300      	movs	r3, #0
 800a41e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a420:	68fb      	ldr	r3, [r7, #12]
}
 800a422:	4618      	mov	r0, r3
 800a424:	3714      	adds	r7, #20
 800a426:	46bd      	mov	sp, r7
 800a428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42c:	4770      	bx	lr
 800a42e:	bf00      	nop
 800a430:	20005aa0 	.word	0x20005aa0

0800a434 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b084      	sub	sp, #16
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a43c:	f7ff f9c8 	bl	80097d0 <xTaskGetTickCount>
 800a440:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a442:	4b0b      	ldr	r3, [pc, #44]	; (800a470 <prvSampleTimeNow+0x3c>)
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	68fa      	ldr	r2, [r7, #12]
 800a448:	429a      	cmp	r2, r3
 800a44a:	d205      	bcs.n	800a458 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a44c:	f000 f936 	bl	800a6bc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2201      	movs	r2, #1
 800a454:	601a      	str	r2, [r3, #0]
 800a456:	e002      	b.n	800a45e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2200      	movs	r2, #0
 800a45c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a45e:	4a04      	ldr	r2, [pc, #16]	; (800a470 <prvSampleTimeNow+0x3c>)
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a464:	68fb      	ldr	r3, [r7, #12]
}
 800a466:	4618      	mov	r0, r3
 800a468:	3710      	adds	r7, #16
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}
 800a46e:	bf00      	nop
 800a470:	20005ab0 	.word	0x20005ab0

0800a474 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b086      	sub	sp, #24
 800a478:	af00      	add	r7, sp, #0
 800a47a:	60f8      	str	r0, [r7, #12]
 800a47c:	60b9      	str	r1, [r7, #8]
 800a47e:	607a      	str	r2, [r7, #4]
 800a480:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a482:	2300      	movs	r3, #0
 800a484:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	68ba      	ldr	r2, [r7, #8]
 800a48a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	68fa      	ldr	r2, [r7, #12]
 800a490:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a492:	68ba      	ldr	r2, [r7, #8]
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	429a      	cmp	r2, r3
 800a498:	d812      	bhi.n	800a4c0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a49a:	687a      	ldr	r2, [r7, #4]
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	1ad2      	subs	r2, r2, r3
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	699b      	ldr	r3, [r3, #24]
 800a4a4:	429a      	cmp	r2, r3
 800a4a6:	d302      	bcc.n	800a4ae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	617b      	str	r3, [r7, #20]
 800a4ac:	e01b      	b.n	800a4e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a4ae:	4b10      	ldr	r3, [pc, #64]	; (800a4f0 <prvInsertTimerInActiveList+0x7c>)
 800a4b0:	681a      	ldr	r2, [r3, #0]
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	3304      	adds	r3, #4
 800a4b6:	4619      	mov	r1, r3
 800a4b8:	4610      	mov	r0, r2
 800a4ba:	f7fe f85e 	bl	800857a <vListInsert>
 800a4be:	e012      	b.n	800a4e6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a4c0:	687a      	ldr	r2, [r7, #4]
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	429a      	cmp	r2, r3
 800a4c6:	d206      	bcs.n	800a4d6 <prvInsertTimerInActiveList+0x62>
 800a4c8:	68ba      	ldr	r2, [r7, #8]
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	429a      	cmp	r2, r3
 800a4ce:	d302      	bcc.n	800a4d6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	617b      	str	r3, [r7, #20]
 800a4d4:	e007      	b.n	800a4e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a4d6:	4b07      	ldr	r3, [pc, #28]	; (800a4f4 <prvInsertTimerInActiveList+0x80>)
 800a4d8:	681a      	ldr	r2, [r3, #0]
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	3304      	adds	r3, #4
 800a4de:	4619      	mov	r1, r3
 800a4e0:	4610      	mov	r0, r2
 800a4e2:	f7fe f84a 	bl	800857a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a4e6:	697b      	ldr	r3, [r7, #20]
}
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	3718      	adds	r7, #24
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}
 800a4f0:	20005aa4 	.word	0x20005aa4
 800a4f4:	20005aa0 	.word	0x20005aa0

0800a4f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b08e      	sub	sp, #56	; 0x38
 800a4fc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a4fe:	e0ca      	b.n	800a696 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2b00      	cmp	r3, #0
 800a504:	da18      	bge.n	800a538 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a506:	1d3b      	adds	r3, r7, #4
 800a508:	3304      	adds	r3, #4
 800a50a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a50c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d10a      	bne.n	800a528 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a512:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a516:	f383 8811 	msr	BASEPRI, r3
 800a51a:	f3bf 8f6f 	isb	sy
 800a51e:	f3bf 8f4f 	dsb	sy
 800a522:	61fb      	str	r3, [r7, #28]
}
 800a524:	bf00      	nop
 800a526:	e7fe      	b.n	800a526 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a52e:	6850      	ldr	r0, [r2, #4]
 800a530:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a532:	6892      	ldr	r2, [r2, #8]
 800a534:	4611      	mov	r1, r2
 800a536:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	f2c0 80aa 	blt.w	800a694 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a546:	695b      	ldr	r3, [r3, #20]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d004      	beq.n	800a556 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a54c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a54e:	3304      	adds	r3, #4
 800a550:	4618      	mov	r0, r3
 800a552:	f7fe f84b 	bl	80085ec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a556:	463b      	mov	r3, r7
 800a558:	4618      	mov	r0, r3
 800a55a:	f7ff ff6b 	bl	800a434 <prvSampleTimeNow>
 800a55e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2b09      	cmp	r3, #9
 800a564:	f200 8097 	bhi.w	800a696 <prvProcessReceivedCommands+0x19e>
 800a568:	a201      	add	r2, pc, #4	; (adr r2, 800a570 <prvProcessReceivedCommands+0x78>)
 800a56a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a56e:	bf00      	nop
 800a570:	0800a599 	.word	0x0800a599
 800a574:	0800a599 	.word	0x0800a599
 800a578:	0800a599 	.word	0x0800a599
 800a57c:	0800a60d 	.word	0x0800a60d
 800a580:	0800a621 	.word	0x0800a621
 800a584:	0800a66b 	.word	0x0800a66b
 800a588:	0800a599 	.word	0x0800a599
 800a58c:	0800a599 	.word	0x0800a599
 800a590:	0800a60d 	.word	0x0800a60d
 800a594:	0800a621 	.word	0x0800a621
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a59a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a59e:	f043 0301 	orr.w	r3, r3, #1
 800a5a2:	b2da      	uxtb	r2, r3
 800a5a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a5aa:	68ba      	ldr	r2, [r7, #8]
 800a5ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5ae:	699b      	ldr	r3, [r3, #24]
 800a5b0:	18d1      	adds	r1, r2, r3
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a5b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a5b8:	f7ff ff5c 	bl	800a474 <prvInsertTimerInActiveList>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d069      	beq.n	800a696 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a5c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5c4:	6a1b      	ldr	r3, [r3, #32]
 800a5c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a5c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a5ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a5d0:	f003 0304 	and.w	r3, r3, #4
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d05e      	beq.n	800a696 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a5d8:	68ba      	ldr	r2, [r7, #8]
 800a5da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5dc:	699b      	ldr	r3, [r3, #24]
 800a5de:	441a      	add	r2, r3
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	9300      	str	r3, [sp, #0]
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	2100      	movs	r1, #0
 800a5e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a5ea:	f7ff fe05 	bl	800a1f8 <xTimerGenericCommand>
 800a5ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a5f0:	6a3b      	ldr	r3, [r7, #32]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d14f      	bne.n	800a696 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a5f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5fa:	f383 8811 	msr	BASEPRI, r3
 800a5fe:	f3bf 8f6f 	isb	sy
 800a602:	f3bf 8f4f 	dsb	sy
 800a606:	61bb      	str	r3, [r7, #24]
}
 800a608:	bf00      	nop
 800a60a:	e7fe      	b.n	800a60a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a60c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a60e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a612:	f023 0301 	bic.w	r3, r3, #1
 800a616:	b2da      	uxtb	r2, r3
 800a618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a61a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a61e:	e03a      	b.n	800a696 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a622:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a626:	f043 0301 	orr.w	r3, r3, #1
 800a62a:	b2da      	uxtb	r2, r3
 800a62c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a62e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a632:	68ba      	ldr	r2, [r7, #8]
 800a634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a636:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a63a:	699b      	ldr	r3, [r3, #24]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d10a      	bne.n	800a656 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a640:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a644:	f383 8811 	msr	BASEPRI, r3
 800a648:	f3bf 8f6f 	isb	sy
 800a64c:	f3bf 8f4f 	dsb	sy
 800a650:	617b      	str	r3, [r7, #20]
}
 800a652:	bf00      	nop
 800a654:	e7fe      	b.n	800a654 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a658:	699a      	ldr	r2, [r3, #24]
 800a65a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a65c:	18d1      	adds	r1, r2, r3
 800a65e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a662:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a664:	f7ff ff06 	bl	800a474 <prvInsertTimerInActiveList>
					break;
 800a668:	e015      	b.n	800a696 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a66a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a66c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a670:	f003 0302 	and.w	r3, r3, #2
 800a674:	2b00      	cmp	r3, #0
 800a676:	d103      	bne.n	800a680 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a678:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a67a:	f000 fbf9 	bl	800ae70 <vPortFree>
 800a67e:	e00a      	b.n	800a696 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a682:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a686:	f023 0301 	bic.w	r3, r3, #1
 800a68a:	b2da      	uxtb	r2, r3
 800a68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a68e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a692:	e000      	b.n	800a696 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a694:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a696:	4b08      	ldr	r3, [pc, #32]	; (800a6b8 <prvProcessReceivedCommands+0x1c0>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	1d39      	adds	r1, r7, #4
 800a69c:	2200      	movs	r2, #0
 800a69e:	4618      	mov	r0, r3
 800a6a0:	f7fe fb12 	bl	8008cc8 <xQueueReceive>
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	f47f af2a 	bne.w	800a500 <prvProcessReceivedCommands+0x8>
	}
}
 800a6ac:	bf00      	nop
 800a6ae:	bf00      	nop
 800a6b0:	3730      	adds	r7, #48	; 0x30
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	bf00      	nop
 800a6b8:	20005aa8 	.word	0x20005aa8

0800a6bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b088      	sub	sp, #32
 800a6c0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a6c2:	e048      	b.n	800a756 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a6c4:	4b2d      	ldr	r3, [pc, #180]	; (800a77c <prvSwitchTimerLists+0xc0>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	68db      	ldr	r3, [r3, #12]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6ce:	4b2b      	ldr	r3, [pc, #172]	; (800a77c <prvSwitchTimerLists+0xc0>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	68db      	ldr	r3, [r3, #12]
 800a6d4:	68db      	ldr	r3, [r3, #12]
 800a6d6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	3304      	adds	r3, #4
 800a6dc:	4618      	mov	r0, r3
 800a6de:	f7fd ff85 	bl	80085ec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	6a1b      	ldr	r3, [r3, #32]
 800a6e6:	68f8      	ldr	r0, [r7, #12]
 800a6e8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a6f0:	f003 0304 	and.w	r3, r3, #4
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d02e      	beq.n	800a756 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	699b      	ldr	r3, [r3, #24]
 800a6fc:	693a      	ldr	r2, [r7, #16]
 800a6fe:	4413      	add	r3, r2
 800a700:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a702:	68ba      	ldr	r2, [r7, #8]
 800a704:	693b      	ldr	r3, [r7, #16]
 800a706:	429a      	cmp	r2, r3
 800a708:	d90e      	bls.n	800a728 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	68ba      	ldr	r2, [r7, #8]
 800a70e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	68fa      	ldr	r2, [r7, #12]
 800a714:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a716:	4b19      	ldr	r3, [pc, #100]	; (800a77c <prvSwitchTimerLists+0xc0>)
 800a718:	681a      	ldr	r2, [r3, #0]
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	3304      	adds	r3, #4
 800a71e:	4619      	mov	r1, r3
 800a720:	4610      	mov	r0, r2
 800a722:	f7fd ff2a 	bl	800857a <vListInsert>
 800a726:	e016      	b.n	800a756 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a728:	2300      	movs	r3, #0
 800a72a:	9300      	str	r3, [sp, #0]
 800a72c:	2300      	movs	r3, #0
 800a72e:	693a      	ldr	r2, [r7, #16]
 800a730:	2100      	movs	r1, #0
 800a732:	68f8      	ldr	r0, [r7, #12]
 800a734:	f7ff fd60 	bl	800a1f8 <xTimerGenericCommand>
 800a738:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d10a      	bne.n	800a756 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a744:	f383 8811 	msr	BASEPRI, r3
 800a748:	f3bf 8f6f 	isb	sy
 800a74c:	f3bf 8f4f 	dsb	sy
 800a750:	603b      	str	r3, [r7, #0]
}
 800a752:	bf00      	nop
 800a754:	e7fe      	b.n	800a754 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a756:	4b09      	ldr	r3, [pc, #36]	; (800a77c <prvSwitchTimerLists+0xc0>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d1b1      	bne.n	800a6c4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a760:	4b06      	ldr	r3, [pc, #24]	; (800a77c <prvSwitchTimerLists+0xc0>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a766:	4b06      	ldr	r3, [pc, #24]	; (800a780 <prvSwitchTimerLists+0xc4>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4a04      	ldr	r2, [pc, #16]	; (800a77c <prvSwitchTimerLists+0xc0>)
 800a76c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a76e:	4a04      	ldr	r2, [pc, #16]	; (800a780 <prvSwitchTimerLists+0xc4>)
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	6013      	str	r3, [r2, #0]
}
 800a774:	bf00      	nop
 800a776:	3718      	adds	r7, #24
 800a778:	46bd      	mov	sp, r7
 800a77a:	bd80      	pop	{r7, pc}
 800a77c:	20005aa0 	.word	0x20005aa0
 800a780:	20005aa4 	.word	0x20005aa4

0800a784 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b082      	sub	sp, #8
 800a788:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a78a:	f000 f98b 	bl	800aaa4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a78e:	4b15      	ldr	r3, [pc, #84]	; (800a7e4 <prvCheckForValidListAndQueue+0x60>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d120      	bne.n	800a7d8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a796:	4814      	ldr	r0, [pc, #80]	; (800a7e8 <prvCheckForValidListAndQueue+0x64>)
 800a798:	f7fd fe9e 	bl	80084d8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a79c:	4813      	ldr	r0, [pc, #76]	; (800a7ec <prvCheckForValidListAndQueue+0x68>)
 800a79e:	f7fd fe9b 	bl	80084d8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a7a2:	4b13      	ldr	r3, [pc, #76]	; (800a7f0 <prvCheckForValidListAndQueue+0x6c>)
 800a7a4:	4a10      	ldr	r2, [pc, #64]	; (800a7e8 <prvCheckForValidListAndQueue+0x64>)
 800a7a6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a7a8:	4b12      	ldr	r3, [pc, #72]	; (800a7f4 <prvCheckForValidListAndQueue+0x70>)
 800a7aa:	4a10      	ldr	r2, [pc, #64]	; (800a7ec <prvCheckForValidListAndQueue+0x68>)
 800a7ac:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	9300      	str	r3, [sp, #0]
 800a7b2:	4b11      	ldr	r3, [pc, #68]	; (800a7f8 <prvCheckForValidListAndQueue+0x74>)
 800a7b4:	4a11      	ldr	r2, [pc, #68]	; (800a7fc <prvCheckForValidListAndQueue+0x78>)
 800a7b6:	2110      	movs	r1, #16
 800a7b8:	200a      	movs	r0, #10
 800a7ba:	f7fd ffa9 	bl	8008710 <xQueueGenericCreateStatic>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	4a08      	ldr	r2, [pc, #32]	; (800a7e4 <prvCheckForValidListAndQueue+0x60>)
 800a7c2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a7c4:	4b07      	ldr	r3, [pc, #28]	; (800a7e4 <prvCheckForValidListAndQueue+0x60>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d005      	beq.n	800a7d8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a7cc:	4b05      	ldr	r3, [pc, #20]	; (800a7e4 <prvCheckForValidListAndQueue+0x60>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	490b      	ldr	r1, [pc, #44]	; (800a800 <prvCheckForValidListAndQueue+0x7c>)
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f7fe fc8c 	bl	80090f0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a7d8:	f000 f994 	bl	800ab04 <vPortExitCritical>
}
 800a7dc:	bf00      	nop
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd80      	pop	{r7, pc}
 800a7e2:	bf00      	nop
 800a7e4:	20005aa8 	.word	0x20005aa8
 800a7e8:	20005a78 	.word	0x20005a78
 800a7ec:	20005a8c 	.word	0x20005a8c
 800a7f0:	20005aa0 	.word	0x20005aa0
 800a7f4:	20005aa4 	.word	0x20005aa4
 800a7f8:	20005b54 	.word	0x20005b54
 800a7fc:	20005ab4 	.word	0x20005ab4
 800a800:	0800c2a4 	.word	0x0800c2a4

0800a804 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a804:	b580      	push	{r7, lr}
 800a806:	b08a      	sub	sp, #40	; 0x28
 800a808:	af00      	add	r7, sp, #0
 800a80a:	60f8      	str	r0, [r7, #12]
 800a80c:	60b9      	str	r1, [r7, #8]
 800a80e:	607a      	str	r2, [r7, #4]
 800a810:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800a812:	f06f 0301 	mvn.w	r3, #1
 800a816:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a824:	4b06      	ldr	r3, [pc, #24]	; (800a840 <xTimerPendFunctionCallFromISR+0x3c>)
 800a826:	6818      	ldr	r0, [r3, #0]
 800a828:	f107 0114 	add.w	r1, r7, #20
 800a82c:	2300      	movs	r3, #0
 800a82e:	683a      	ldr	r2, [r7, #0]
 800a830:	f7fe f9b2 	bl	8008b98 <xQueueGenericSendFromISR>
 800a834:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800a836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800a838:	4618      	mov	r0, r3
 800a83a:	3728      	adds	r7, #40	; 0x28
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}
 800a840:	20005aa8 	.word	0x20005aa8

0800a844 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a844:	b480      	push	{r7}
 800a846:	b085      	sub	sp, #20
 800a848:	af00      	add	r7, sp, #0
 800a84a:	60f8      	str	r0, [r7, #12]
 800a84c:	60b9      	str	r1, [r7, #8]
 800a84e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	3b04      	subs	r3, #4
 800a854:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a85c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	3b04      	subs	r3, #4
 800a862:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	f023 0201 	bic.w	r2, r3, #1
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	3b04      	subs	r3, #4
 800a872:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a874:	4a0c      	ldr	r2, [pc, #48]	; (800a8a8 <pxPortInitialiseStack+0x64>)
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	3b14      	subs	r3, #20
 800a87e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a880:	687a      	ldr	r2, [r7, #4]
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	3b04      	subs	r3, #4
 800a88a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	f06f 0202 	mvn.w	r2, #2
 800a892:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	3b20      	subs	r3, #32
 800a898:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a89a:	68fb      	ldr	r3, [r7, #12]
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	3714      	adds	r7, #20
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a6:	4770      	bx	lr
 800a8a8:	0800a8ad 	.word	0x0800a8ad

0800a8ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b085      	sub	sp, #20
 800a8b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a8b6:	4b12      	ldr	r3, [pc, #72]	; (800a900 <prvTaskExitError+0x54>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8be:	d00a      	beq.n	800a8d6 <prvTaskExitError+0x2a>
	__asm volatile
 800a8c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8c4:	f383 8811 	msr	BASEPRI, r3
 800a8c8:	f3bf 8f6f 	isb	sy
 800a8cc:	f3bf 8f4f 	dsb	sy
 800a8d0:	60fb      	str	r3, [r7, #12]
}
 800a8d2:	bf00      	nop
 800a8d4:	e7fe      	b.n	800a8d4 <prvTaskExitError+0x28>
	__asm volatile
 800a8d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8da:	f383 8811 	msr	BASEPRI, r3
 800a8de:	f3bf 8f6f 	isb	sy
 800a8e2:	f3bf 8f4f 	dsb	sy
 800a8e6:	60bb      	str	r3, [r7, #8]
}
 800a8e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a8ea:	bf00      	nop
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d0fc      	beq.n	800a8ec <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a8f2:	bf00      	nop
 800a8f4:	bf00      	nop
 800a8f6:	3714      	adds	r7, #20
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fe:	4770      	bx	lr
 800a900:	2000000c 	.word	0x2000000c
	...

0800a910 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a910:	4b07      	ldr	r3, [pc, #28]	; (800a930 <pxCurrentTCBConst2>)
 800a912:	6819      	ldr	r1, [r3, #0]
 800a914:	6808      	ldr	r0, [r1, #0]
 800a916:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a91a:	f380 8809 	msr	PSP, r0
 800a91e:	f3bf 8f6f 	isb	sy
 800a922:	f04f 0000 	mov.w	r0, #0
 800a926:	f380 8811 	msr	BASEPRI, r0
 800a92a:	4770      	bx	lr
 800a92c:	f3af 8000 	nop.w

0800a930 <pxCurrentTCBConst2>:
 800a930:	20005578 	.word	0x20005578
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a934:	bf00      	nop
 800a936:	bf00      	nop

0800a938 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a938:	4808      	ldr	r0, [pc, #32]	; (800a95c <prvPortStartFirstTask+0x24>)
 800a93a:	6800      	ldr	r0, [r0, #0]
 800a93c:	6800      	ldr	r0, [r0, #0]
 800a93e:	f380 8808 	msr	MSP, r0
 800a942:	f04f 0000 	mov.w	r0, #0
 800a946:	f380 8814 	msr	CONTROL, r0
 800a94a:	b662      	cpsie	i
 800a94c:	b661      	cpsie	f
 800a94e:	f3bf 8f4f 	dsb	sy
 800a952:	f3bf 8f6f 	isb	sy
 800a956:	df00      	svc	0
 800a958:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a95a:	bf00      	nop
 800a95c:	e000ed08 	.word	0xe000ed08

0800a960 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b086      	sub	sp, #24
 800a964:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a966:	4b46      	ldr	r3, [pc, #280]	; (800aa80 <xPortStartScheduler+0x120>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4a46      	ldr	r2, [pc, #280]	; (800aa84 <xPortStartScheduler+0x124>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d10a      	bne.n	800a986 <xPortStartScheduler+0x26>
	__asm volatile
 800a970:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a974:	f383 8811 	msr	BASEPRI, r3
 800a978:	f3bf 8f6f 	isb	sy
 800a97c:	f3bf 8f4f 	dsb	sy
 800a980:	613b      	str	r3, [r7, #16]
}
 800a982:	bf00      	nop
 800a984:	e7fe      	b.n	800a984 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a986:	4b3e      	ldr	r3, [pc, #248]	; (800aa80 <xPortStartScheduler+0x120>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	4a3f      	ldr	r2, [pc, #252]	; (800aa88 <xPortStartScheduler+0x128>)
 800a98c:	4293      	cmp	r3, r2
 800a98e:	d10a      	bne.n	800a9a6 <xPortStartScheduler+0x46>
	__asm volatile
 800a990:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a994:	f383 8811 	msr	BASEPRI, r3
 800a998:	f3bf 8f6f 	isb	sy
 800a99c:	f3bf 8f4f 	dsb	sy
 800a9a0:	60fb      	str	r3, [r7, #12]
}
 800a9a2:	bf00      	nop
 800a9a4:	e7fe      	b.n	800a9a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a9a6:	4b39      	ldr	r3, [pc, #228]	; (800aa8c <xPortStartScheduler+0x12c>)
 800a9a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	781b      	ldrb	r3, [r3, #0]
 800a9ae:	b2db      	uxtb	r3, r3
 800a9b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a9b2:	697b      	ldr	r3, [r7, #20]
 800a9b4:	22ff      	movs	r2, #255	; 0xff
 800a9b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a9b8:	697b      	ldr	r3, [r7, #20]
 800a9ba:	781b      	ldrb	r3, [r3, #0]
 800a9bc:	b2db      	uxtb	r3, r3
 800a9be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a9c0:	78fb      	ldrb	r3, [r7, #3]
 800a9c2:	b2db      	uxtb	r3, r3
 800a9c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a9c8:	b2da      	uxtb	r2, r3
 800a9ca:	4b31      	ldr	r3, [pc, #196]	; (800aa90 <xPortStartScheduler+0x130>)
 800a9cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a9ce:	4b31      	ldr	r3, [pc, #196]	; (800aa94 <xPortStartScheduler+0x134>)
 800a9d0:	2207      	movs	r2, #7
 800a9d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a9d4:	e009      	b.n	800a9ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a9d6:	4b2f      	ldr	r3, [pc, #188]	; (800aa94 <xPortStartScheduler+0x134>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	3b01      	subs	r3, #1
 800a9dc:	4a2d      	ldr	r2, [pc, #180]	; (800aa94 <xPortStartScheduler+0x134>)
 800a9de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a9e0:	78fb      	ldrb	r3, [r7, #3]
 800a9e2:	b2db      	uxtb	r3, r3
 800a9e4:	005b      	lsls	r3, r3, #1
 800a9e6:	b2db      	uxtb	r3, r3
 800a9e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a9ea:	78fb      	ldrb	r3, [r7, #3]
 800a9ec:	b2db      	uxtb	r3, r3
 800a9ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9f2:	2b80      	cmp	r3, #128	; 0x80
 800a9f4:	d0ef      	beq.n	800a9d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a9f6:	4b27      	ldr	r3, [pc, #156]	; (800aa94 <xPortStartScheduler+0x134>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f1c3 0307 	rsb	r3, r3, #7
 800a9fe:	2b04      	cmp	r3, #4
 800aa00:	d00a      	beq.n	800aa18 <xPortStartScheduler+0xb8>
	__asm volatile
 800aa02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa06:	f383 8811 	msr	BASEPRI, r3
 800aa0a:	f3bf 8f6f 	isb	sy
 800aa0e:	f3bf 8f4f 	dsb	sy
 800aa12:	60bb      	str	r3, [r7, #8]
}
 800aa14:	bf00      	nop
 800aa16:	e7fe      	b.n	800aa16 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800aa18:	4b1e      	ldr	r3, [pc, #120]	; (800aa94 <xPortStartScheduler+0x134>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	021b      	lsls	r3, r3, #8
 800aa1e:	4a1d      	ldr	r2, [pc, #116]	; (800aa94 <xPortStartScheduler+0x134>)
 800aa20:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800aa22:	4b1c      	ldr	r3, [pc, #112]	; (800aa94 <xPortStartScheduler+0x134>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800aa2a:	4a1a      	ldr	r2, [pc, #104]	; (800aa94 <xPortStartScheduler+0x134>)
 800aa2c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	b2da      	uxtb	r2, r3
 800aa32:	697b      	ldr	r3, [r7, #20]
 800aa34:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aa36:	4b18      	ldr	r3, [pc, #96]	; (800aa98 <xPortStartScheduler+0x138>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	4a17      	ldr	r2, [pc, #92]	; (800aa98 <xPortStartScheduler+0x138>)
 800aa3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800aa40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aa42:	4b15      	ldr	r3, [pc, #84]	; (800aa98 <xPortStartScheduler+0x138>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	4a14      	ldr	r2, [pc, #80]	; (800aa98 <xPortStartScheduler+0x138>)
 800aa48:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800aa4c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aa4e:	f000 f8dd 	bl	800ac0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aa52:	4b12      	ldr	r3, [pc, #72]	; (800aa9c <xPortStartScheduler+0x13c>)
 800aa54:	2200      	movs	r2, #0
 800aa56:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800aa58:	f000 f8fc 	bl	800ac54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aa5c:	4b10      	ldr	r3, [pc, #64]	; (800aaa0 <xPortStartScheduler+0x140>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	4a0f      	ldr	r2, [pc, #60]	; (800aaa0 <xPortStartScheduler+0x140>)
 800aa62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800aa66:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aa68:	f7ff ff66 	bl	800a938 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800aa6c:	f7fe ff7a 	bl	8009964 <vTaskSwitchContext>
	prvTaskExitError();
 800aa70:	f7ff ff1c 	bl	800a8ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aa74:	2300      	movs	r3, #0
}
 800aa76:	4618      	mov	r0, r3
 800aa78:	3718      	adds	r7, #24
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bd80      	pop	{r7, pc}
 800aa7e:	bf00      	nop
 800aa80:	e000ed00 	.word	0xe000ed00
 800aa84:	410fc271 	.word	0x410fc271
 800aa88:	410fc270 	.word	0x410fc270
 800aa8c:	e000e400 	.word	0xe000e400
 800aa90:	20005ba4 	.word	0x20005ba4
 800aa94:	20005ba8 	.word	0x20005ba8
 800aa98:	e000ed20 	.word	0xe000ed20
 800aa9c:	2000000c 	.word	0x2000000c
 800aaa0:	e000ef34 	.word	0xe000ef34

0800aaa4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b083      	sub	sp, #12
 800aaa8:	af00      	add	r7, sp, #0
	__asm volatile
 800aaaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaae:	f383 8811 	msr	BASEPRI, r3
 800aab2:	f3bf 8f6f 	isb	sy
 800aab6:	f3bf 8f4f 	dsb	sy
 800aaba:	607b      	str	r3, [r7, #4]
}
 800aabc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800aabe:	4b0f      	ldr	r3, [pc, #60]	; (800aafc <vPortEnterCritical+0x58>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	3301      	adds	r3, #1
 800aac4:	4a0d      	ldr	r2, [pc, #52]	; (800aafc <vPortEnterCritical+0x58>)
 800aac6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800aac8:	4b0c      	ldr	r3, [pc, #48]	; (800aafc <vPortEnterCritical+0x58>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	2b01      	cmp	r3, #1
 800aace:	d10f      	bne.n	800aaf0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800aad0:	4b0b      	ldr	r3, [pc, #44]	; (800ab00 <vPortEnterCritical+0x5c>)
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	b2db      	uxtb	r3, r3
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d00a      	beq.n	800aaf0 <vPortEnterCritical+0x4c>
	__asm volatile
 800aada:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aade:	f383 8811 	msr	BASEPRI, r3
 800aae2:	f3bf 8f6f 	isb	sy
 800aae6:	f3bf 8f4f 	dsb	sy
 800aaea:	603b      	str	r3, [r7, #0]
}
 800aaec:	bf00      	nop
 800aaee:	e7fe      	b.n	800aaee <vPortEnterCritical+0x4a>
	}
}
 800aaf0:	bf00      	nop
 800aaf2:	370c      	adds	r7, #12
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafa:	4770      	bx	lr
 800aafc:	2000000c 	.word	0x2000000c
 800ab00:	e000ed04 	.word	0xe000ed04

0800ab04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ab04:	b480      	push	{r7}
 800ab06:	b083      	sub	sp, #12
 800ab08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ab0a:	4b12      	ldr	r3, [pc, #72]	; (800ab54 <vPortExitCritical+0x50>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d10a      	bne.n	800ab28 <vPortExitCritical+0x24>
	__asm volatile
 800ab12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab16:	f383 8811 	msr	BASEPRI, r3
 800ab1a:	f3bf 8f6f 	isb	sy
 800ab1e:	f3bf 8f4f 	dsb	sy
 800ab22:	607b      	str	r3, [r7, #4]
}
 800ab24:	bf00      	nop
 800ab26:	e7fe      	b.n	800ab26 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ab28:	4b0a      	ldr	r3, [pc, #40]	; (800ab54 <vPortExitCritical+0x50>)
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	3b01      	subs	r3, #1
 800ab2e:	4a09      	ldr	r2, [pc, #36]	; (800ab54 <vPortExitCritical+0x50>)
 800ab30:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ab32:	4b08      	ldr	r3, [pc, #32]	; (800ab54 <vPortExitCritical+0x50>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d105      	bne.n	800ab46 <vPortExitCritical+0x42>
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	f383 8811 	msr	BASEPRI, r3
}
 800ab44:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ab46:	bf00      	nop
 800ab48:	370c      	adds	r7, #12
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab50:	4770      	bx	lr
 800ab52:	bf00      	nop
 800ab54:	2000000c 	.word	0x2000000c
	...

0800ab60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ab60:	f3ef 8009 	mrs	r0, PSP
 800ab64:	f3bf 8f6f 	isb	sy
 800ab68:	4b15      	ldr	r3, [pc, #84]	; (800abc0 <pxCurrentTCBConst>)
 800ab6a:	681a      	ldr	r2, [r3, #0]
 800ab6c:	f01e 0f10 	tst.w	lr, #16
 800ab70:	bf08      	it	eq
 800ab72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ab76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab7a:	6010      	str	r0, [r2, #0]
 800ab7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ab80:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ab84:	f380 8811 	msr	BASEPRI, r0
 800ab88:	f3bf 8f4f 	dsb	sy
 800ab8c:	f3bf 8f6f 	isb	sy
 800ab90:	f7fe fee8 	bl	8009964 <vTaskSwitchContext>
 800ab94:	f04f 0000 	mov.w	r0, #0
 800ab98:	f380 8811 	msr	BASEPRI, r0
 800ab9c:	bc09      	pop	{r0, r3}
 800ab9e:	6819      	ldr	r1, [r3, #0]
 800aba0:	6808      	ldr	r0, [r1, #0]
 800aba2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aba6:	f01e 0f10 	tst.w	lr, #16
 800abaa:	bf08      	it	eq
 800abac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800abb0:	f380 8809 	msr	PSP, r0
 800abb4:	f3bf 8f6f 	isb	sy
 800abb8:	4770      	bx	lr
 800abba:	bf00      	nop
 800abbc:	f3af 8000 	nop.w

0800abc0 <pxCurrentTCBConst>:
 800abc0:	20005578 	.word	0x20005578
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800abc4:	bf00      	nop
 800abc6:	bf00      	nop

0800abc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b082      	sub	sp, #8
 800abcc:	af00      	add	r7, sp, #0
	__asm volatile
 800abce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abd2:	f383 8811 	msr	BASEPRI, r3
 800abd6:	f3bf 8f6f 	isb	sy
 800abda:	f3bf 8f4f 	dsb	sy
 800abde:	607b      	str	r3, [r7, #4]
}
 800abe0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800abe2:	f7fe fe05 	bl	80097f0 <xTaskIncrementTick>
 800abe6:	4603      	mov	r3, r0
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d003      	beq.n	800abf4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800abec:	4b06      	ldr	r3, [pc, #24]	; (800ac08 <SysTick_Handler+0x40>)
 800abee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abf2:	601a      	str	r2, [r3, #0]
 800abf4:	2300      	movs	r3, #0
 800abf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	f383 8811 	msr	BASEPRI, r3
}
 800abfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ac00:	bf00      	nop
 800ac02:	3708      	adds	r7, #8
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}
 800ac08:	e000ed04 	.word	0xe000ed04

0800ac0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ac0c:	b480      	push	{r7}
 800ac0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ac10:	4b0b      	ldr	r3, [pc, #44]	; (800ac40 <vPortSetupTimerInterrupt+0x34>)
 800ac12:	2200      	movs	r2, #0
 800ac14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ac16:	4b0b      	ldr	r3, [pc, #44]	; (800ac44 <vPortSetupTimerInterrupt+0x38>)
 800ac18:	2200      	movs	r2, #0
 800ac1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ac1c:	4b0a      	ldr	r3, [pc, #40]	; (800ac48 <vPortSetupTimerInterrupt+0x3c>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	4a0a      	ldr	r2, [pc, #40]	; (800ac4c <vPortSetupTimerInterrupt+0x40>)
 800ac22:	fba2 2303 	umull	r2, r3, r2, r3
 800ac26:	099b      	lsrs	r3, r3, #6
 800ac28:	4a09      	ldr	r2, [pc, #36]	; (800ac50 <vPortSetupTimerInterrupt+0x44>)
 800ac2a:	3b01      	subs	r3, #1
 800ac2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ac2e:	4b04      	ldr	r3, [pc, #16]	; (800ac40 <vPortSetupTimerInterrupt+0x34>)
 800ac30:	2207      	movs	r2, #7
 800ac32:	601a      	str	r2, [r3, #0]
}
 800ac34:	bf00      	nop
 800ac36:	46bd      	mov	sp, r7
 800ac38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3c:	4770      	bx	lr
 800ac3e:	bf00      	nop
 800ac40:	e000e010 	.word	0xe000e010
 800ac44:	e000e018 	.word	0xe000e018
 800ac48:	20000000 	.word	0x20000000
 800ac4c:	10624dd3 	.word	0x10624dd3
 800ac50:	e000e014 	.word	0xe000e014

0800ac54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ac54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ac64 <vPortEnableVFP+0x10>
 800ac58:	6801      	ldr	r1, [r0, #0]
 800ac5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ac5e:	6001      	str	r1, [r0, #0]
 800ac60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ac62:	bf00      	nop
 800ac64:	e000ed88 	.word	0xe000ed88

0800ac68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ac68:	b480      	push	{r7}
 800ac6a:	b085      	sub	sp, #20
 800ac6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ac6e:	f3ef 8305 	mrs	r3, IPSR
 800ac72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	2b0f      	cmp	r3, #15
 800ac78:	d914      	bls.n	800aca4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ac7a:	4a17      	ldr	r2, [pc, #92]	; (800acd8 <vPortValidateInterruptPriority+0x70>)
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	4413      	add	r3, r2
 800ac80:	781b      	ldrb	r3, [r3, #0]
 800ac82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ac84:	4b15      	ldr	r3, [pc, #84]	; (800acdc <vPortValidateInterruptPriority+0x74>)
 800ac86:	781b      	ldrb	r3, [r3, #0]
 800ac88:	7afa      	ldrb	r2, [r7, #11]
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	d20a      	bcs.n	800aca4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ac8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac92:	f383 8811 	msr	BASEPRI, r3
 800ac96:	f3bf 8f6f 	isb	sy
 800ac9a:	f3bf 8f4f 	dsb	sy
 800ac9e:	607b      	str	r3, [r7, #4]
}
 800aca0:	bf00      	nop
 800aca2:	e7fe      	b.n	800aca2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aca4:	4b0e      	ldr	r3, [pc, #56]	; (800ace0 <vPortValidateInterruptPriority+0x78>)
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800acac:	4b0d      	ldr	r3, [pc, #52]	; (800ace4 <vPortValidateInterruptPriority+0x7c>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	429a      	cmp	r2, r3
 800acb2:	d90a      	bls.n	800acca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800acb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acb8:	f383 8811 	msr	BASEPRI, r3
 800acbc:	f3bf 8f6f 	isb	sy
 800acc0:	f3bf 8f4f 	dsb	sy
 800acc4:	603b      	str	r3, [r7, #0]
}
 800acc6:	bf00      	nop
 800acc8:	e7fe      	b.n	800acc8 <vPortValidateInterruptPriority+0x60>
	}
 800acca:	bf00      	nop
 800accc:	3714      	adds	r7, #20
 800acce:	46bd      	mov	sp, r7
 800acd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd4:	4770      	bx	lr
 800acd6:	bf00      	nop
 800acd8:	e000e3f0 	.word	0xe000e3f0
 800acdc:	20005ba4 	.word	0x20005ba4
 800ace0:	e000ed0c 	.word	0xe000ed0c
 800ace4:	20005ba8 	.word	0x20005ba8

0800ace8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b08a      	sub	sp, #40	; 0x28
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800acf0:	2300      	movs	r3, #0
 800acf2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800acf4:	f7fe fcc0 	bl	8009678 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800acf8:	4b58      	ldr	r3, [pc, #352]	; (800ae5c <pvPortMalloc+0x174>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d101      	bne.n	800ad04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ad00:	f000 f910 	bl	800af24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ad04:	4b56      	ldr	r3, [pc, #344]	; (800ae60 <pvPortMalloc+0x178>)
 800ad06:	681a      	ldr	r2, [r3, #0]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	4013      	ands	r3, r2
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	f040 808e 	bne.w	800ae2e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d01d      	beq.n	800ad54 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ad18:	2208      	movs	r2, #8
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	4413      	add	r3, r2
 800ad1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f003 0307 	and.w	r3, r3, #7
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d014      	beq.n	800ad54 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	f023 0307 	bic.w	r3, r3, #7
 800ad30:	3308      	adds	r3, #8
 800ad32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f003 0307 	and.w	r3, r3, #7
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d00a      	beq.n	800ad54 <pvPortMalloc+0x6c>
	__asm volatile
 800ad3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad42:	f383 8811 	msr	BASEPRI, r3
 800ad46:	f3bf 8f6f 	isb	sy
 800ad4a:	f3bf 8f4f 	dsb	sy
 800ad4e:	617b      	str	r3, [r7, #20]
}
 800ad50:	bf00      	nop
 800ad52:	e7fe      	b.n	800ad52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d069      	beq.n	800ae2e <pvPortMalloc+0x146>
 800ad5a:	4b42      	ldr	r3, [pc, #264]	; (800ae64 <pvPortMalloc+0x17c>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	429a      	cmp	r2, r3
 800ad62:	d864      	bhi.n	800ae2e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ad64:	4b40      	ldr	r3, [pc, #256]	; (800ae68 <pvPortMalloc+0x180>)
 800ad66:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ad68:	4b3f      	ldr	r3, [pc, #252]	; (800ae68 <pvPortMalloc+0x180>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ad6e:	e004      	b.n	800ad7a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800ad70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad72:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ad74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ad7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad7c:	685b      	ldr	r3, [r3, #4]
 800ad7e:	687a      	ldr	r2, [r7, #4]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	d903      	bls.n	800ad8c <pvPortMalloc+0xa4>
 800ad84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d1f1      	bne.n	800ad70 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ad8c:	4b33      	ldr	r3, [pc, #204]	; (800ae5c <pvPortMalloc+0x174>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad92:	429a      	cmp	r2, r3
 800ad94:	d04b      	beq.n	800ae2e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ad96:	6a3b      	ldr	r3, [r7, #32]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	2208      	movs	r2, #8
 800ad9c:	4413      	add	r3, r2
 800ad9e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ada0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ada2:	681a      	ldr	r2, [r3, #0]
 800ada4:	6a3b      	ldr	r3, [r7, #32]
 800ada6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ada8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adaa:	685a      	ldr	r2, [r3, #4]
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	1ad2      	subs	r2, r2, r3
 800adb0:	2308      	movs	r3, #8
 800adb2:	005b      	lsls	r3, r3, #1
 800adb4:	429a      	cmp	r2, r3
 800adb6:	d91f      	bls.n	800adf8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800adb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	4413      	add	r3, r2
 800adbe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800adc0:	69bb      	ldr	r3, [r7, #24]
 800adc2:	f003 0307 	and.w	r3, r3, #7
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d00a      	beq.n	800ade0 <pvPortMalloc+0xf8>
	__asm volatile
 800adca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adce:	f383 8811 	msr	BASEPRI, r3
 800add2:	f3bf 8f6f 	isb	sy
 800add6:	f3bf 8f4f 	dsb	sy
 800adda:	613b      	str	r3, [r7, #16]
}
 800addc:	bf00      	nop
 800adde:	e7fe      	b.n	800adde <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ade0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ade2:	685a      	ldr	r2, [r3, #4]
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	1ad2      	subs	r2, r2, r3
 800ade8:	69bb      	ldr	r3, [r7, #24]
 800adea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800adec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adee:	687a      	ldr	r2, [r7, #4]
 800adf0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800adf2:	69b8      	ldr	r0, [r7, #24]
 800adf4:	f000 f8f8 	bl	800afe8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800adf8:	4b1a      	ldr	r3, [pc, #104]	; (800ae64 <pvPortMalloc+0x17c>)
 800adfa:	681a      	ldr	r2, [r3, #0]
 800adfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adfe:	685b      	ldr	r3, [r3, #4]
 800ae00:	1ad3      	subs	r3, r2, r3
 800ae02:	4a18      	ldr	r2, [pc, #96]	; (800ae64 <pvPortMalloc+0x17c>)
 800ae04:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ae06:	4b17      	ldr	r3, [pc, #92]	; (800ae64 <pvPortMalloc+0x17c>)
 800ae08:	681a      	ldr	r2, [r3, #0]
 800ae0a:	4b18      	ldr	r3, [pc, #96]	; (800ae6c <pvPortMalloc+0x184>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	429a      	cmp	r2, r3
 800ae10:	d203      	bcs.n	800ae1a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ae12:	4b14      	ldr	r3, [pc, #80]	; (800ae64 <pvPortMalloc+0x17c>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	4a15      	ldr	r2, [pc, #84]	; (800ae6c <pvPortMalloc+0x184>)
 800ae18:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ae1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae1c:	685a      	ldr	r2, [r3, #4]
 800ae1e:	4b10      	ldr	r3, [pc, #64]	; (800ae60 <pvPortMalloc+0x178>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	431a      	orrs	r2, r3
 800ae24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae26:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ae28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ae2e:	f7fe fc31 	bl	8009694 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae32:	69fb      	ldr	r3, [r7, #28]
 800ae34:	f003 0307 	and.w	r3, r3, #7
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d00a      	beq.n	800ae52 <pvPortMalloc+0x16a>
	__asm volatile
 800ae3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae40:	f383 8811 	msr	BASEPRI, r3
 800ae44:	f3bf 8f6f 	isb	sy
 800ae48:	f3bf 8f4f 	dsb	sy
 800ae4c:	60fb      	str	r3, [r7, #12]
}
 800ae4e:	bf00      	nop
 800ae50:	e7fe      	b.n	800ae50 <pvPortMalloc+0x168>
	return pvReturn;
 800ae52:	69fb      	ldr	r3, [r7, #28]
}
 800ae54:	4618      	mov	r0, r3
 800ae56:	3728      	adds	r7, #40	; 0x28
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}
 800ae5c:	200097b4 	.word	0x200097b4
 800ae60:	200097c0 	.word	0x200097c0
 800ae64:	200097b8 	.word	0x200097b8
 800ae68:	200097ac 	.word	0x200097ac
 800ae6c:	200097bc 	.word	0x200097bc

0800ae70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b086      	sub	sp, #24
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d048      	beq.n	800af14 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ae82:	2308      	movs	r3, #8
 800ae84:	425b      	negs	r3, r3
 800ae86:	697a      	ldr	r2, [r7, #20]
 800ae88:	4413      	add	r3, r2
 800ae8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	685a      	ldr	r2, [r3, #4]
 800ae94:	4b21      	ldr	r3, [pc, #132]	; (800af1c <vPortFree+0xac>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	4013      	ands	r3, r2
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d10a      	bne.n	800aeb4 <vPortFree+0x44>
	__asm volatile
 800ae9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aea2:	f383 8811 	msr	BASEPRI, r3
 800aea6:	f3bf 8f6f 	isb	sy
 800aeaa:	f3bf 8f4f 	dsb	sy
 800aeae:	60fb      	str	r3, [r7, #12]
}
 800aeb0:	bf00      	nop
 800aeb2:	e7fe      	b.n	800aeb2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aeb4:	693b      	ldr	r3, [r7, #16]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d00a      	beq.n	800aed2 <vPortFree+0x62>
	__asm volatile
 800aebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aec0:	f383 8811 	msr	BASEPRI, r3
 800aec4:	f3bf 8f6f 	isb	sy
 800aec8:	f3bf 8f4f 	dsb	sy
 800aecc:	60bb      	str	r3, [r7, #8]
}
 800aece:	bf00      	nop
 800aed0:	e7fe      	b.n	800aed0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	685a      	ldr	r2, [r3, #4]
 800aed6:	4b11      	ldr	r3, [pc, #68]	; (800af1c <vPortFree+0xac>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	4013      	ands	r3, r2
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d019      	beq.n	800af14 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aee0:	693b      	ldr	r3, [r7, #16]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d115      	bne.n	800af14 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	685a      	ldr	r2, [r3, #4]
 800aeec:	4b0b      	ldr	r3, [pc, #44]	; (800af1c <vPortFree+0xac>)
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	43db      	mvns	r3, r3
 800aef2:	401a      	ands	r2, r3
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aef8:	f7fe fbbe 	bl	8009678 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	685a      	ldr	r2, [r3, #4]
 800af00:	4b07      	ldr	r3, [pc, #28]	; (800af20 <vPortFree+0xb0>)
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	4413      	add	r3, r2
 800af06:	4a06      	ldr	r2, [pc, #24]	; (800af20 <vPortFree+0xb0>)
 800af08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800af0a:	6938      	ldr	r0, [r7, #16]
 800af0c:	f000 f86c 	bl	800afe8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800af10:	f7fe fbc0 	bl	8009694 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800af14:	bf00      	nop
 800af16:	3718      	adds	r7, #24
 800af18:	46bd      	mov	sp, r7
 800af1a:	bd80      	pop	{r7, pc}
 800af1c:	200097c0 	.word	0x200097c0
 800af20:	200097b8 	.word	0x200097b8

0800af24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800af24:	b480      	push	{r7}
 800af26:	b085      	sub	sp, #20
 800af28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800af2a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800af2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800af30:	4b27      	ldr	r3, [pc, #156]	; (800afd0 <prvHeapInit+0xac>)
 800af32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	f003 0307 	and.w	r3, r3, #7
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d00c      	beq.n	800af58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	3307      	adds	r3, #7
 800af42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	f023 0307 	bic.w	r3, r3, #7
 800af4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800af4c:	68ba      	ldr	r2, [r7, #8]
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	1ad3      	subs	r3, r2, r3
 800af52:	4a1f      	ldr	r2, [pc, #124]	; (800afd0 <prvHeapInit+0xac>)
 800af54:	4413      	add	r3, r2
 800af56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800af5c:	4a1d      	ldr	r2, [pc, #116]	; (800afd4 <prvHeapInit+0xb0>)
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800af62:	4b1c      	ldr	r3, [pc, #112]	; (800afd4 <prvHeapInit+0xb0>)
 800af64:	2200      	movs	r2, #0
 800af66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	68ba      	ldr	r2, [r7, #8]
 800af6c:	4413      	add	r3, r2
 800af6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800af70:	2208      	movs	r2, #8
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	1a9b      	subs	r3, r3, r2
 800af76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	f023 0307 	bic.w	r3, r3, #7
 800af7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	4a15      	ldr	r2, [pc, #84]	; (800afd8 <prvHeapInit+0xb4>)
 800af84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800af86:	4b14      	ldr	r3, [pc, #80]	; (800afd8 <prvHeapInit+0xb4>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	2200      	movs	r2, #0
 800af8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800af8e:	4b12      	ldr	r3, [pc, #72]	; (800afd8 <prvHeapInit+0xb4>)
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	2200      	movs	r2, #0
 800af94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800af9a:	683b      	ldr	r3, [r7, #0]
 800af9c:	68fa      	ldr	r2, [r7, #12]
 800af9e:	1ad2      	subs	r2, r2, r3
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800afa4:	4b0c      	ldr	r3, [pc, #48]	; (800afd8 <prvHeapInit+0xb4>)
 800afa6:	681a      	ldr	r2, [r3, #0]
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	685b      	ldr	r3, [r3, #4]
 800afb0:	4a0a      	ldr	r2, [pc, #40]	; (800afdc <prvHeapInit+0xb8>)
 800afb2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	685b      	ldr	r3, [r3, #4]
 800afb8:	4a09      	ldr	r2, [pc, #36]	; (800afe0 <prvHeapInit+0xbc>)
 800afba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800afbc:	4b09      	ldr	r3, [pc, #36]	; (800afe4 <prvHeapInit+0xc0>)
 800afbe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800afc2:	601a      	str	r2, [r3, #0]
}
 800afc4:	bf00      	nop
 800afc6:	3714      	adds	r7, #20
 800afc8:	46bd      	mov	sp, r7
 800afca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afce:	4770      	bx	lr
 800afd0:	20005bac 	.word	0x20005bac
 800afd4:	200097ac 	.word	0x200097ac
 800afd8:	200097b4 	.word	0x200097b4
 800afdc:	200097bc 	.word	0x200097bc
 800afe0:	200097b8 	.word	0x200097b8
 800afe4:	200097c0 	.word	0x200097c0

0800afe8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800afe8:	b480      	push	{r7}
 800afea:	b085      	sub	sp, #20
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aff0:	4b28      	ldr	r3, [pc, #160]	; (800b094 <prvInsertBlockIntoFreeList+0xac>)
 800aff2:	60fb      	str	r3, [r7, #12]
 800aff4:	e002      	b.n	800affc <prvInsertBlockIntoFreeList+0x14>
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	60fb      	str	r3, [r7, #12]
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	687a      	ldr	r2, [r7, #4]
 800b002:	429a      	cmp	r2, r3
 800b004:	d8f7      	bhi.n	800aff6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	685b      	ldr	r3, [r3, #4]
 800b00e:	68ba      	ldr	r2, [r7, #8]
 800b010:	4413      	add	r3, r2
 800b012:	687a      	ldr	r2, [r7, #4]
 800b014:	429a      	cmp	r2, r3
 800b016:	d108      	bne.n	800b02a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	685a      	ldr	r2, [r3, #4]
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	685b      	ldr	r3, [r3, #4]
 800b020:	441a      	add	r2, r3
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	685b      	ldr	r3, [r3, #4]
 800b032:	68ba      	ldr	r2, [r7, #8]
 800b034:	441a      	add	r2, r3
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	429a      	cmp	r2, r3
 800b03c:	d118      	bne.n	800b070 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	681a      	ldr	r2, [r3, #0]
 800b042:	4b15      	ldr	r3, [pc, #84]	; (800b098 <prvInsertBlockIntoFreeList+0xb0>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	429a      	cmp	r2, r3
 800b048:	d00d      	beq.n	800b066 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	685a      	ldr	r2, [r3, #4]
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	685b      	ldr	r3, [r3, #4]
 800b054:	441a      	add	r2, r3
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	681a      	ldr	r2, [r3, #0]
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	601a      	str	r2, [r3, #0]
 800b064:	e008      	b.n	800b078 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b066:	4b0c      	ldr	r3, [pc, #48]	; (800b098 <prvInsertBlockIntoFreeList+0xb0>)
 800b068:	681a      	ldr	r2, [r3, #0]
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	601a      	str	r2, [r3, #0]
 800b06e:	e003      	b.n	800b078 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	681a      	ldr	r2, [r3, #0]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b078:	68fa      	ldr	r2, [r7, #12]
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	429a      	cmp	r2, r3
 800b07e:	d002      	beq.n	800b086 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	687a      	ldr	r2, [r7, #4]
 800b084:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b086:	bf00      	nop
 800b088:	3714      	adds	r7, #20
 800b08a:	46bd      	mov	sp, r7
 800b08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b090:	4770      	bx	lr
 800b092:	bf00      	nop
 800b094:	200097ac 	.word	0x200097ac
 800b098:	200097b4 	.word	0x200097b4

0800b09c <__libc_init_array>:
 800b09c:	b570      	push	{r4, r5, r6, lr}
 800b09e:	4d0d      	ldr	r5, [pc, #52]	; (800b0d4 <__libc_init_array+0x38>)
 800b0a0:	4c0d      	ldr	r4, [pc, #52]	; (800b0d8 <__libc_init_array+0x3c>)
 800b0a2:	1b64      	subs	r4, r4, r5
 800b0a4:	10a4      	asrs	r4, r4, #2
 800b0a6:	2600      	movs	r6, #0
 800b0a8:	42a6      	cmp	r6, r4
 800b0aa:	d109      	bne.n	800b0c0 <__libc_init_array+0x24>
 800b0ac:	4d0b      	ldr	r5, [pc, #44]	; (800b0dc <__libc_init_array+0x40>)
 800b0ae:	4c0c      	ldr	r4, [pc, #48]	; (800b0e0 <__libc_init_array+0x44>)
 800b0b0:	f001 f8b4 	bl	800c21c <_init>
 800b0b4:	1b64      	subs	r4, r4, r5
 800b0b6:	10a4      	asrs	r4, r4, #2
 800b0b8:	2600      	movs	r6, #0
 800b0ba:	42a6      	cmp	r6, r4
 800b0bc:	d105      	bne.n	800b0ca <__libc_init_array+0x2e>
 800b0be:	bd70      	pop	{r4, r5, r6, pc}
 800b0c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0c4:	4798      	blx	r3
 800b0c6:	3601      	adds	r6, #1
 800b0c8:	e7ee      	b.n	800b0a8 <__libc_init_array+0xc>
 800b0ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0ce:	4798      	blx	r3
 800b0d0:	3601      	adds	r6, #1
 800b0d2:	e7f2      	b.n	800b0ba <__libc_init_array+0x1e>
 800b0d4:	0800c518 	.word	0x0800c518
 800b0d8:	0800c518 	.word	0x0800c518
 800b0dc:	0800c518 	.word	0x0800c518
 800b0e0:	0800c51c 	.word	0x0800c51c

0800b0e4 <memcpy>:
 800b0e4:	440a      	add	r2, r1
 800b0e6:	4291      	cmp	r1, r2
 800b0e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b0ec:	d100      	bne.n	800b0f0 <memcpy+0xc>
 800b0ee:	4770      	bx	lr
 800b0f0:	b510      	push	{r4, lr}
 800b0f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b0fa:	4291      	cmp	r1, r2
 800b0fc:	d1f9      	bne.n	800b0f2 <memcpy+0xe>
 800b0fe:	bd10      	pop	{r4, pc}

0800b100 <memset>:
 800b100:	4402      	add	r2, r0
 800b102:	4603      	mov	r3, r0
 800b104:	4293      	cmp	r3, r2
 800b106:	d100      	bne.n	800b10a <memset+0xa>
 800b108:	4770      	bx	lr
 800b10a:	f803 1b01 	strb.w	r1, [r3], #1
 800b10e:	e7f9      	b.n	800b104 <memset+0x4>

0800b110 <cos>:
 800b110:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b112:	ec53 2b10 	vmov	r2, r3, d0
 800b116:	4824      	ldr	r0, [pc, #144]	; (800b1a8 <cos+0x98>)
 800b118:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b11c:	4281      	cmp	r1, r0
 800b11e:	dc06      	bgt.n	800b12e <cos+0x1e>
 800b120:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 800b1a0 <cos+0x90>
 800b124:	f000 faa4 	bl	800b670 <__kernel_cos>
 800b128:	ec51 0b10 	vmov	r0, r1, d0
 800b12c:	e007      	b.n	800b13e <cos+0x2e>
 800b12e:	481f      	ldr	r0, [pc, #124]	; (800b1ac <cos+0x9c>)
 800b130:	4281      	cmp	r1, r0
 800b132:	dd09      	ble.n	800b148 <cos+0x38>
 800b134:	ee10 0a10 	vmov	r0, s0
 800b138:	4619      	mov	r1, r3
 800b13a:	f7f5 f85d 	bl	80001f8 <__aeabi_dsub>
 800b13e:	ec41 0b10 	vmov	d0, r0, r1
 800b142:	b005      	add	sp, #20
 800b144:	f85d fb04 	ldr.w	pc, [sp], #4
 800b148:	4668      	mov	r0, sp
 800b14a:	f000 f885 	bl	800b258 <__ieee754_rem_pio2>
 800b14e:	f000 0003 	and.w	r0, r0, #3
 800b152:	2801      	cmp	r0, #1
 800b154:	d007      	beq.n	800b166 <cos+0x56>
 800b156:	2802      	cmp	r0, #2
 800b158:	d012      	beq.n	800b180 <cos+0x70>
 800b15a:	b9c0      	cbnz	r0, 800b18e <cos+0x7e>
 800b15c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b160:	ed9d 0b00 	vldr	d0, [sp]
 800b164:	e7de      	b.n	800b124 <cos+0x14>
 800b166:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b16a:	ed9d 0b00 	vldr	d0, [sp]
 800b16e:	f000 fe87 	bl	800be80 <__kernel_sin>
 800b172:	ec53 2b10 	vmov	r2, r3, d0
 800b176:	ee10 0a10 	vmov	r0, s0
 800b17a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b17e:	e7de      	b.n	800b13e <cos+0x2e>
 800b180:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b184:	ed9d 0b00 	vldr	d0, [sp]
 800b188:	f000 fa72 	bl	800b670 <__kernel_cos>
 800b18c:	e7f1      	b.n	800b172 <cos+0x62>
 800b18e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b192:	ed9d 0b00 	vldr	d0, [sp]
 800b196:	2001      	movs	r0, #1
 800b198:	f000 fe72 	bl	800be80 <__kernel_sin>
 800b19c:	e7c4      	b.n	800b128 <cos+0x18>
 800b19e:	bf00      	nop
	...
 800b1a8:	3fe921fb 	.word	0x3fe921fb
 800b1ac:	7fefffff 	.word	0x7fefffff

0800b1b0 <sin>:
 800b1b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b1b2:	ec53 2b10 	vmov	r2, r3, d0
 800b1b6:	4826      	ldr	r0, [pc, #152]	; (800b250 <sin+0xa0>)
 800b1b8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b1bc:	4281      	cmp	r1, r0
 800b1be:	dc07      	bgt.n	800b1d0 <sin+0x20>
 800b1c0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800b248 <sin+0x98>
 800b1c4:	2000      	movs	r0, #0
 800b1c6:	f000 fe5b 	bl	800be80 <__kernel_sin>
 800b1ca:	ec51 0b10 	vmov	r0, r1, d0
 800b1ce:	e007      	b.n	800b1e0 <sin+0x30>
 800b1d0:	4820      	ldr	r0, [pc, #128]	; (800b254 <sin+0xa4>)
 800b1d2:	4281      	cmp	r1, r0
 800b1d4:	dd09      	ble.n	800b1ea <sin+0x3a>
 800b1d6:	ee10 0a10 	vmov	r0, s0
 800b1da:	4619      	mov	r1, r3
 800b1dc:	f7f5 f80c 	bl	80001f8 <__aeabi_dsub>
 800b1e0:	ec41 0b10 	vmov	d0, r0, r1
 800b1e4:	b005      	add	sp, #20
 800b1e6:	f85d fb04 	ldr.w	pc, [sp], #4
 800b1ea:	4668      	mov	r0, sp
 800b1ec:	f000 f834 	bl	800b258 <__ieee754_rem_pio2>
 800b1f0:	f000 0003 	and.w	r0, r0, #3
 800b1f4:	2801      	cmp	r0, #1
 800b1f6:	d008      	beq.n	800b20a <sin+0x5a>
 800b1f8:	2802      	cmp	r0, #2
 800b1fa:	d00d      	beq.n	800b218 <sin+0x68>
 800b1fc:	b9d0      	cbnz	r0, 800b234 <sin+0x84>
 800b1fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b202:	ed9d 0b00 	vldr	d0, [sp]
 800b206:	2001      	movs	r0, #1
 800b208:	e7dd      	b.n	800b1c6 <sin+0x16>
 800b20a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b20e:	ed9d 0b00 	vldr	d0, [sp]
 800b212:	f000 fa2d 	bl	800b670 <__kernel_cos>
 800b216:	e7d8      	b.n	800b1ca <sin+0x1a>
 800b218:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b21c:	ed9d 0b00 	vldr	d0, [sp]
 800b220:	2001      	movs	r0, #1
 800b222:	f000 fe2d 	bl	800be80 <__kernel_sin>
 800b226:	ec53 2b10 	vmov	r2, r3, d0
 800b22a:	ee10 0a10 	vmov	r0, s0
 800b22e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b232:	e7d5      	b.n	800b1e0 <sin+0x30>
 800b234:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b238:	ed9d 0b00 	vldr	d0, [sp]
 800b23c:	f000 fa18 	bl	800b670 <__kernel_cos>
 800b240:	e7f1      	b.n	800b226 <sin+0x76>
 800b242:	bf00      	nop
 800b244:	f3af 8000 	nop.w
	...
 800b250:	3fe921fb 	.word	0x3fe921fb
 800b254:	7fefffff 	.word	0x7fefffff

0800b258 <__ieee754_rem_pio2>:
 800b258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b25c:	ed2d 8b02 	vpush	{d8}
 800b260:	ec55 4b10 	vmov	r4, r5, d0
 800b264:	4bca      	ldr	r3, [pc, #808]	; (800b590 <__ieee754_rem_pio2+0x338>)
 800b266:	b08b      	sub	sp, #44	; 0x2c
 800b268:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800b26c:	4598      	cmp	r8, r3
 800b26e:	4682      	mov	sl, r0
 800b270:	9502      	str	r5, [sp, #8]
 800b272:	dc08      	bgt.n	800b286 <__ieee754_rem_pio2+0x2e>
 800b274:	2200      	movs	r2, #0
 800b276:	2300      	movs	r3, #0
 800b278:	ed80 0b00 	vstr	d0, [r0]
 800b27c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b280:	f04f 0b00 	mov.w	fp, #0
 800b284:	e028      	b.n	800b2d8 <__ieee754_rem_pio2+0x80>
 800b286:	4bc3      	ldr	r3, [pc, #780]	; (800b594 <__ieee754_rem_pio2+0x33c>)
 800b288:	4598      	cmp	r8, r3
 800b28a:	dc78      	bgt.n	800b37e <__ieee754_rem_pio2+0x126>
 800b28c:	9b02      	ldr	r3, [sp, #8]
 800b28e:	4ec2      	ldr	r6, [pc, #776]	; (800b598 <__ieee754_rem_pio2+0x340>)
 800b290:	2b00      	cmp	r3, #0
 800b292:	ee10 0a10 	vmov	r0, s0
 800b296:	a3b0      	add	r3, pc, #704	; (adr r3, 800b558 <__ieee754_rem_pio2+0x300>)
 800b298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b29c:	4629      	mov	r1, r5
 800b29e:	dd39      	ble.n	800b314 <__ieee754_rem_pio2+0xbc>
 800b2a0:	f7f4 ffaa 	bl	80001f8 <__aeabi_dsub>
 800b2a4:	45b0      	cmp	r8, r6
 800b2a6:	4604      	mov	r4, r0
 800b2a8:	460d      	mov	r5, r1
 800b2aa:	d01b      	beq.n	800b2e4 <__ieee754_rem_pio2+0x8c>
 800b2ac:	a3ac      	add	r3, pc, #688	; (adr r3, 800b560 <__ieee754_rem_pio2+0x308>)
 800b2ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b2:	f7f4 ffa1 	bl	80001f8 <__aeabi_dsub>
 800b2b6:	4602      	mov	r2, r0
 800b2b8:	460b      	mov	r3, r1
 800b2ba:	e9ca 2300 	strd	r2, r3, [sl]
 800b2be:	4620      	mov	r0, r4
 800b2c0:	4629      	mov	r1, r5
 800b2c2:	f7f4 ff99 	bl	80001f8 <__aeabi_dsub>
 800b2c6:	a3a6      	add	r3, pc, #664	; (adr r3, 800b560 <__ieee754_rem_pio2+0x308>)
 800b2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2cc:	f7f4 ff94 	bl	80001f8 <__aeabi_dsub>
 800b2d0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b2d4:	f04f 0b01 	mov.w	fp, #1
 800b2d8:	4658      	mov	r0, fp
 800b2da:	b00b      	add	sp, #44	; 0x2c
 800b2dc:	ecbd 8b02 	vpop	{d8}
 800b2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2e4:	a3a0      	add	r3, pc, #640	; (adr r3, 800b568 <__ieee754_rem_pio2+0x310>)
 800b2e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ea:	f7f4 ff85 	bl	80001f8 <__aeabi_dsub>
 800b2ee:	a3a0      	add	r3, pc, #640	; (adr r3, 800b570 <__ieee754_rem_pio2+0x318>)
 800b2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f4:	4604      	mov	r4, r0
 800b2f6:	460d      	mov	r5, r1
 800b2f8:	f7f4 ff7e 	bl	80001f8 <__aeabi_dsub>
 800b2fc:	4602      	mov	r2, r0
 800b2fe:	460b      	mov	r3, r1
 800b300:	e9ca 2300 	strd	r2, r3, [sl]
 800b304:	4620      	mov	r0, r4
 800b306:	4629      	mov	r1, r5
 800b308:	f7f4 ff76 	bl	80001f8 <__aeabi_dsub>
 800b30c:	a398      	add	r3, pc, #608	; (adr r3, 800b570 <__ieee754_rem_pio2+0x318>)
 800b30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b312:	e7db      	b.n	800b2cc <__ieee754_rem_pio2+0x74>
 800b314:	f7f4 ff72 	bl	80001fc <__adddf3>
 800b318:	45b0      	cmp	r8, r6
 800b31a:	4604      	mov	r4, r0
 800b31c:	460d      	mov	r5, r1
 800b31e:	d016      	beq.n	800b34e <__ieee754_rem_pio2+0xf6>
 800b320:	a38f      	add	r3, pc, #572	; (adr r3, 800b560 <__ieee754_rem_pio2+0x308>)
 800b322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b326:	f7f4 ff69 	bl	80001fc <__adddf3>
 800b32a:	4602      	mov	r2, r0
 800b32c:	460b      	mov	r3, r1
 800b32e:	e9ca 2300 	strd	r2, r3, [sl]
 800b332:	4620      	mov	r0, r4
 800b334:	4629      	mov	r1, r5
 800b336:	f7f4 ff5f 	bl	80001f8 <__aeabi_dsub>
 800b33a:	a389      	add	r3, pc, #548	; (adr r3, 800b560 <__ieee754_rem_pio2+0x308>)
 800b33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b340:	f7f4 ff5c 	bl	80001fc <__adddf3>
 800b344:	f04f 3bff 	mov.w	fp, #4294967295
 800b348:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b34c:	e7c4      	b.n	800b2d8 <__ieee754_rem_pio2+0x80>
 800b34e:	a386      	add	r3, pc, #536	; (adr r3, 800b568 <__ieee754_rem_pio2+0x310>)
 800b350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b354:	f7f4 ff52 	bl	80001fc <__adddf3>
 800b358:	a385      	add	r3, pc, #532	; (adr r3, 800b570 <__ieee754_rem_pio2+0x318>)
 800b35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b35e:	4604      	mov	r4, r0
 800b360:	460d      	mov	r5, r1
 800b362:	f7f4 ff4b 	bl	80001fc <__adddf3>
 800b366:	4602      	mov	r2, r0
 800b368:	460b      	mov	r3, r1
 800b36a:	e9ca 2300 	strd	r2, r3, [sl]
 800b36e:	4620      	mov	r0, r4
 800b370:	4629      	mov	r1, r5
 800b372:	f7f4 ff41 	bl	80001f8 <__aeabi_dsub>
 800b376:	a37e      	add	r3, pc, #504	; (adr r3, 800b570 <__ieee754_rem_pio2+0x318>)
 800b378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37c:	e7e0      	b.n	800b340 <__ieee754_rem_pio2+0xe8>
 800b37e:	4b87      	ldr	r3, [pc, #540]	; (800b59c <__ieee754_rem_pio2+0x344>)
 800b380:	4598      	cmp	r8, r3
 800b382:	f300 80d9 	bgt.w	800b538 <__ieee754_rem_pio2+0x2e0>
 800b386:	f000 fe39 	bl	800bffc <fabs>
 800b38a:	ec55 4b10 	vmov	r4, r5, d0
 800b38e:	ee10 0a10 	vmov	r0, s0
 800b392:	a379      	add	r3, pc, #484	; (adr r3, 800b578 <__ieee754_rem_pio2+0x320>)
 800b394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b398:	4629      	mov	r1, r5
 800b39a:	f7f5 f8e5 	bl	8000568 <__aeabi_dmul>
 800b39e:	4b80      	ldr	r3, [pc, #512]	; (800b5a0 <__ieee754_rem_pio2+0x348>)
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	f7f4 ff2b 	bl	80001fc <__adddf3>
 800b3a6:	f7f5 fb79 	bl	8000a9c <__aeabi_d2iz>
 800b3aa:	4683      	mov	fp, r0
 800b3ac:	f7f5 f872 	bl	8000494 <__aeabi_i2d>
 800b3b0:	4602      	mov	r2, r0
 800b3b2:	460b      	mov	r3, r1
 800b3b4:	ec43 2b18 	vmov	d8, r2, r3
 800b3b8:	a367      	add	r3, pc, #412	; (adr r3, 800b558 <__ieee754_rem_pio2+0x300>)
 800b3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3be:	f7f5 f8d3 	bl	8000568 <__aeabi_dmul>
 800b3c2:	4602      	mov	r2, r0
 800b3c4:	460b      	mov	r3, r1
 800b3c6:	4620      	mov	r0, r4
 800b3c8:	4629      	mov	r1, r5
 800b3ca:	f7f4 ff15 	bl	80001f8 <__aeabi_dsub>
 800b3ce:	a364      	add	r3, pc, #400	; (adr r3, 800b560 <__ieee754_rem_pio2+0x308>)
 800b3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d4:	4606      	mov	r6, r0
 800b3d6:	460f      	mov	r7, r1
 800b3d8:	ec51 0b18 	vmov	r0, r1, d8
 800b3dc:	f7f5 f8c4 	bl	8000568 <__aeabi_dmul>
 800b3e0:	f1bb 0f1f 	cmp.w	fp, #31
 800b3e4:	4604      	mov	r4, r0
 800b3e6:	460d      	mov	r5, r1
 800b3e8:	dc0d      	bgt.n	800b406 <__ieee754_rem_pio2+0x1ae>
 800b3ea:	4b6e      	ldr	r3, [pc, #440]	; (800b5a4 <__ieee754_rem_pio2+0x34c>)
 800b3ec:	f10b 32ff 	add.w	r2, fp, #4294967295
 800b3f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3f4:	4543      	cmp	r3, r8
 800b3f6:	d006      	beq.n	800b406 <__ieee754_rem_pio2+0x1ae>
 800b3f8:	4622      	mov	r2, r4
 800b3fa:	462b      	mov	r3, r5
 800b3fc:	4630      	mov	r0, r6
 800b3fe:	4639      	mov	r1, r7
 800b400:	f7f4 fefa 	bl	80001f8 <__aeabi_dsub>
 800b404:	e00f      	b.n	800b426 <__ieee754_rem_pio2+0x1ce>
 800b406:	462b      	mov	r3, r5
 800b408:	4622      	mov	r2, r4
 800b40a:	4630      	mov	r0, r6
 800b40c:	4639      	mov	r1, r7
 800b40e:	f7f4 fef3 	bl	80001f8 <__aeabi_dsub>
 800b412:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b416:	9303      	str	r3, [sp, #12]
 800b418:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b41c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800b420:	f1b8 0f10 	cmp.w	r8, #16
 800b424:	dc02      	bgt.n	800b42c <__ieee754_rem_pio2+0x1d4>
 800b426:	e9ca 0100 	strd	r0, r1, [sl]
 800b42a:	e039      	b.n	800b4a0 <__ieee754_rem_pio2+0x248>
 800b42c:	a34e      	add	r3, pc, #312	; (adr r3, 800b568 <__ieee754_rem_pio2+0x310>)
 800b42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b432:	ec51 0b18 	vmov	r0, r1, d8
 800b436:	f7f5 f897 	bl	8000568 <__aeabi_dmul>
 800b43a:	4604      	mov	r4, r0
 800b43c:	460d      	mov	r5, r1
 800b43e:	4602      	mov	r2, r0
 800b440:	460b      	mov	r3, r1
 800b442:	4630      	mov	r0, r6
 800b444:	4639      	mov	r1, r7
 800b446:	f7f4 fed7 	bl	80001f8 <__aeabi_dsub>
 800b44a:	4602      	mov	r2, r0
 800b44c:	460b      	mov	r3, r1
 800b44e:	4680      	mov	r8, r0
 800b450:	4689      	mov	r9, r1
 800b452:	4630      	mov	r0, r6
 800b454:	4639      	mov	r1, r7
 800b456:	f7f4 fecf 	bl	80001f8 <__aeabi_dsub>
 800b45a:	4622      	mov	r2, r4
 800b45c:	462b      	mov	r3, r5
 800b45e:	f7f4 fecb 	bl	80001f8 <__aeabi_dsub>
 800b462:	a343      	add	r3, pc, #268	; (adr r3, 800b570 <__ieee754_rem_pio2+0x318>)
 800b464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b468:	4604      	mov	r4, r0
 800b46a:	460d      	mov	r5, r1
 800b46c:	ec51 0b18 	vmov	r0, r1, d8
 800b470:	f7f5 f87a 	bl	8000568 <__aeabi_dmul>
 800b474:	4622      	mov	r2, r4
 800b476:	462b      	mov	r3, r5
 800b478:	f7f4 febe 	bl	80001f8 <__aeabi_dsub>
 800b47c:	4602      	mov	r2, r0
 800b47e:	460b      	mov	r3, r1
 800b480:	4604      	mov	r4, r0
 800b482:	460d      	mov	r5, r1
 800b484:	4640      	mov	r0, r8
 800b486:	4649      	mov	r1, r9
 800b488:	f7f4 feb6 	bl	80001f8 <__aeabi_dsub>
 800b48c:	9a03      	ldr	r2, [sp, #12]
 800b48e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b492:	1ad3      	subs	r3, r2, r3
 800b494:	2b31      	cmp	r3, #49	; 0x31
 800b496:	dc24      	bgt.n	800b4e2 <__ieee754_rem_pio2+0x28a>
 800b498:	e9ca 0100 	strd	r0, r1, [sl]
 800b49c:	4646      	mov	r6, r8
 800b49e:	464f      	mov	r7, r9
 800b4a0:	e9da 8900 	ldrd	r8, r9, [sl]
 800b4a4:	4630      	mov	r0, r6
 800b4a6:	4642      	mov	r2, r8
 800b4a8:	464b      	mov	r3, r9
 800b4aa:	4639      	mov	r1, r7
 800b4ac:	f7f4 fea4 	bl	80001f8 <__aeabi_dsub>
 800b4b0:	462b      	mov	r3, r5
 800b4b2:	4622      	mov	r2, r4
 800b4b4:	f7f4 fea0 	bl	80001f8 <__aeabi_dsub>
 800b4b8:	9b02      	ldr	r3, [sp, #8]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b4c0:	f6bf af0a 	bge.w	800b2d8 <__ieee754_rem_pio2+0x80>
 800b4c4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b4c8:	f8ca 3004 	str.w	r3, [sl, #4]
 800b4cc:	f8ca 8000 	str.w	r8, [sl]
 800b4d0:	f8ca 0008 	str.w	r0, [sl, #8]
 800b4d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b4d8:	f8ca 300c 	str.w	r3, [sl, #12]
 800b4dc:	f1cb 0b00 	rsb	fp, fp, #0
 800b4e0:	e6fa      	b.n	800b2d8 <__ieee754_rem_pio2+0x80>
 800b4e2:	a327      	add	r3, pc, #156	; (adr r3, 800b580 <__ieee754_rem_pio2+0x328>)
 800b4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e8:	ec51 0b18 	vmov	r0, r1, d8
 800b4ec:	f7f5 f83c 	bl	8000568 <__aeabi_dmul>
 800b4f0:	4604      	mov	r4, r0
 800b4f2:	460d      	mov	r5, r1
 800b4f4:	4602      	mov	r2, r0
 800b4f6:	460b      	mov	r3, r1
 800b4f8:	4640      	mov	r0, r8
 800b4fa:	4649      	mov	r1, r9
 800b4fc:	f7f4 fe7c 	bl	80001f8 <__aeabi_dsub>
 800b500:	4602      	mov	r2, r0
 800b502:	460b      	mov	r3, r1
 800b504:	4606      	mov	r6, r0
 800b506:	460f      	mov	r7, r1
 800b508:	4640      	mov	r0, r8
 800b50a:	4649      	mov	r1, r9
 800b50c:	f7f4 fe74 	bl	80001f8 <__aeabi_dsub>
 800b510:	4622      	mov	r2, r4
 800b512:	462b      	mov	r3, r5
 800b514:	f7f4 fe70 	bl	80001f8 <__aeabi_dsub>
 800b518:	a31b      	add	r3, pc, #108	; (adr r3, 800b588 <__ieee754_rem_pio2+0x330>)
 800b51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b51e:	4604      	mov	r4, r0
 800b520:	460d      	mov	r5, r1
 800b522:	ec51 0b18 	vmov	r0, r1, d8
 800b526:	f7f5 f81f 	bl	8000568 <__aeabi_dmul>
 800b52a:	4622      	mov	r2, r4
 800b52c:	462b      	mov	r3, r5
 800b52e:	f7f4 fe63 	bl	80001f8 <__aeabi_dsub>
 800b532:	4604      	mov	r4, r0
 800b534:	460d      	mov	r5, r1
 800b536:	e75f      	b.n	800b3f8 <__ieee754_rem_pio2+0x1a0>
 800b538:	4b1b      	ldr	r3, [pc, #108]	; (800b5a8 <__ieee754_rem_pio2+0x350>)
 800b53a:	4598      	cmp	r8, r3
 800b53c:	dd36      	ble.n	800b5ac <__ieee754_rem_pio2+0x354>
 800b53e:	ee10 2a10 	vmov	r2, s0
 800b542:	462b      	mov	r3, r5
 800b544:	4620      	mov	r0, r4
 800b546:	4629      	mov	r1, r5
 800b548:	f7f4 fe56 	bl	80001f8 <__aeabi_dsub>
 800b54c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b550:	e9ca 0100 	strd	r0, r1, [sl]
 800b554:	e694      	b.n	800b280 <__ieee754_rem_pio2+0x28>
 800b556:	bf00      	nop
 800b558:	54400000 	.word	0x54400000
 800b55c:	3ff921fb 	.word	0x3ff921fb
 800b560:	1a626331 	.word	0x1a626331
 800b564:	3dd0b461 	.word	0x3dd0b461
 800b568:	1a600000 	.word	0x1a600000
 800b56c:	3dd0b461 	.word	0x3dd0b461
 800b570:	2e037073 	.word	0x2e037073
 800b574:	3ba3198a 	.word	0x3ba3198a
 800b578:	6dc9c883 	.word	0x6dc9c883
 800b57c:	3fe45f30 	.word	0x3fe45f30
 800b580:	2e000000 	.word	0x2e000000
 800b584:	3ba3198a 	.word	0x3ba3198a
 800b588:	252049c1 	.word	0x252049c1
 800b58c:	397b839a 	.word	0x397b839a
 800b590:	3fe921fb 	.word	0x3fe921fb
 800b594:	4002d97b 	.word	0x4002d97b
 800b598:	3ff921fb 	.word	0x3ff921fb
 800b59c:	413921fb 	.word	0x413921fb
 800b5a0:	3fe00000 	.word	0x3fe00000
 800b5a4:	0800c338 	.word	0x0800c338
 800b5a8:	7fefffff 	.word	0x7fefffff
 800b5ac:	ea4f 5428 	mov.w	r4, r8, asr #20
 800b5b0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800b5b4:	ee10 0a10 	vmov	r0, s0
 800b5b8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800b5bc:	ee10 6a10 	vmov	r6, s0
 800b5c0:	460f      	mov	r7, r1
 800b5c2:	f7f5 fa6b 	bl	8000a9c <__aeabi_d2iz>
 800b5c6:	f7f4 ff65 	bl	8000494 <__aeabi_i2d>
 800b5ca:	4602      	mov	r2, r0
 800b5cc:	460b      	mov	r3, r1
 800b5ce:	4630      	mov	r0, r6
 800b5d0:	4639      	mov	r1, r7
 800b5d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b5d6:	f7f4 fe0f 	bl	80001f8 <__aeabi_dsub>
 800b5da:	4b22      	ldr	r3, [pc, #136]	; (800b664 <__ieee754_rem_pio2+0x40c>)
 800b5dc:	2200      	movs	r2, #0
 800b5de:	f7f4 ffc3 	bl	8000568 <__aeabi_dmul>
 800b5e2:	460f      	mov	r7, r1
 800b5e4:	4606      	mov	r6, r0
 800b5e6:	f7f5 fa59 	bl	8000a9c <__aeabi_d2iz>
 800b5ea:	f7f4 ff53 	bl	8000494 <__aeabi_i2d>
 800b5ee:	4602      	mov	r2, r0
 800b5f0:	460b      	mov	r3, r1
 800b5f2:	4630      	mov	r0, r6
 800b5f4:	4639      	mov	r1, r7
 800b5f6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b5fa:	f7f4 fdfd 	bl	80001f8 <__aeabi_dsub>
 800b5fe:	4b19      	ldr	r3, [pc, #100]	; (800b664 <__ieee754_rem_pio2+0x40c>)
 800b600:	2200      	movs	r2, #0
 800b602:	f7f4 ffb1 	bl	8000568 <__aeabi_dmul>
 800b606:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b60a:	ad04      	add	r5, sp, #16
 800b60c:	f04f 0803 	mov.w	r8, #3
 800b610:	46a9      	mov	r9, r5
 800b612:	2600      	movs	r6, #0
 800b614:	2700      	movs	r7, #0
 800b616:	4632      	mov	r2, r6
 800b618:	463b      	mov	r3, r7
 800b61a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800b61e:	46c3      	mov	fp, r8
 800b620:	3d08      	subs	r5, #8
 800b622:	f108 38ff 	add.w	r8, r8, #4294967295
 800b626:	f7f5 fa07 	bl	8000a38 <__aeabi_dcmpeq>
 800b62a:	2800      	cmp	r0, #0
 800b62c:	d1f3      	bne.n	800b616 <__ieee754_rem_pio2+0x3be>
 800b62e:	4b0e      	ldr	r3, [pc, #56]	; (800b668 <__ieee754_rem_pio2+0x410>)
 800b630:	9301      	str	r3, [sp, #4]
 800b632:	2302      	movs	r3, #2
 800b634:	9300      	str	r3, [sp, #0]
 800b636:	4622      	mov	r2, r4
 800b638:	465b      	mov	r3, fp
 800b63a:	4651      	mov	r1, sl
 800b63c:	4648      	mov	r0, r9
 800b63e:	f000 f8df 	bl	800b800 <__kernel_rem_pio2>
 800b642:	9b02      	ldr	r3, [sp, #8]
 800b644:	2b00      	cmp	r3, #0
 800b646:	4683      	mov	fp, r0
 800b648:	f6bf ae46 	bge.w	800b2d8 <__ieee754_rem_pio2+0x80>
 800b64c:	f8da 3004 	ldr.w	r3, [sl, #4]
 800b650:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b654:	f8ca 3004 	str.w	r3, [sl, #4]
 800b658:	f8da 300c 	ldr.w	r3, [sl, #12]
 800b65c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b660:	e73a      	b.n	800b4d8 <__ieee754_rem_pio2+0x280>
 800b662:	bf00      	nop
 800b664:	41700000 	.word	0x41700000
 800b668:	0800c3b8 	.word	0x0800c3b8
 800b66c:	00000000 	.word	0x00000000

0800b670 <__kernel_cos>:
 800b670:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b674:	ec57 6b10 	vmov	r6, r7, d0
 800b678:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800b67c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800b680:	ed8d 1b00 	vstr	d1, [sp]
 800b684:	da07      	bge.n	800b696 <__kernel_cos+0x26>
 800b686:	ee10 0a10 	vmov	r0, s0
 800b68a:	4639      	mov	r1, r7
 800b68c:	f7f5 fa06 	bl	8000a9c <__aeabi_d2iz>
 800b690:	2800      	cmp	r0, #0
 800b692:	f000 8088 	beq.w	800b7a6 <__kernel_cos+0x136>
 800b696:	4632      	mov	r2, r6
 800b698:	463b      	mov	r3, r7
 800b69a:	4630      	mov	r0, r6
 800b69c:	4639      	mov	r1, r7
 800b69e:	f7f4 ff63 	bl	8000568 <__aeabi_dmul>
 800b6a2:	4b51      	ldr	r3, [pc, #324]	; (800b7e8 <__kernel_cos+0x178>)
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	4604      	mov	r4, r0
 800b6a8:	460d      	mov	r5, r1
 800b6aa:	f7f4 ff5d 	bl	8000568 <__aeabi_dmul>
 800b6ae:	a340      	add	r3, pc, #256	; (adr r3, 800b7b0 <__kernel_cos+0x140>)
 800b6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b4:	4682      	mov	sl, r0
 800b6b6:	468b      	mov	fp, r1
 800b6b8:	4620      	mov	r0, r4
 800b6ba:	4629      	mov	r1, r5
 800b6bc:	f7f4 ff54 	bl	8000568 <__aeabi_dmul>
 800b6c0:	a33d      	add	r3, pc, #244	; (adr r3, 800b7b8 <__kernel_cos+0x148>)
 800b6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c6:	f7f4 fd99 	bl	80001fc <__adddf3>
 800b6ca:	4622      	mov	r2, r4
 800b6cc:	462b      	mov	r3, r5
 800b6ce:	f7f4 ff4b 	bl	8000568 <__aeabi_dmul>
 800b6d2:	a33b      	add	r3, pc, #236	; (adr r3, 800b7c0 <__kernel_cos+0x150>)
 800b6d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d8:	f7f4 fd8e 	bl	80001f8 <__aeabi_dsub>
 800b6dc:	4622      	mov	r2, r4
 800b6de:	462b      	mov	r3, r5
 800b6e0:	f7f4 ff42 	bl	8000568 <__aeabi_dmul>
 800b6e4:	a338      	add	r3, pc, #224	; (adr r3, 800b7c8 <__kernel_cos+0x158>)
 800b6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ea:	f7f4 fd87 	bl	80001fc <__adddf3>
 800b6ee:	4622      	mov	r2, r4
 800b6f0:	462b      	mov	r3, r5
 800b6f2:	f7f4 ff39 	bl	8000568 <__aeabi_dmul>
 800b6f6:	a336      	add	r3, pc, #216	; (adr r3, 800b7d0 <__kernel_cos+0x160>)
 800b6f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6fc:	f7f4 fd7c 	bl	80001f8 <__aeabi_dsub>
 800b700:	4622      	mov	r2, r4
 800b702:	462b      	mov	r3, r5
 800b704:	f7f4 ff30 	bl	8000568 <__aeabi_dmul>
 800b708:	a333      	add	r3, pc, #204	; (adr r3, 800b7d8 <__kernel_cos+0x168>)
 800b70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b70e:	f7f4 fd75 	bl	80001fc <__adddf3>
 800b712:	4622      	mov	r2, r4
 800b714:	462b      	mov	r3, r5
 800b716:	f7f4 ff27 	bl	8000568 <__aeabi_dmul>
 800b71a:	4622      	mov	r2, r4
 800b71c:	462b      	mov	r3, r5
 800b71e:	f7f4 ff23 	bl	8000568 <__aeabi_dmul>
 800b722:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b726:	4604      	mov	r4, r0
 800b728:	460d      	mov	r5, r1
 800b72a:	4630      	mov	r0, r6
 800b72c:	4639      	mov	r1, r7
 800b72e:	f7f4 ff1b 	bl	8000568 <__aeabi_dmul>
 800b732:	460b      	mov	r3, r1
 800b734:	4602      	mov	r2, r0
 800b736:	4629      	mov	r1, r5
 800b738:	4620      	mov	r0, r4
 800b73a:	f7f4 fd5d 	bl	80001f8 <__aeabi_dsub>
 800b73e:	4b2b      	ldr	r3, [pc, #172]	; (800b7ec <__kernel_cos+0x17c>)
 800b740:	4598      	cmp	r8, r3
 800b742:	4606      	mov	r6, r0
 800b744:	460f      	mov	r7, r1
 800b746:	dc10      	bgt.n	800b76a <__kernel_cos+0xfa>
 800b748:	4602      	mov	r2, r0
 800b74a:	460b      	mov	r3, r1
 800b74c:	4650      	mov	r0, sl
 800b74e:	4659      	mov	r1, fp
 800b750:	f7f4 fd52 	bl	80001f8 <__aeabi_dsub>
 800b754:	460b      	mov	r3, r1
 800b756:	4926      	ldr	r1, [pc, #152]	; (800b7f0 <__kernel_cos+0x180>)
 800b758:	4602      	mov	r2, r0
 800b75a:	2000      	movs	r0, #0
 800b75c:	f7f4 fd4c 	bl	80001f8 <__aeabi_dsub>
 800b760:	ec41 0b10 	vmov	d0, r0, r1
 800b764:	b003      	add	sp, #12
 800b766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b76a:	4b22      	ldr	r3, [pc, #136]	; (800b7f4 <__kernel_cos+0x184>)
 800b76c:	4920      	ldr	r1, [pc, #128]	; (800b7f0 <__kernel_cos+0x180>)
 800b76e:	4598      	cmp	r8, r3
 800b770:	bfcc      	ite	gt
 800b772:	4d21      	ldrgt	r5, [pc, #132]	; (800b7f8 <__kernel_cos+0x188>)
 800b774:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800b778:	2400      	movs	r4, #0
 800b77a:	4622      	mov	r2, r4
 800b77c:	462b      	mov	r3, r5
 800b77e:	2000      	movs	r0, #0
 800b780:	f7f4 fd3a 	bl	80001f8 <__aeabi_dsub>
 800b784:	4622      	mov	r2, r4
 800b786:	4680      	mov	r8, r0
 800b788:	4689      	mov	r9, r1
 800b78a:	462b      	mov	r3, r5
 800b78c:	4650      	mov	r0, sl
 800b78e:	4659      	mov	r1, fp
 800b790:	f7f4 fd32 	bl	80001f8 <__aeabi_dsub>
 800b794:	4632      	mov	r2, r6
 800b796:	463b      	mov	r3, r7
 800b798:	f7f4 fd2e 	bl	80001f8 <__aeabi_dsub>
 800b79c:	4602      	mov	r2, r0
 800b79e:	460b      	mov	r3, r1
 800b7a0:	4640      	mov	r0, r8
 800b7a2:	4649      	mov	r1, r9
 800b7a4:	e7da      	b.n	800b75c <__kernel_cos+0xec>
 800b7a6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800b7e0 <__kernel_cos+0x170>
 800b7aa:	e7db      	b.n	800b764 <__kernel_cos+0xf4>
 800b7ac:	f3af 8000 	nop.w
 800b7b0:	be8838d4 	.word	0xbe8838d4
 800b7b4:	bda8fae9 	.word	0xbda8fae9
 800b7b8:	bdb4b1c4 	.word	0xbdb4b1c4
 800b7bc:	3e21ee9e 	.word	0x3e21ee9e
 800b7c0:	809c52ad 	.word	0x809c52ad
 800b7c4:	3e927e4f 	.word	0x3e927e4f
 800b7c8:	19cb1590 	.word	0x19cb1590
 800b7cc:	3efa01a0 	.word	0x3efa01a0
 800b7d0:	16c15177 	.word	0x16c15177
 800b7d4:	3f56c16c 	.word	0x3f56c16c
 800b7d8:	5555554c 	.word	0x5555554c
 800b7dc:	3fa55555 	.word	0x3fa55555
 800b7e0:	00000000 	.word	0x00000000
 800b7e4:	3ff00000 	.word	0x3ff00000
 800b7e8:	3fe00000 	.word	0x3fe00000
 800b7ec:	3fd33332 	.word	0x3fd33332
 800b7f0:	3ff00000 	.word	0x3ff00000
 800b7f4:	3fe90000 	.word	0x3fe90000
 800b7f8:	3fd20000 	.word	0x3fd20000
 800b7fc:	00000000 	.word	0x00000000

0800b800 <__kernel_rem_pio2>:
 800b800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b804:	ed2d 8b02 	vpush	{d8}
 800b808:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800b80c:	f112 0f14 	cmn.w	r2, #20
 800b810:	9308      	str	r3, [sp, #32]
 800b812:	9101      	str	r1, [sp, #4]
 800b814:	4bc6      	ldr	r3, [pc, #792]	; (800bb30 <__kernel_rem_pio2+0x330>)
 800b816:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800b818:	9009      	str	r0, [sp, #36]	; 0x24
 800b81a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b81e:	9304      	str	r3, [sp, #16]
 800b820:	9b08      	ldr	r3, [sp, #32]
 800b822:	f103 33ff 	add.w	r3, r3, #4294967295
 800b826:	bfa8      	it	ge
 800b828:	1ed4      	subge	r4, r2, #3
 800b82a:	9306      	str	r3, [sp, #24]
 800b82c:	bfb2      	itee	lt
 800b82e:	2400      	movlt	r4, #0
 800b830:	2318      	movge	r3, #24
 800b832:	fb94 f4f3 	sdivge	r4, r4, r3
 800b836:	f06f 0317 	mvn.w	r3, #23
 800b83a:	fb04 3303 	mla	r3, r4, r3, r3
 800b83e:	eb03 0a02 	add.w	sl, r3, r2
 800b842:	9b04      	ldr	r3, [sp, #16]
 800b844:	9a06      	ldr	r2, [sp, #24]
 800b846:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800bb20 <__kernel_rem_pio2+0x320>
 800b84a:	eb03 0802 	add.w	r8, r3, r2
 800b84e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800b850:	1aa7      	subs	r7, r4, r2
 800b852:	ae20      	add	r6, sp, #128	; 0x80
 800b854:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800b858:	2500      	movs	r5, #0
 800b85a:	4545      	cmp	r5, r8
 800b85c:	dd18      	ble.n	800b890 <__kernel_rem_pio2+0x90>
 800b85e:	9b08      	ldr	r3, [sp, #32]
 800b860:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800b864:	aa20      	add	r2, sp, #128	; 0x80
 800b866:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800bb20 <__kernel_rem_pio2+0x320>
 800b86a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800b86e:	f1c3 0301 	rsb	r3, r3, #1
 800b872:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800b876:	9307      	str	r3, [sp, #28]
 800b878:	9b07      	ldr	r3, [sp, #28]
 800b87a:	9a04      	ldr	r2, [sp, #16]
 800b87c:	4443      	add	r3, r8
 800b87e:	429a      	cmp	r2, r3
 800b880:	db2f      	blt.n	800b8e2 <__kernel_rem_pio2+0xe2>
 800b882:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b886:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b88a:	462f      	mov	r7, r5
 800b88c:	2600      	movs	r6, #0
 800b88e:	e01b      	b.n	800b8c8 <__kernel_rem_pio2+0xc8>
 800b890:	42ef      	cmn	r7, r5
 800b892:	d407      	bmi.n	800b8a4 <__kernel_rem_pio2+0xa4>
 800b894:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800b898:	f7f4 fdfc 	bl	8000494 <__aeabi_i2d>
 800b89c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b8a0:	3501      	adds	r5, #1
 800b8a2:	e7da      	b.n	800b85a <__kernel_rem_pio2+0x5a>
 800b8a4:	ec51 0b18 	vmov	r0, r1, d8
 800b8a8:	e7f8      	b.n	800b89c <__kernel_rem_pio2+0x9c>
 800b8aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8ae:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800b8b2:	f7f4 fe59 	bl	8000568 <__aeabi_dmul>
 800b8b6:	4602      	mov	r2, r0
 800b8b8:	460b      	mov	r3, r1
 800b8ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8be:	f7f4 fc9d 	bl	80001fc <__adddf3>
 800b8c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8c6:	3601      	adds	r6, #1
 800b8c8:	9b06      	ldr	r3, [sp, #24]
 800b8ca:	429e      	cmp	r6, r3
 800b8cc:	f1a7 0708 	sub.w	r7, r7, #8
 800b8d0:	ddeb      	ble.n	800b8aa <__kernel_rem_pio2+0xaa>
 800b8d2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b8d6:	3508      	adds	r5, #8
 800b8d8:	ecab 7b02 	vstmia	fp!, {d7}
 800b8dc:	f108 0801 	add.w	r8, r8, #1
 800b8e0:	e7ca      	b.n	800b878 <__kernel_rem_pio2+0x78>
 800b8e2:	9b04      	ldr	r3, [sp, #16]
 800b8e4:	aa0c      	add	r2, sp, #48	; 0x30
 800b8e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b8ea:	930b      	str	r3, [sp, #44]	; 0x2c
 800b8ec:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800b8ee:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b8f2:	9c04      	ldr	r4, [sp, #16]
 800b8f4:	930a      	str	r3, [sp, #40]	; 0x28
 800b8f6:	ab98      	add	r3, sp, #608	; 0x260
 800b8f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b8fc:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800b900:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800b904:	f8cd b008 	str.w	fp, [sp, #8]
 800b908:	4625      	mov	r5, r4
 800b90a:	2d00      	cmp	r5, #0
 800b90c:	dc78      	bgt.n	800ba00 <__kernel_rem_pio2+0x200>
 800b90e:	ec47 6b10 	vmov	d0, r6, r7
 800b912:	4650      	mov	r0, sl
 800b914:	f000 fbfc 	bl	800c110 <scalbn>
 800b918:	ec57 6b10 	vmov	r6, r7, d0
 800b91c:	2200      	movs	r2, #0
 800b91e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b922:	ee10 0a10 	vmov	r0, s0
 800b926:	4639      	mov	r1, r7
 800b928:	f7f4 fe1e 	bl	8000568 <__aeabi_dmul>
 800b92c:	ec41 0b10 	vmov	d0, r0, r1
 800b930:	f000 fb6e 	bl	800c010 <floor>
 800b934:	4b7f      	ldr	r3, [pc, #508]	; (800bb34 <__kernel_rem_pio2+0x334>)
 800b936:	ec51 0b10 	vmov	r0, r1, d0
 800b93a:	2200      	movs	r2, #0
 800b93c:	f7f4 fe14 	bl	8000568 <__aeabi_dmul>
 800b940:	4602      	mov	r2, r0
 800b942:	460b      	mov	r3, r1
 800b944:	4630      	mov	r0, r6
 800b946:	4639      	mov	r1, r7
 800b948:	f7f4 fc56 	bl	80001f8 <__aeabi_dsub>
 800b94c:	460f      	mov	r7, r1
 800b94e:	4606      	mov	r6, r0
 800b950:	f7f5 f8a4 	bl	8000a9c <__aeabi_d2iz>
 800b954:	9007      	str	r0, [sp, #28]
 800b956:	f7f4 fd9d 	bl	8000494 <__aeabi_i2d>
 800b95a:	4602      	mov	r2, r0
 800b95c:	460b      	mov	r3, r1
 800b95e:	4630      	mov	r0, r6
 800b960:	4639      	mov	r1, r7
 800b962:	f7f4 fc49 	bl	80001f8 <__aeabi_dsub>
 800b966:	f1ba 0f00 	cmp.w	sl, #0
 800b96a:	4606      	mov	r6, r0
 800b96c:	460f      	mov	r7, r1
 800b96e:	dd70      	ble.n	800ba52 <__kernel_rem_pio2+0x252>
 800b970:	1e62      	subs	r2, r4, #1
 800b972:	ab0c      	add	r3, sp, #48	; 0x30
 800b974:	9d07      	ldr	r5, [sp, #28]
 800b976:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b97a:	f1ca 0118 	rsb	r1, sl, #24
 800b97e:	fa40 f301 	asr.w	r3, r0, r1
 800b982:	441d      	add	r5, r3
 800b984:	408b      	lsls	r3, r1
 800b986:	1ac0      	subs	r0, r0, r3
 800b988:	ab0c      	add	r3, sp, #48	; 0x30
 800b98a:	9507      	str	r5, [sp, #28]
 800b98c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800b990:	f1ca 0317 	rsb	r3, sl, #23
 800b994:	fa40 f303 	asr.w	r3, r0, r3
 800b998:	9302      	str	r3, [sp, #8]
 800b99a:	9b02      	ldr	r3, [sp, #8]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	dd66      	ble.n	800ba6e <__kernel_rem_pio2+0x26e>
 800b9a0:	9b07      	ldr	r3, [sp, #28]
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	3301      	adds	r3, #1
 800b9a6:	9307      	str	r3, [sp, #28]
 800b9a8:	4615      	mov	r5, r2
 800b9aa:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800b9ae:	4294      	cmp	r4, r2
 800b9b0:	f300 8099 	bgt.w	800bae6 <__kernel_rem_pio2+0x2e6>
 800b9b4:	f1ba 0f00 	cmp.w	sl, #0
 800b9b8:	dd07      	ble.n	800b9ca <__kernel_rem_pio2+0x1ca>
 800b9ba:	f1ba 0f01 	cmp.w	sl, #1
 800b9be:	f000 80a5 	beq.w	800bb0c <__kernel_rem_pio2+0x30c>
 800b9c2:	f1ba 0f02 	cmp.w	sl, #2
 800b9c6:	f000 80c1 	beq.w	800bb4c <__kernel_rem_pio2+0x34c>
 800b9ca:	9b02      	ldr	r3, [sp, #8]
 800b9cc:	2b02      	cmp	r3, #2
 800b9ce:	d14e      	bne.n	800ba6e <__kernel_rem_pio2+0x26e>
 800b9d0:	4632      	mov	r2, r6
 800b9d2:	463b      	mov	r3, r7
 800b9d4:	4958      	ldr	r1, [pc, #352]	; (800bb38 <__kernel_rem_pio2+0x338>)
 800b9d6:	2000      	movs	r0, #0
 800b9d8:	f7f4 fc0e 	bl	80001f8 <__aeabi_dsub>
 800b9dc:	4606      	mov	r6, r0
 800b9de:	460f      	mov	r7, r1
 800b9e0:	2d00      	cmp	r5, #0
 800b9e2:	d044      	beq.n	800ba6e <__kernel_rem_pio2+0x26e>
 800b9e4:	4650      	mov	r0, sl
 800b9e6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800bb28 <__kernel_rem_pio2+0x328>
 800b9ea:	f000 fb91 	bl	800c110 <scalbn>
 800b9ee:	4630      	mov	r0, r6
 800b9f0:	4639      	mov	r1, r7
 800b9f2:	ec53 2b10 	vmov	r2, r3, d0
 800b9f6:	f7f4 fbff 	bl	80001f8 <__aeabi_dsub>
 800b9fa:	4606      	mov	r6, r0
 800b9fc:	460f      	mov	r7, r1
 800b9fe:	e036      	b.n	800ba6e <__kernel_rem_pio2+0x26e>
 800ba00:	4b4e      	ldr	r3, [pc, #312]	; (800bb3c <__kernel_rem_pio2+0x33c>)
 800ba02:	2200      	movs	r2, #0
 800ba04:	4630      	mov	r0, r6
 800ba06:	4639      	mov	r1, r7
 800ba08:	f7f4 fdae 	bl	8000568 <__aeabi_dmul>
 800ba0c:	f7f5 f846 	bl	8000a9c <__aeabi_d2iz>
 800ba10:	f7f4 fd40 	bl	8000494 <__aeabi_i2d>
 800ba14:	4b4a      	ldr	r3, [pc, #296]	; (800bb40 <__kernel_rem_pio2+0x340>)
 800ba16:	2200      	movs	r2, #0
 800ba18:	4680      	mov	r8, r0
 800ba1a:	4689      	mov	r9, r1
 800ba1c:	f7f4 fda4 	bl	8000568 <__aeabi_dmul>
 800ba20:	4602      	mov	r2, r0
 800ba22:	460b      	mov	r3, r1
 800ba24:	4630      	mov	r0, r6
 800ba26:	4639      	mov	r1, r7
 800ba28:	f7f4 fbe6 	bl	80001f8 <__aeabi_dsub>
 800ba2c:	f7f5 f836 	bl	8000a9c <__aeabi_d2iz>
 800ba30:	9b02      	ldr	r3, [sp, #8]
 800ba32:	f843 0b04 	str.w	r0, [r3], #4
 800ba36:	3d01      	subs	r5, #1
 800ba38:	9302      	str	r3, [sp, #8]
 800ba3a:	ab70      	add	r3, sp, #448	; 0x1c0
 800ba3c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800ba40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba44:	4640      	mov	r0, r8
 800ba46:	4649      	mov	r1, r9
 800ba48:	f7f4 fbd8 	bl	80001fc <__adddf3>
 800ba4c:	4606      	mov	r6, r0
 800ba4e:	460f      	mov	r7, r1
 800ba50:	e75b      	b.n	800b90a <__kernel_rem_pio2+0x10a>
 800ba52:	d105      	bne.n	800ba60 <__kernel_rem_pio2+0x260>
 800ba54:	1e63      	subs	r3, r4, #1
 800ba56:	aa0c      	add	r2, sp, #48	; 0x30
 800ba58:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800ba5c:	15c3      	asrs	r3, r0, #23
 800ba5e:	e79b      	b.n	800b998 <__kernel_rem_pio2+0x198>
 800ba60:	4b38      	ldr	r3, [pc, #224]	; (800bb44 <__kernel_rem_pio2+0x344>)
 800ba62:	2200      	movs	r2, #0
 800ba64:	f7f5 f806 	bl	8000a74 <__aeabi_dcmpge>
 800ba68:	2800      	cmp	r0, #0
 800ba6a:	d139      	bne.n	800bae0 <__kernel_rem_pio2+0x2e0>
 800ba6c:	9002      	str	r0, [sp, #8]
 800ba6e:	2200      	movs	r2, #0
 800ba70:	2300      	movs	r3, #0
 800ba72:	4630      	mov	r0, r6
 800ba74:	4639      	mov	r1, r7
 800ba76:	f7f4 ffdf 	bl	8000a38 <__aeabi_dcmpeq>
 800ba7a:	2800      	cmp	r0, #0
 800ba7c:	f000 80b4 	beq.w	800bbe8 <__kernel_rem_pio2+0x3e8>
 800ba80:	f104 3bff 	add.w	fp, r4, #4294967295
 800ba84:	465b      	mov	r3, fp
 800ba86:	2200      	movs	r2, #0
 800ba88:	9904      	ldr	r1, [sp, #16]
 800ba8a:	428b      	cmp	r3, r1
 800ba8c:	da65      	bge.n	800bb5a <__kernel_rem_pio2+0x35a>
 800ba8e:	2a00      	cmp	r2, #0
 800ba90:	d07b      	beq.n	800bb8a <__kernel_rem_pio2+0x38a>
 800ba92:	ab0c      	add	r3, sp, #48	; 0x30
 800ba94:	f1aa 0a18 	sub.w	sl, sl, #24
 800ba98:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	f000 80a0 	beq.w	800bbe2 <__kernel_rem_pio2+0x3e2>
 800baa2:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800bb28 <__kernel_rem_pio2+0x328>
 800baa6:	4650      	mov	r0, sl
 800baa8:	f000 fb32 	bl	800c110 <scalbn>
 800baac:	4f23      	ldr	r7, [pc, #140]	; (800bb3c <__kernel_rem_pio2+0x33c>)
 800baae:	ec55 4b10 	vmov	r4, r5, d0
 800bab2:	46d8      	mov	r8, fp
 800bab4:	2600      	movs	r6, #0
 800bab6:	f1b8 0f00 	cmp.w	r8, #0
 800baba:	f280 80cf 	bge.w	800bc5c <__kernel_rem_pio2+0x45c>
 800babe:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800bb20 <__kernel_rem_pio2+0x320>
 800bac2:	465f      	mov	r7, fp
 800bac4:	f04f 0800 	mov.w	r8, #0
 800bac8:	2f00      	cmp	r7, #0
 800baca:	f2c0 80fd 	blt.w	800bcc8 <__kernel_rem_pio2+0x4c8>
 800bace:	ab70      	add	r3, sp, #448	; 0x1c0
 800bad0:	f8df a074 	ldr.w	sl, [pc, #116]	; 800bb48 <__kernel_rem_pio2+0x348>
 800bad4:	ec55 4b18 	vmov	r4, r5, d8
 800bad8:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800badc:	2600      	movs	r6, #0
 800bade:	e0e5      	b.n	800bcac <__kernel_rem_pio2+0x4ac>
 800bae0:	2302      	movs	r3, #2
 800bae2:	9302      	str	r3, [sp, #8]
 800bae4:	e75c      	b.n	800b9a0 <__kernel_rem_pio2+0x1a0>
 800bae6:	f8db 3000 	ldr.w	r3, [fp]
 800baea:	b955      	cbnz	r5, 800bb02 <__kernel_rem_pio2+0x302>
 800baec:	b123      	cbz	r3, 800baf8 <__kernel_rem_pio2+0x2f8>
 800baee:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800baf2:	f8cb 3000 	str.w	r3, [fp]
 800baf6:	2301      	movs	r3, #1
 800baf8:	3201      	adds	r2, #1
 800bafa:	f10b 0b04 	add.w	fp, fp, #4
 800bafe:	461d      	mov	r5, r3
 800bb00:	e755      	b.n	800b9ae <__kernel_rem_pio2+0x1ae>
 800bb02:	1acb      	subs	r3, r1, r3
 800bb04:	f8cb 3000 	str.w	r3, [fp]
 800bb08:	462b      	mov	r3, r5
 800bb0a:	e7f5      	b.n	800baf8 <__kernel_rem_pio2+0x2f8>
 800bb0c:	1e62      	subs	r2, r4, #1
 800bb0e:	ab0c      	add	r3, sp, #48	; 0x30
 800bb10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb14:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800bb18:	a90c      	add	r1, sp, #48	; 0x30
 800bb1a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800bb1e:	e754      	b.n	800b9ca <__kernel_rem_pio2+0x1ca>
	...
 800bb2c:	3ff00000 	.word	0x3ff00000
 800bb30:	0800c500 	.word	0x0800c500
 800bb34:	40200000 	.word	0x40200000
 800bb38:	3ff00000 	.word	0x3ff00000
 800bb3c:	3e700000 	.word	0x3e700000
 800bb40:	41700000 	.word	0x41700000
 800bb44:	3fe00000 	.word	0x3fe00000
 800bb48:	0800c4c0 	.word	0x0800c4c0
 800bb4c:	1e62      	subs	r2, r4, #1
 800bb4e:	ab0c      	add	r3, sp, #48	; 0x30
 800bb50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb54:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800bb58:	e7de      	b.n	800bb18 <__kernel_rem_pio2+0x318>
 800bb5a:	a90c      	add	r1, sp, #48	; 0x30
 800bb5c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800bb60:	3b01      	subs	r3, #1
 800bb62:	430a      	orrs	r2, r1
 800bb64:	e790      	b.n	800ba88 <__kernel_rem_pio2+0x288>
 800bb66:	3301      	adds	r3, #1
 800bb68:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800bb6c:	2900      	cmp	r1, #0
 800bb6e:	d0fa      	beq.n	800bb66 <__kernel_rem_pio2+0x366>
 800bb70:	9a08      	ldr	r2, [sp, #32]
 800bb72:	18e3      	adds	r3, r4, r3
 800bb74:	18a6      	adds	r6, r4, r2
 800bb76:	aa20      	add	r2, sp, #128	; 0x80
 800bb78:	1c65      	adds	r5, r4, #1
 800bb7a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800bb7e:	9302      	str	r3, [sp, #8]
 800bb80:	9b02      	ldr	r3, [sp, #8]
 800bb82:	42ab      	cmp	r3, r5
 800bb84:	da04      	bge.n	800bb90 <__kernel_rem_pio2+0x390>
 800bb86:	461c      	mov	r4, r3
 800bb88:	e6b5      	b.n	800b8f6 <__kernel_rem_pio2+0xf6>
 800bb8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bb8c:	2301      	movs	r3, #1
 800bb8e:	e7eb      	b.n	800bb68 <__kernel_rem_pio2+0x368>
 800bb90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bb96:	f7f4 fc7d 	bl	8000494 <__aeabi_i2d>
 800bb9a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800bb9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bba0:	46b3      	mov	fp, r6
 800bba2:	461c      	mov	r4, r3
 800bba4:	2700      	movs	r7, #0
 800bba6:	f04f 0800 	mov.w	r8, #0
 800bbaa:	f04f 0900 	mov.w	r9, #0
 800bbae:	9b06      	ldr	r3, [sp, #24]
 800bbb0:	429f      	cmp	r7, r3
 800bbb2:	dd06      	ble.n	800bbc2 <__kernel_rem_pio2+0x3c2>
 800bbb4:	ab70      	add	r3, sp, #448	; 0x1c0
 800bbb6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800bbba:	e9c3 8900 	strd	r8, r9, [r3]
 800bbbe:	3501      	adds	r5, #1
 800bbc0:	e7de      	b.n	800bb80 <__kernel_rem_pio2+0x380>
 800bbc2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800bbc6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800bbca:	f7f4 fccd 	bl	8000568 <__aeabi_dmul>
 800bbce:	4602      	mov	r2, r0
 800bbd0:	460b      	mov	r3, r1
 800bbd2:	4640      	mov	r0, r8
 800bbd4:	4649      	mov	r1, r9
 800bbd6:	f7f4 fb11 	bl	80001fc <__adddf3>
 800bbda:	3701      	adds	r7, #1
 800bbdc:	4680      	mov	r8, r0
 800bbde:	4689      	mov	r9, r1
 800bbe0:	e7e5      	b.n	800bbae <__kernel_rem_pio2+0x3ae>
 800bbe2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bbe6:	e754      	b.n	800ba92 <__kernel_rem_pio2+0x292>
 800bbe8:	ec47 6b10 	vmov	d0, r6, r7
 800bbec:	f1ca 0000 	rsb	r0, sl, #0
 800bbf0:	f000 fa8e 	bl	800c110 <scalbn>
 800bbf4:	ec57 6b10 	vmov	r6, r7, d0
 800bbf8:	4b9f      	ldr	r3, [pc, #636]	; (800be78 <__kernel_rem_pio2+0x678>)
 800bbfa:	ee10 0a10 	vmov	r0, s0
 800bbfe:	2200      	movs	r2, #0
 800bc00:	4639      	mov	r1, r7
 800bc02:	f7f4 ff37 	bl	8000a74 <__aeabi_dcmpge>
 800bc06:	b300      	cbz	r0, 800bc4a <__kernel_rem_pio2+0x44a>
 800bc08:	4b9c      	ldr	r3, [pc, #624]	; (800be7c <__kernel_rem_pio2+0x67c>)
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	4630      	mov	r0, r6
 800bc0e:	4639      	mov	r1, r7
 800bc10:	f7f4 fcaa 	bl	8000568 <__aeabi_dmul>
 800bc14:	f7f4 ff42 	bl	8000a9c <__aeabi_d2iz>
 800bc18:	4605      	mov	r5, r0
 800bc1a:	f7f4 fc3b 	bl	8000494 <__aeabi_i2d>
 800bc1e:	4b96      	ldr	r3, [pc, #600]	; (800be78 <__kernel_rem_pio2+0x678>)
 800bc20:	2200      	movs	r2, #0
 800bc22:	f7f4 fca1 	bl	8000568 <__aeabi_dmul>
 800bc26:	460b      	mov	r3, r1
 800bc28:	4602      	mov	r2, r0
 800bc2a:	4639      	mov	r1, r7
 800bc2c:	4630      	mov	r0, r6
 800bc2e:	f7f4 fae3 	bl	80001f8 <__aeabi_dsub>
 800bc32:	f7f4 ff33 	bl	8000a9c <__aeabi_d2iz>
 800bc36:	f104 0b01 	add.w	fp, r4, #1
 800bc3a:	ab0c      	add	r3, sp, #48	; 0x30
 800bc3c:	f10a 0a18 	add.w	sl, sl, #24
 800bc40:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800bc44:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800bc48:	e72b      	b.n	800baa2 <__kernel_rem_pio2+0x2a2>
 800bc4a:	4630      	mov	r0, r6
 800bc4c:	4639      	mov	r1, r7
 800bc4e:	f7f4 ff25 	bl	8000a9c <__aeabi_d2iz>
 800bc52:	ab0c      	add	r3, sp, #48	; 0x30
 800bc54:	46a3      	mov	fp, r4
 800bc56:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800bc5a:	e722      	b.n	800baa2 <__kernel_rem_pio2+0x2a2>
 800bc5c:	ab70      	add	r3, sp, #448	; 0x1c0
 800bc5e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800bc62:	ab0c      	add	r3, sp, #48	; 0x30
 800bc64:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800bc68:	f7f4 fc14 	bl	8000494 <__aeabi_i2d>
 800bc6c:	4622      	mov	r2, r4
 800bc6e:	462b      	mov	r3, r5
 800bc70:	f7f4 fc7a 	bl	8000568 <__aeabi_dmul>
 800bc74:	4632      	mov	r2, r6
 800bc76:	e9c9 0100 	strd	r0, r1, [r9]
 800bc7a:	463b      	mov	r3, r7
 800bc7c:	4620      	mov	r0, r4
 800bc7e:	4629      	mov	r1, r5
 800bc80:	f7f4 fc72 	bl	8000568 <__aeabi_dmul>
 800bc84:	f108 38ff 	add.w	r8, r8, #4294967295
 800bc88:	4604      	mov	r4, r0
 800bc8a:	460d      	mov	r5, r1
 800bc8c:	e713      	b.n	800bab6 <__kernel_rem_pio2+0x2b6>
 800bc8e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800bc92:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800bc96:	f7f4 fc67 	bl	8000568 <__aeabi_dmul>
 800bc9a:	4602      	mov	r2, r0
 800bc9c:	460b      	mov	r3, r1
 800bc9e:	4620      	mov	r0, r4
 800bca0:	4629      	mov	r1, r5
 800bca2:	f7f4 faab 	bl	80001fc <__adddf3>
 800bca6:	3601      	adds	r6, #1
 800bca8:	4604      	mov	r4, r0
 800bcaa:	460d      	mov	r5, r1
 800bcac:	9b04      	ldr	r3, [sp, #16]
 800bcae:	429e      	cmp	r6, r3
 800bcb0:	dc01      	bgt.n	800bcb6 <__kernel_rem_pio2+0x4b6>
 800bcb2:	45b0      	cmp	r8, r6
 800bcb4:	daeb      	bge.n	800bc8e <__kernel_rem_pio2+0x48e>
 800bcb6:	ab48      	add	r3, sp, #288	; 0x120
 800bcb8:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800bcbc:	e9c3 4500 	strd	r4, r5, [r3]
 800bcc0:	3f01      	subs	r7, #1
 800bcc2:	f108 0801 	add.w	r8, r8, #1
 800bcc6:	e6ff      	b.n	800bac8 <__kernel_rem_pio2+0x2c8>
 800bcc8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800bcca:	2b02      	cmp	r3, #2
 800bccc:	dc0b      	bgt.n	800bce6 <__kernel_rem_pio2+0x4e6>
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	dc6e      	bgt.n	800bdb0 <__kernel_rem_pio2+0x5b0>
 800bcd2:	d045      	beq.n	800bd60 <__kernel_rem_pio2+0x560>
 800bcd4:	9b07      	ldr	r3, [sp, #28]
 800bcd6:	f003 0007 	and.w	r0, r3, #7
 800bcda:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800bcde:	ecbd 8b02 	vpop	{d8}
 800bce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bce6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800bce8:	2b03      	cmp	r3, #3
 800bcea:	d1f3      	bne.n	800bcd4 <__kernel_rem_pio2+0x4d4>
 800bcec:	ab48      	add	r3, sp, #288	; 0x120
 800bcee:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800bcf2:	46d0      	mov	r8, sl
 800bcf4:	46d9      	mov	r9, fp
 800bcf6:	f1b9 0f00 	cmp.w	r9, #0
 800bcfa:	f1a8 0808 	sub.w	r8, r8, #8
 800bcfe:	dc64      	bgt.n	800bdca <__kernel_rem_pio2+0x5ca>
 800bd00:	465c      	mov	r4, fp
 800bd02:	2c01      	cmp	r4, #1
 800bd04:	f1aa 0a08 	sub.w	sl, sl, #8
 800bd08:	dc7e      	bgt.n	800be08 <__kernel_rem_pio2+0x608>
 800bd0a:	2000      	movs	r0, #0
 800bd0c:	2100      	movs	r1, #0
 800bd0e:	f1bb 0f01 	cmp.w	fp, #1
 800bd12:	f300 8097 	bgt.w	800be44 <__kernel_rem_pio2+0x644>
 800bd16:	9b02      	ldr	r3, [sp, #8]
 800bd18:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800bd1c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	f040 8099 	bne.w	800be58 <__kernel_rem_pio2+0x658>
 800bd26:	9b01      	ldr	r3, [sp, #4]
 800bd28:	e9c3 5600 	strd	r5, r6, [r3]
 800bd2c:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800bd30:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800bd34:	e7ce      	b.n	800bcd4 <__kernel_rem_pio2+0x4d4>
 800bd36:	ab48      	add	r3, sp, #288	; 0x120
 800bd38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bd3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd40:	f7f4 fa5c 	bl	80001fc <__adddf3>
 800bd44:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bd48:	f1bb 0f00 	cmp.w	fp, #0
 800bd4c:	daf3      	bge.n	800bd36 <__kernel_rem_pio2+0x536>
 800bd4e:	9b02      	ldr	r3, [sp, #8]
 800bd50:	b113      	cbz	r3, 800bd58 <__kernel_rem_pio2+0x558>
 800bd52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd56:	4619      	mov	r1, r3
 800bd58:	9b01      	ldr	r3, [sp, #4]
 800bd5a:	e9c3 0100 	strd	r0, r1, [r3]
 800bd5e:	e7b9      	b.n	800bcd4 <__kernel_rem_pio2+0x4d4>
 800bd60:	2000      	movs	r0, #0
 800bd62:	2100      	movs	r1, #0
 800bd64:	e7f0      	b.n	800bd48 <__kernel_rem_pio2+0x548>
 800bd66:	ab48      	add	r3, sp, #288	; 0x120
 800bd68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bd6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd70:	f7f4 fa44 	bl	80001fc <__adddf3>
 800bd74:	3c01      	subs	r4, #1
 800bd76:	2c00      	cmp	r4, #0
 800bd78:	daf5      	bge.n	800bd66 <__kernel_rem_pio2+0x566>
 800bd7a:	9b02      	ldr	r3, [sp, #8]
 800bd7c:	b1e3      	cbz	r3, 800bdb8 <__kernel_rem_pio2+0x5b8>
 800bd7e:	4602      	mov	r2, r0
 800bd80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd84:	9c01      	ldr	r4, [sp, #4]
 800bd86:	e9c4 2300 	strd	r2, r3, [r4]
 800bd8a:	4602      	mov	r2, r0
 800bd8c:	460b      	mov	r3, r1
 800bd8e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800bd92:	f7f4 fa31 	bl	80001f8 <__aeabi_dsub>
 800bd96:	ad4a      	add	r5, sp, #296	; 0x128
 800bd98:	2401      	movs	r4, #1
 800bd9a:	45a3      	cmp	fp, r4
 800bd9c:	da0f      	bge.n	800bdbe <__kernel_rem_pio2+0x5be>
 800bd9e:	9b02      	ldr	r3, [sp, #8]
 800bda0:	b113      	cbz	r3, 800bda8 <__kernel_rem_pio2+0x5a8>
 800bda2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bda6:	4619      	mov	r1, r3
 800bda8:	9b01      	ldr	r3, [sp, #4]
 800bdaa:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800bdae:	e791      	b.n	800bcd4 <__kernel_rem_pio2+0x4d4>
 800bdb0:	465c      	mov	r4, fp
 800bdb2:	2000      	movs	r0, #0
 800bdb4:	2100      	movs	r1, #0
 800bdb6:	e7de      	b.n	800bd76 <__kernel_rem_pio2+0x576>
 800bdb8:	4602      	mov	r2, r0
 800bdba:	460b      	mov	r3, r1
 800bdbc:	e7e2      	b.n	800bd84 <__kernel_rem_pio2+0x584>
 800bdbe:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800bdc2:	f7f4 fa1b 	bl	80001fc <__adddf3>
 800bdc6:	3401      	adds	r4, #1
 800bdc8:	e7e7      	b.n	800bd9a <__kernel_rem_pio2+0x59a>
 800bdca:	e9d8 4500 	ldrd	r4, r5, [r8]
 800bdce:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800bdd2:	4620      	mov	r0, r4
 800bdd4:	4632      	mov	r2, r6
 800bdd6:	463b      	mov	r3, r7
 800bdd8:	4629      	mov	r1, r5
 800bdda:	f7f4 fa0f 	bl	80001fc <__adddf3>
 800bdde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bde2:	4602      	mov	r2, r0
 800bde4:	460b      	mov	r3, r1
 800bde6:	4620      	mov	r0, r4
 800bde8:	4629      	mov	r1, r5
 800bdea:	f7f4 fa05 	bl	80001f8 <__aeabi_dsub>
 800bdee:	4632      	mov	r2, r6
 800bdf0:	463b      	mov	r3, r7
 800bdf2:	f7f4 fa03 	bl	80001fc <__adddf3>
 800bdf6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800bdfa:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800bdfe:	ed88 7b00 	vstr	d7, [r8]
 800be02:	f109 39ff 	add.w	r9, r9, #4294967295
 800be06:	e776      	b.n	800bcf6 <__kernel_rem_pio2+0x4f6>
 800be08:	e9da 8900 	ldrd	r8, r9, [sl]
 800be0c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800be10:	4640      	mov	r0, r8
 800be12:	4632      	mov	r2, r6
 800be14:	463b      	mov	r3, r7
 800be16:	4649      	mov	r1, r9
 800be18:	f7f4 f9f0 	bl	80001fc <__adddf3>
 800be1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be20:	4602      	mov	r2, r0
 800be22:	460b      	mov	r3, r1
 800be24:	4640      	mov	r0, r8
 800be26:	4649      	mov	r1, r9
 800be28:	f7f4 f9e6 	bl	80001f8 <__aeabi_dsub>
 800be2c:	4632      	mov	r2, r6
 800be2e:	463b      	mov	r3, r7
 800be30:	f7f4 f9e4 	bl	80001fc <__adddf3>
 800be34:	ed9d 7b04 	vldr	d7, [sp, #16]
 800be38:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800be3c:	ed8a 7b00 	vstr	d7, [sl]
 800be40:	3c01      	subs	r4, #1
 800be42:	e75e      	b.n	800bd02 <__kernel_rem_pio2+0x502>
 800be44:	ab48      	add	r3, sp, #288	; 0x120
 800be46:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800be4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be4e:	f7f4 f9d5 	bl	80001fc <__adddf3>
 800be52:	f10b 3bff 	add.w	fp, fp, #4294967295
 800be56:	e75a      	b.n	800bd0e <__kernel_rem_pio2+0x50e>
 800be58:	9b01      	ldr	r3, [sp, #4]
 800be5a:	9a01      	ldr	r2, [sp, #4]
 800be5c:	601d      	str	r5, [r3, #0]
 800be5e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800be62:	605c      	str	r4, [r3, #4]
 800be64:	609f      	str	r7, [r3, #8]
 800be66:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800be6a:	60d3      	str	r3, [r2, #12]
 800be6c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800be70:	6110      	str	r0, [r2, #16]
 800be72:	6153      	str	r3, [r2, #20]
 800be74:	e72e      	b.n	800bcd4 <__kernel_rem_pio2+0x4d4>
 800be76:	bf00      	nop
 800be78:	41700000 	.word	0x41700000
 800be7c:	3e700000 	.word	0x3e700000

0800be80 <__kernel_sin>:
 800be80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be84:	ed2d 8b04 	vpush	{d8-d9}
 800be88:	eeb0 8a41 	vmov.f32	s16, s2
 800be8c:	eef0 8a61 	vmov.f32	s17, s3
 800be90:	ec55 4b10 	vmov	r4, r5, d0
 800be94:	b083      	sub	sp, #12
 800be96:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800be9a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800be9e:	9001      	str	r0, [sp, #4]
 800bea0:	da06      	bge.n	800beb0 <__kernel_sin+0x30>
 800bea2:	ee10 0a10 	vmov	r0, s0
 800bea6:	4629      	mov	r1, r5
 800bea8:	f7f4 fdf8 	bl	8000a9c <__aeabi_d2iz>
 800beac:	2800      	cmp	r0, #0
 800beae:	d051      	beq.n	800bf54 <__kernel_sin+0xd4>
 800beb0:	4622      	mov	r2, r4
 800beb2:	462b      	mov	r3, r5
 800beb4:	4620      	mov	r0, r4
 800beb6:	4629      	mov	r1, r5
 800beb8:	f7f4 fb56 	bl	8000568 <__aeabi_dmul>
 800bebc:	4682      	mov	sl, r0
 800bebe:	468b      	mov	fp, r1
 800bec0:	4602      	mov	r2, r0
 800bec2:	460b      	mov	r3, r1
 800bec4:	4620      	mov	r0, r4
 800bec6:	4629      	mov	r1, r5
 800bec8:	f7f4 fb4e 	bl	8000568 <__aeabi_dmul>
 800becc:	a341      	add	r3, pc, #260	; (adr r3, 800bfd4 <__kernel_sin+0x154>)
 800bece:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed2:	4680      	mov	r8, r0
 800bed4:	4689      	mov	r9, r1
 800bed6:	4650      	mov	r0, sl
 800bed8:	4659      	mov	r1, fp
 800beda:	f7f4 fb45 	bl	8000568 <__aeabi_dmul>
 800bede:	a33f      	add	r3, pc, #252	; (adr r3, 800bfdc <__kernel_sin+0x15c>)
 800bee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee4:	f7f4 f988 	bl	80001f8 <__aeabi_dsub>
 800bee8:	4652      	mov	r2, sl
 800beea:	465b      	mov	r3, fp
 800beec:	f7f4 fb3c 	bl	8000568 <__aeabi_dmul>
 800bef0:	a33c      	add	r3, pc, #240	; (adr r3, 800bfe4 <__kernel_sin+0x164>)
 800bef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef6:	f7f4 f981 	bl	80001fc <__adddf3>
 800befa:	4652      	mov	r2, sl
 800befc:	465b      	mov	r3, fp
 800befe:	f7f4 fb33 	bl	8000568 <__aeabi_dmul>
 800bf02:	a33a      	add	r3, pc, #232	; (adr r3, 800bfec <__kernel_sin+0x16c>)
 800bf04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf08:	f7f4 f976 	bl	80001f8 <__aeabi_dsub>
 800bf0c:	4652      	mov	r2, sl
 800bf0e:	465b      	mov	r3, fp
 800bf10:	f7f4 fb2a 	bl	8000568 <__aeabi_dmul>
 800bf14:	a337      	add	r3, pc, #220	; (adr r3, 800bff4 <__kernel_sin+0x174>)
 800bf16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf1a:	f7f4 f96f 	bl	80001fc <__adddf3>
 800bf1e:	9b01      	ldr	r3, [sp, #4]
 800bf20:	4606      	mov	r6, r0
 800bf22:	460f      	mov	r7, r1
 800bf24:	b9eb      	cbnz	r3, 800bf62 <__kernel_sin+0xe2>
 800bf26:	4602      	mov	r2, r0
 800bf28:	460b      	mov	r3, r1
 800bf2a:	4650      	mov	r0, sl
 800bf2c:	4659      	mov	r1, fp
 800bf2e:	f7f4 fb1b 	bl	8000568 <__aeabi_dmul>
 800bf32:	a325      	add	r3, pc, #148	; (adr r3, 800bfc8 <__kernel_sin+0x148>)
 800bf34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf38:	f7f4 f95e 	bl	80001f8 <__aeabi_dsub>
 800bf3c:	4642      	mov	r2, r8
 800bf3e:	464b      	mov	r3, r9
 800bf40:	f7f4 fb12 	bl	8000568 <__aeabi_dmul>
 800bf44:	4602      	mov	r2, r0
 800bf46:	460b      	mov	r3, r1
 800bf48:	4620      	mov	r0, r4
 800bf4a:	4629      	mov	r1, r5
 800bf4c:	f7f4 f956 	bl	80001fc <__adddf3>
 800bf50:	4604      	mov	r4, r0
 800bf52:	460d      	mov	r5, r1
 800bf54:	ec45 4b10 	vmov	d0, r4, r5
 800bf58:	b003      	add	sp, #12
 800bf5a:	ecbd 8b04 	vpop	{d8-d9}
 800bf5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf62:	4b1b      	ldr	r3, [pc, #108]	; (800bfd0 <__kernel_sin+0x150>)
 800bf64:	ec51 0b18 	vmov	r0, r1, d8
 800bf68:	2200      	movs	r2, #0
 800bf6a:	f7f4 fafd 	bl	8000568 <__aeabi_dmul>
 800bf6e:	4632      	mov	r2, r6
 800bf70:	ec41 0b19 	vmov	d9, r0, r1
 800bf74:	463b      	mov	r3, r7
 800bf76:	4640      	mov	r0, r8
 800bf78:	4649      	mov	r1, r9
 800bf7a:	f7f4 faf5 	bl	8000568 <__aeabi_dmul>
 800bf7e:	4602      	mov	r2, r0
 800bf80:	460b      	mov	r3, r1
 800bf82:	ec51 0b19 	vmov	r0, r1, d9
 800bf86:	f7f4 f937 	bl	80001f8 <__aeabi_dsub>
 800bf8a:	4652      	mov	r2, sl
 800bf8c:	465b      	mov	r3, fp
 800bf8e:	f7f4 faeb 	bl	8000568 <__aeabi_dmul>
 800bf92:	ec53 2b18 	vmov	r2, r3, d8
 800bf96:	f7f4 f92f 	bl	80001f8 <__aeabi_dsub>
 800bf9a:	a30b      	add	r3, pc, #44	; (adr r3, 800bfc8 <__kernel_sin+0x148>)
 800bf9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfa0:	4606      	mov	r6, r0
 800bfa2:	460f      	mov	r7, r1
 800bfa4:	4640      	mov	r0, r8
 800bfa6:	4649      	mov	r1, r9
 800bfa8:	f7f4 fade 	bl	8000568 <__aeabi_dmul>
 800bfac:	4602      	mov	r2, r0
 800bfae:	460b      	mov	r3, r1
 800bfb0:	4630      	mov	r0, r6
 800bfb2:	4639      	mov	r1, r7
 800bfb4:	f7f4 f922 	bl	80001fc <__adddf3>
 800bfb8:	4602      	mov	r2, r0
 800bfba:	460b      	mov	r3, r1
 800bfbc:	4620      	mov	r0, r4
 800bfbe:	4629      	mov	r1, r5
 800bfc0:	f7f4 f91a 	bl	80001f8 <__aeabi_dsub>
 800bfc4:	e7c4      	b.n	800bf50 <__kernel_sin+0xd0>
 800bfc6:	bf00      	nop
 800bfc8:	55555549 	.word	0x55555549
 800bfcc:	3fc55555 	.word	0x3fc55555
 800bfd0:	3fe00000 	.word	0x3fe00000
 800bfd4:	5acfd57c 	.word	0x5acfd57c
 800bfd8:	3de5d93a 	.word	0x3de5d93a
 800bfdc:	8a2b9ceb 	.word	0x8a2b9ceb
 800bfe0:	3e5ae5e6 	.word	0x3e5ae5e6
 800bfe4:	57b1fe7d 	.word	0x57b1fe7d
 800bfe8:	3ec71de3 	.word	0x3ec71de3
 800bfec:	19c161d5 	.word	0x19c161d5
 800bff0:	3f2a01a0 	.word	0x3f2a01a0
 800bff4:	1110f8a6 	.word	0x1110f8a6
 800bff8:	3f811111 	.word	0x3f811111

0800bffc <fabs>:
 800bffc:	ec51 0b10 	vmov	r0, r1, d0
 800c000:	ee10 2a10 	vmov	r2, s0
 800c004:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c008:	ec43 2b10 	vmov	d0, r2, r3
 800c00c:	4770      	bx	lr
	...

0800c010 <floor>:
 800c010:	ec51 0b10 	vmov	r0, r1, d0
 800c014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c018:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c01c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c020:	2e13      	cmp	r6, #19
 800c022:	ee10 5a10 	vmov	r5, s0
 800c026:	ee10 8a10 	vmov	r8, s0
 800c02a:	460c      	mov	r4, r1
 800c02c:	dc32      	bgt.n	800c094 <floor+0x84>
 800c02e:	2e00      	cmp	r6, #0
 800c030:	da14      	bge.n	800c05c <floor+0x4c>
 800c032:	a333      	add	r3, pc, #204	; (adr r3, 800c100 <floor+0xf0>)
 800c034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c038:	f7f4 f8e0 	bl	80001fc <__adddf3>
 800c03c:	2200      	movs	r2, #0
 800c03e:	2300      	movs	r3, #0
 800c040:	f7f4 fd22 	bl	8000a88 <__aeabi_dcmpgt>
 800c044:	b138      	cbz	r0, 800c056 <floor+0x46>
 800c046:	2c00      	cmp	r4, #0
 800c048:	da57      	bge.n	800c0fa <floor+0xea>
 800c04a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c04e:	431d      	orrs	r5, r3
 800c050:	d001      	beq.n	800c056 <floor+0x46>
 800c052:	4c2d      	ldr	r4, [pc, #180]	; (800c108 <floor+0xf8>)
 800c054:	2500      	movs	r5, #0
 800c056:	4621      	mov	r1, r4
 800c058:	4628      	mov	r0, r5
 800c05a:	e025      	b.n	800c0a8 <floor+0x98>
 800c05c:	4f2b      	ldr	r7, [pc, #172]	; (800c10c <floor+0xfc>)
 800c05e:	4137      	asrs	r7, r6
 800c060:	ea01 0307 	and.w	r3, r1, r7
 800c064:	4303      	orrs	r3, r0
 800c066:	d01f      	beq.n	800c0a8 <floor+0x98>
 800c068:	a325      	add	r3, pc, #148	; (adr r3, 800c100 <floor+0xf0>)
 800c06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c06e:	f7f4 f8c5 	bl	80001fc <__adddf3>
 800c072:	2200      	movs	r2, #0
 800c074:	2300      	movs	r3, #0
 800c076:	f7f4 fd07 	bl	8000a88 <__aeabi_dcmpgt>
 800c07a:	2800      	cmp	r0, #0
 800c07c:	d0eb      	beq.n	800c056 <floor+0x46>
 800c07e:	2c00      	cmp	r4, #0
 800c080:	bfbe      	ittt	lt
 800c082:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c086:	fa43 f606 	asrlt.w	r6, r3, r6
 800c08a:	19a4      	addlt	r4, r4, r6
 800c08c:	ea24 0407 	bic.w	r4, r4, r7
 800c090:	2500      	movs	r5, #0
 800c092:	e7e0      	b.n	800c056 <floor+0x46>
 800c094:	2e33      	cmp	r6, #51	; 0x33
 800c096:	dd0b      	ble.n	800c0b0 <floor+0xa0>
 800c098:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c09c:	d104      	bne.n	800c0a8 <floor+0x98>
 800c09e:	ee10 2a10 	vmov	r2, s0
 800c0a2:	460b      	mov	r3, r1
 800c0a4:	f7f4 f8aa 	bl	80001fc <__adddf3>
 800c0a8:	ec41 0b10 	vmov	d0, r0, r1
 800c0ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0b0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c0b4:	f04f 33ff 	mov.w	r3, #4294967295
 800c0b8:	fa23 f707 	lsr.w	r7, r3, r7
 800c0bc:	4207      	tst	r7, r0
 800c0be:	d0f3      	beq.n	800c0a8 <floor+0x98>
 800c0c0:	a30f      	add	r3, pc, #60	; (adr r3, 800c100 <floor+0xf0>)
 800c0c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c6:	f7f4 f899 	bl	80001fc <__adddf3>
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	f7f4 fcdb 	bl	8000a88 <__aeabi_dcmpgt>
 800c0d2:	2800      	cmp	r0, #0
 800c0d4:	d0bf      	beq.n	800c056 <floor+0x46>
 800c0d6:	2c00      	cmp	r4, #0
 800c0d8:	da02      	bge.n	800c0e0 <floor+0xd0>
 800c0da:	2e14      	cmp	r6, #20
 800c0dc:	d103      	bne.n	800c0e6 <floor+0xd6>
 800c0de:	3401      	adds	r4, #1
 800c0e0:	ea25 0507 	bic.w	r5, r5, r7
 800c0e4:	e7b7      	b.n	800c056 <floor+0x46>
 800c0e6:	2301      	movs	r3, #1
 800c0e8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c0ec:	fa03 f606 	lsl.w	r6, r3, r6
 800c0f0:	4435      	add	r5, r6
 800c0f2:	4545      	cmp	r5, r8
 800c0f4:	bf38      	it	cc
 800c0f6:	18e4      	addcc	r4, r4, r3
 800c0f8:	e7f2      	b.n	800c0e0 <floor+0xd0>
 800c0fa:	2500      	movs	r5, #0
 800c0fc:	462c      	mov	r4, r5
 800c0fe:	e7aa      	b.n	800c056 <floor+0x46>
 800c100:	8800759c 	.word	0x8800759c
 800c104:	7e37e43c 	.word	0x7e37e43c
 800c108:	bff00000 	.word	0xbff00000
 800c10c:	000fffff 	.word	0x000fffff

0800c110 <scalbn>:
 800c110:	b570      	push	{r4, r5, r6, lr}
 800c112:	ec55 4b10 	vmov	r4, r5, d0
 800c116:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c11a:	4606      	mov	r6, r0
 800c11c:	462b      	mov	r3, r5
 800c11e:	b99a      	cbnz	r2, 800c148 <scalbn+0x38>
 800c120:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c124:	4323      	orrs	r3, r4
 800c126:	d036      	beq.n	800c196 <scalbn+0x86>
 800c128:	4b39      	ldr	r3, [pc, #228]	; (800c210 <scalbn+0x100>)
 800c12a:	4629      	mov	r1, r5
 800c12c:	ee10 0a10 	vmov	r0, s0
 800c130:	2200      	movs	r2, #0
 800c132:	f7f4 fa19 	bl	8000568 <__aeabi_dmul>
 800c136:	4b37      	ldr	r3, [pc, #220]	; (800c214 <scalbn+0x104>)
 800c138:	429e      	cmp	r6, r3
 800c13a:	4604      	mov	r4, r0
 800c13c:	460d      	mov	r5, r1
 800c13e:	da10      	bge.n	800c162 <scalbn+0x52>
 800c140:	a32b      	add	r3, pc, #172	; (adr r3, 800c1f0 <scalbn+0xe0>)
 800c142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c146:	e03a      	b.n	800c1be <scalbn+0xae>
 800c148:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c14c:	428a      	cmp	r2, r1
 800c14e:	d10c      	bne.n	800c16a <scalbn+0x5a>
 800c150:	ee10 2a10 	vmov	r2, s0
 800c154:	4620      	mov	r0, r4
 800c156:	4629      	mov	r1, r5
 800c158:	f7f4 f850 	bl	80001fc <__adddf3>
 800c15c:	4604      	mov	r4, r0
 800c15e:	460d      	mov	r5, r1
 800c160:	e019      	b.n	800c196 <scalbn+0x86>
 800c162:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c166:	460b      	mov	r3, r1
 800c168:	3a36      	subs	r2, #54	; 0x36
 800c16a:	4432      	add	r2, r6
 800c16c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c170:	428a      	cmp	r2, r1
 800c172:	dd08      	ble.n	800c186 <scalbn+0x76>
 800c174:	2d00      	cmp	r5, #0
 800c176:	a120      	add	r1, pc, #128	; (adr r1, 800c1f8 <scalbn+0xe8>)
 800c178:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c17c:	da1c      	bge.n	800c1b8 <scalbn+0xa8>
 800c17e:	a120      	add	r1, pc, #128	; (adr r1, 800c200 <scalbn+0xf0>)
 800c180:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c184:	e018      	b.n	800c1b8 <scalbn+0xa8>
 800c186:	2a00      	cmp	r2, #0
 800c188:	dd08      	ble.n	800c19c <scalbn+0x8c>
 800c18a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c18e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c192:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c196:	ec45 4b10 	vmov	d0, r4, r5
 800c19a:	bd70      	pop	{r4, r5, r6, pc}
 800c19c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c1a0:	da19      	bge.n	800c1d6 <scalbn+0xc6>
 800c1a2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c1a6:	429e      	cmp	r6, r3
 800c1a8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800c1ac:	dd0a      	ble.n	800c1c4 <scalbn+0xb4>
 800c1ae:	a112      	add	r1, pc, #72	; (adr r1, 800c1f8 <scalbn+0xe8>)
 800c1b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d1e2      	bne.n	800c17e <scalbn+0x6e>
 800c1b8:	a30f      	add	r3, pc, #60	; (adr r3, 800c1f8 <scalbn+0xe8>)
 800c1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1be:	f7f4 f9d3 	bl	8000568 <__aeabi_dmul>
 800c1c2:	e7cb      	b.n	800c15c <scalbn+0x4c>
 800c1c4:	a10a      	add	r1, pc, #40	; (adr r1, 800c1f0 <scalbn+0xe0>)
 800c1c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d0b8      	beq.n	800c140 <scalbn+0x30>
 800c1ce:	a10e      	add	r1, pc, #56	; (adr r1, 800c208 <scalbn+0xf8>)
 800c1d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1d4:	e7b4      	b.n	800c140 <scalbn+0x30>
 800c1d6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c1da:	3236      	adds	r2, #54	; 0x36
 800c1dc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c1e0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c1e4:	4620      	mov	r0, r4
 800c1e6:	4b0c      	ldr	r3, [pc, #48]	; (800c218 <scalbn+0x108>)
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	e7e8      	b.n	800c1be <scalbn+0xae>
 800c1ec:	f3af 8000 	nop.w
 800c1f0:	c2f8f359 	.word	0xc2f8f359
 800c1f4:	01a56e1f 	.word	0x01a56e1f
 800c1f8:	8800759c 	.word	0x8800759c
 800c1fc:	7e37e43c 	.word	0x7e37e43c
 800c200:	8800759c 	.word	0x8800759c
 800c204:	fe37e43c 	.word	0xfe37e43c
 800c208:	c2f8f359 	.word	0xc2f8f359
 800c20c:	81a56e1f 	.word	0x81a56e1f
 800c210:	43500000 	.word	0x43500000
 800c214:	ffff3cb0 	.word	0xffff3cb0
 800c218:	3c900000 	.word	0x3c900000

0800c21c <_init>:
 800c21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c21e:	bf00      	nop
 800c220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c222:	bc08      	pop	{r3}
 800c224:	469e      	mov	lr, r3
 800c226:	4770      	bx	lr

0800c228 <_fini>:
 800c228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c22a:	bf00      	nop
 800c22c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c22e:	bc08      	pop	{r3}
 800c230:	469e      	mov	lr, r3
 800c232:	4770      	bx	lr
