<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="idea_rcs2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="roundcounter_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_clockedround_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_clockedround_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_control_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_control_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_idea_rcs2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_idea_rcs2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_idea_rcs2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_idea_rcs2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_mux4x1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_mux4x1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_roundcounter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_roundcounter_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1683576174" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1683576174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1686163830" xil_pn:in_ck="-45918382918280160" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1686163829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="addop.vhd"/>
      <outfile xil_pn:name="clk_div.vhd"/>
      <outfile xil_pn:name="clockedround.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="idea_com.vhd"/>
      <outfile xil_pn:name="idea_com_inner.vhd"/>
      <outfile xil_pn:name="idea_rcs2.vhd"/>
      <outfile xil_pn:name="keygen.vhd"/>
      <outfile xil_pn:name="mulop.vhd"/>
      <outfile xil_pn:name="mux2x1.vhd"/>
      <outfile xil_pn:name="mux4x1.vhd"/>
      <outfile xil_pn:name="reg16bit.vhd"/>
      <outfile xil_pn:name="roundcounter.vhd"/>
      <outfile xil_pn:name="rxcver.vhd"/>
      <outfile xil_pn:name="tb_clockedround.vhd"/>
      <outfile xil_pn:name="tb_control.vhd"/>
      <outfile xil_pn:name="tb_idea_rcs2.vhd"/>
      <outfile xil_pn:name="tb_mux4x1.vhd"/>
      <outfile xil_pn:name="tb_roundcounter.vhd"/>
      <outfile xil_pn:name="txmit.vhd"/>
      <outfile xil_pn:name="uart.vhd"/>
      <outfile xil_pn:name="xorop.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1683635034" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1752945563298167657" xil_pn:start_ts="1683635034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1683635034" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5765915107468673625" xil_pn:start_ts="1683635034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1683576174" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5919875462312676356" xil_pn:start_ts="1683576174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1686163830" xil_pn:in_ck="-45918382918280160" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1686163830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="addop.vhd"/>
      <outfile xil_pn:name="clk_div.vhd"/>
      <outfile xil_pn:name="clockedround.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="idea_com.vhd"/>
      <outfile xil_pn:name="idea_com_inner.vhd"/>
      <outfile xil_pn:name="idea_rcs2.vhd"/>
      <outfile xil_pn:name="keygen.vhd"/>
      <outfile xil_pn:name="mulop.vhd"/>
      <outfile xil_pn:name="mux2x1.vhd"/>
      <outfile xil_pn:name="mux4x1.vhd"/>
      <outfile xil_pn:name="reg16bit.vhd"/>
      <outfile xil_pn:name="roundcounter.vhd"/>
      <outfile xil_pn:name="rxcver.vhd"/>
      <outfile xil_pn:name="tb_clockedround.vhd"/>
      <outfile xil_pn:name="tb_control.vhd"/>
      <outfile xil_pn:name="tb_idea_rcs2.vhd"/>
      <outfile xil_pn:name="tb_mux4x1.vhd"/>
      <outfile xil_pn:name="tb_roundcounter.vhd"/>
      <outfile xil_pn:name="txmit.vhd"/>
      <outfile xil_pn:name="uart.vhd"/>
      <outfile xil_pn:name="xorop.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1686163839" xil_pn:in_ck="-45918382918280160" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3951585796831366288" xil_pn:start_ts="1686163830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_idea_rcs2_beh.prj"/>
      <outfile xil_pn:name="tb_idea_rcs2_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1686163840" xil_pn:in_ck="-4763848394995820675" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1079906512750029312" xil_pn:start_ts="1686163839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_idea_rcs2_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
