
*** Running vivado
    with args -log system_mmult_hw_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mmult_hw_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_mmult_hw_0_0.tcl -notrace
Command: synth_design -top system_mmult_hw_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23785 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1157.238 ; gain = 56.996 ; free physical = 2660 ; free virtual = 5799
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_mmult_hw_0_0' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ip/system_mmult_hw_0_0/synth/system_mmult_hw_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mmult_hw' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:12]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state28 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_pp4_stage1 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_pp4_stage2 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_pp4_stage3 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 17'b10000000000000000 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:120]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:4425]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_CONTROL_BUS_s_axi' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_CONTROL_BUS_s_axi.v:189]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_CONTROL_BUS_s_axi.v:213]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_CONTROL_BUS_s_axi.v:286]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_CONTROL_BUS_s_axi' (1#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_offset_bbkb' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_offset_bbkb.v:62]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_offset_bbkb_ram' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_offset_bbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_offset_bbkb.v:26]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_offset_bbkb_ram' (2#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_offset_bbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_offset_bbkb' (3#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_offset_bbkb.v:62]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_in_buf_0cud' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_in_buf_0cud.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_in_buf_0cud_ram' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_in_buf_0cud.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_in_buf_0cud.v:22]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_in_buf_0cud_ram' (4#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_in_buf_0cud.v:9]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_in_buf_0cud' (5#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_in_buf_0cud.v:46]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_weight_bekP' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_weight_bekP.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_weight_bekP_ram' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_weight_bekP.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_weight_bekP.v:22]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_weight_bekP_ram' (6#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_weight_bekP.v:9]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_weight_bekP' (7#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_weight_bekP.v:46]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_out_buf_V' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_out_buf_V.v:58]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_out_buf_V_ram' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_out_buf_V.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_out_buf_V.v:25]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_out_buf_V_ram' (8#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_out_buf_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_out_buf_V' (9#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_out_buf_V.v:58]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mul_8s_8isb' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mul_8s_8isb.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mul_8s_8isb_Mul3S_0' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mul_8s_8isb.v:11]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mul_8s_8isb_Mul3S_0' (10#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mul_8s_8isb.v:11]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mul_8s_8isb' (11#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mul_8s_8isb.v:35]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mux_164_itb' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mux_164_itb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mux_164_itb' (12#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mux_164_itb.v:11]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mac_mulaiub' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mac_mulaiub.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mac_mulaiub_DSP48_0' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mac_mulaiub.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mac_mulaiub_DSP48_0' (13#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mac_mulaiub.v:10]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mac_mulaiub' (14#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mac_mulaiub.v:34]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mac_mulaivb' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mac_mulaivb.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mac_mulaivb_DSP48_1' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mac_mulaivb.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mac_mulaivb_DSP48_1' (15#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mac_mulaivb.v:10]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mac_mulaivb' (16#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mac_mulaivb.v:34]
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mac_mulaiwb' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mac_mulaiwb.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_hw_mac_mulaiwb_DSP48_2' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mac_mulaiwb.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mac_mulaiwb_DSP48_2' (17#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mac_mulaiwb.v:10]
INFO: [Synth 8-256] done synthesizing module 'mmult_hw_mac_mulaiwb' (18#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw_mac_mulaiwb.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33859]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33967]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33969]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33985]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33987]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:33993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34777]
WARNING: [Synth 8-6014] Unused sequential element out_stream_dest_V_1_sel_rd_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:16637]
WARNING: [Synth 8-6014] Unused sequential element out_stream_id_V_1_sel_rd_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:16663]
WARNING: [Synth 8-6014] Unused sequential element out_stream_keep_V_1_sel_rd_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:16689]
WARNING: [Synth 8-6014] Unused sequential element out_stream_strb_V_1_sel_rd_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:16751]
WARNING: [Synth 8-6014] Unused sequential element out_stream_user_V_1_sel_rd_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:16777]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:18320]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:18328]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp2_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:18336]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp3_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:18344]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp4_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:18352]
WARNING: [Synth 8-6014] Unused sequential element in_stream_TDATA_blk_n_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:25040]
WARNING: [Synth 8-6014] Unused sequential element out_stream_TDATA_blk_n_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:25188]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state12_pp2_stage0_iter1_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:32152]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state3_pp0_stage0_iter1_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:32206]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state7_pp1_stage0_iter1_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:32212]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state9_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:32216]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5284]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_1_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5329]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_1_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5330]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_2_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5344]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_3_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5357]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_3_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5358]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_4_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5371]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_4_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5372]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_5_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5385]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_5_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5386]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_6_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5399]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_6_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5400]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_7_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5413]
WARNING: [Synth 8-6014] Unused sequential element in_buf_0_7_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:5414]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_0_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6435]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_1_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6449]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_1_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6450]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_2_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6463]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_2_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6464]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_3_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6477]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_3_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6478]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_4_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6491]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_4_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6492]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_5_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6505]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_5_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6506]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_6_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6519]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_6_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6520]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_7_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6533]
WARNING: [Synth 8-6014] Unused sequential element in_buf_10_7_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6534]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_0_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6547]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_1_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6561]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_1_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6562]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_2_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6575]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_2_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6576]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_3_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6589]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_3_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6590]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_4_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6603]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_4_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6604]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_5_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6617]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_5_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6618]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_6_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6631]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_6_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6632]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_7_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6645]
WARNING: [Synth 8-6014] Unused sequential element in_buf_11_7_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6646]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_0_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6659]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_1_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6673]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_1_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6674]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_2_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6687]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_2_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6688]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_3_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6701]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_3_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6702]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_4_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6715]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_4_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6716]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_5_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6729]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_5_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6730]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_6_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6743]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_6_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6744]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_7_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6757]
WARNING: [Synth 8-6014] Unused sequential element in_buf_12_7_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6758]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_0_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6771]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_1_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6785]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_1_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6786]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_2_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6799]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_2_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6800]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_3_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6813]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_3_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6814]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_4_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6827]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_4_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6828]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_5_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6841]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_5_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6842]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_6_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6855]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_6_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6856]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_7_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6869]
WARNING: [Synth 8-6014] Unused sequential element in_buf_13_7_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6870]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_0_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6883]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_1_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6897]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_1_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6898]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_2_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6911]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_2_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6912]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_3_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6925]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_3_V_we0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6926]
WARNING: [Synth 8-6014] Unused sequential element in_buf_14_4_V_ce0_reg was removed.  [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:6939]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mmult_hw' (19#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_mmult_hw_0_0' (20#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ip/system_mmult_hw_0_0/synth/system_mmult_hw_0_0.v:57]
WARNING: [Synth 8-3331] design mmult_hw_mul_8s_8isb has unconnected port reset
WARNING: [Synth 8-3331] design mmult_hw_out_buf_V has unconnected port reset
WARNING: [Synth 8-3331] design mmult_hw_weight_bekP has unconnected port reset
WARNING: [Synth 8-3331] design mmult_hw_in_buf_0cud has unconnected port reset
WARNING: [Synth 8-3331] design mmult_hw_offset_bbkb has unconnected port reset
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[7]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[6]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[5]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[4]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[3]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[2]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[1]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TKEEP[0]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[7]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[6]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[5]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[4]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[3]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[2]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[1]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TSTRB[0]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TUSER[3]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TUSER[2]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TUSER[1]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TUSER[0]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TLAST[0]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TID[4]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TID[3]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TID[2]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TID[1]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TID[0]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TDEST[4]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TDEST[3]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TDEST[2]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TDEST[1]
WARNING: [Synth 8-3331] design mmult_hw has unconnected port in_stream_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.738 ; gain = 147.496 ; free physical = 3123 ; free virtual = 6265
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1247.738 ; gain = 147.496 ; free physical = 3076 ; free virtual = 6218
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ip/system_mmult_hw_0_0/constraints/mmult_hw_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ip/system_mmult_hw_0_0/constraints/mmult_hw_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.runs/system_mmult_hw_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.runs/system_mmult_hw_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1607.715 ; gain = 6.000 ; free physical = 2463 ; free virtual = 5604
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1607.715 ; gain = 507.473 ; free physical = 2397 ; free virtual = 5539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1607.715 ; gain = 507.473 ; free physical = 2397 ; free virtual = 5539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.runs/system_mmult_hw_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1607.715 ; gain = 507.473 ; free physical = 2397 ; free virtual = 5539
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mmult_hw_CONTROL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'in_buf_0_1_V_addr_reg_20800_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17099]
INFO: [Synth 8-4471] merging register 'in_buf_0_2_V_addr_reg_20960_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17100]
INFO: [Synth 8-4471] merging register 'in_buf_0_3_V_addr_reg_21120_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17101]
INFO: [Synth 8-4471] merging register 'in_buf_0_4_V_addr_reg_21280_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17102]
INFO: [Synth 8-4471] merging register 'in_buf_0_5_V_addr_reg_21440_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17103]
INFO: [Synth 8-4471] merging register 'in_buf_0_6_V_addr_reg_21600_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17104]
INFO: [Synth 8-4471] merging register 'in_buf_0_7_V_addr_reg_21760_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17105]
INFO: [Synth 8-4471] merging register 'in_buf_10_0_V_addr_reg_20690_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17106]
INFO: [Synth 8-4471] merging register 'in_buf_10_1_V_addr_reg_20850_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17107]
INFO: [Synth 8-4471] merging register 'in_buf_10_2_V_addr_reg_21010_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17108]
INFO: [Synth 8-4471] merging register 'in_buf_10_3_V_addr_reg_21170_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17109]
INFO: [Synth 8-4471] merging register 'in_buf_10_4_V_addr_reg_21330_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17110]
INFO: [Synth 8-4471] merging register 'in_buf_10_5_V_addr_reg_21490_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17111]
INFO: [Synth 8-4471] merging register 'in_buf_10_6_V_addr_reg_21650_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17112]
INFO: [Synth 8-4471] merging register 'in_buf_10_7_V_addr_reg_21810_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17113]
INFO: [Synth 8-4471] merging register 'in_buf_11_0_V_addr_reg_20695_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17114]
INFO: [Synth 8-4471] merging register 'in_buf_11_1_V_addr_reg_20855_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17115]
INFO: [Synth 8-4471] merging register 'in_buf_11_2_V_addr_reg_21015_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17116]
INFO: [Synth 8-4471] merging register 'in_buf_11_3_V_addr_reg_21175_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17117]
INFO: [Synth 8-4471] merging register 'in_buf_11_4_V_addr_reg_21335_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17118]
INFO: [Synth 8-4471] merging register 'in_buf_11_5_V_addr_reg_21495_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17119]
INFO: [Synth 8-4471] merging register 'in_buf_11_6_V_addr_reg_21655_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17120]
INFO: [Synth 8-4471] merging register 'in_buf_11_7_V_addr_reg_21815_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17121]
INFO: [Synth 8-4471] merging register 'in_buf_12_0_V_addr_reg_20700_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17122]
INFO: [Synth 8-4471] merging register 'in_buf_12_1_V_addr_reg_20860_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17123]
INFO: [Synth 8-4471] merging register 'in_buf_12_2_V_addr_reg_21020_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17124]
INFO: [Synth 8-4471] merging register 'in_buf_12_3_V_addr_reg_21180_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17125]
INFO: [Synth 8-4471] merging register 'in_buf_12_4_V_addr_reg_21340_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17126]
INFO: [Synth 8-4471] merging register 'in_buf_12_5_V_addr_reg_21500_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17127]
INFO: [Synth 8-4471] merging register 'in_buf_12_6_V_addr_reg_21660_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17128]
INFO: [Synth 8-4471] merging register 'in_buf_12_7_V_addr_reg_21820_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17129]
INFO: [Synth 8-4471] merging register 'in_buf_13_0_V_addr_reg_20705_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17130]
INFO: [Synth 8-4471] merging register 'in_buf_13_1_V_addr_reg_20865_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17131]
INFO: [Synth 8-4471] merging register 'in_buf_13_2_V_addr_reg_21025_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17132]
INFO: [Synth 8-4471] merging register 'in_buf_13_3_V_addr_reg_21185_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17133]
INFO: [Synth 8-4471] merging register 'in_buf_13_4_V_addr_reg_21345_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17134]
INFO: [Synth 8-4471] merging register 'in_buf_13_5_V_addr_reg_21505_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17135]
INFO: [Synth 8-4471] merging register 'in_buf_13_6_V_addr_reg_21665_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17136]
INFO: [Synth 8-4471] merging register 'in_buf_13_7_V_addr_reg_21825_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17137]
INFO: [Synth 8-4471] merging register 'in_buf_14_0_V_addr_reg_20710_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17138]
INFO: [Synth 8-4471] merging register 'in_buf_14_1_V_addr_reg_20870_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17139]
INFO: [Synth 8-4471] merging register 'in_buf_14_2_V_addr_reg_21030_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17140]
INFO: [Synth 8-4471] merging register 'in_buf_14_3_V_addr_reg_21190_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17141]
INFO: [Synth 8-4471] merging register 'in_buf_14_4_V_addr_reg_21350_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17142]
INFO: [Synth 8-4471] merging register 'in_buf_14_5_V_addr_reg_21510_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17143]
INFO: [Synth 8-4471] merging register 'in_buf_14_6_V_addr_reg_21670_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17144]
INFO: [Synth 8-4471] merging register 'in_buf_14_7_V_addr_reg_21830_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17145]
INFO: [Synth 8-4471] merging register 'in_buf_15_0_V_addr_reg_20715_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17146]
INFO: [Synth 8-4471] merging register 'in_buf_15_1_V_addr_reg_20875_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17147]
INFO: [Synth 8-4471] merging register 'in_buf_15_2_V_addr_reg_21035_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17148]
INFO: [Synth 8-4471] merging register 'in_buf_15_3_V_addr_reg_21195_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17149]
INFO: [Synth 8-4471] merging register 'in_buf_15_4_V_addr_reg_21355_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17150]
INFO: [Synth 8-4471] merging register 'in_buf_15_5_V_addr_reg_21515_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17151]
INFO: [Synth 8-4471] merging register 'in_buf_15_6_V_addr_reg_21675_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17152]
INFO: [Synth 8-4471] merging register 'in_buf_15_7_V_addr_reg_21835_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17153]
INFO: [Synth 8-4471] merging register 'in_buf_16_0_V_addr_reg_20720_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17154]
INFO: [Synth 8-4471] merging register 'in_buf_16_1_V_addr_reg_20880_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17155]
INFO: [Synth 8-4471] merging register 'in_buf_16_2_V_addr_reg_21040_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17156]
INFO: [Synth 8-4471] merging register 'in_buf_16_3_V_addr_reg_21200_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17157]
INFO: [Synth 8-4471] merging register 'in_buf_16_4_V_addr_reg_21360_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17158]
INFO: [Synth 8-4471] merging register 'in_buf_16_5_V_addr_reg_21520_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17159]
INFO: [Synth 8-4471] merging register 'in_buf_16_6_V_addr_reg_21680_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17160]
INFO: [Synth 8-4471] merging register 'in_buf_16_7_V_addr_reg_21840_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17161]
INFO: [Synth 8-4471] merging register 'in_buf_17_0_V_addr_reg_20725_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17162]
INFO: [Synth 8-4471] merging register 'in_buf_17_1_V_addr_reg_20885_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17163]
INFO: [Synth 8-4471] merging register 'in_buf_17_2_V_addr_reg_21045_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17164]
INFO: [Synth 8-4471] merging register 'in_buf_17_3_V_addr_reg_21205_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17165]
INFO: [Synth 8-4471] merging register 'in_buf_17_4_V_addr_reg_21365_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17166]
INFO: [Synth 8-4471] merging register 'in_buf_17_5_V_addr_reg_21525_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17167]
INFO: [Synth 8-4471] merging register 'in_buf_17_6_V_addr_reg_21685_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17168]
INFO: [Synth 8-4471] merging register 'in_buf_17_7_V_addr_reg_21845_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17169]
INFO: [Synth 8-4471] merging register 'in_buf_18_0_V_addr_reg_20730_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17170]
INFO: [Synth 8-4471] merging register 'in_buf_18_1_V_addr_reg_20890_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17171]
INFO: [Synth 8-4471] merging register 'in_buf_18_2_V_addr_reg_21050_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17172]
INFO: [Synth 8-4471] merging register 'in_buf_18_3_V_addr_reg_21210_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17173]
INFO: [Synth 8-4471] merging register 'in_buf_18_4_V_addr_reg_21370_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17174]
INFO: [Synth 8-4471] merging register 'in_buf_18_5_V_addr_reg_21530_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17175]
INFO: [Synth 8-4471] merging register 'in_buf_18_6_V_addr_reg_21690_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17176]
INFO: [Synth 8-4471] merging register 'in_buf_18_7_V_addr_reg_21850_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17177]
INFO: [Synth 8-4471] merging register 'in_buf_19_0_V_addr_reg_20735_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17178]
INFO: [Synth 8-4471] merging register 'in_buf_19_1_V_addr_reg_20895_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17179]
INFO: [Synth 8-4471] merging register 'in_buf_19_2_V_addr_reg_21055_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17180]
INFO: [Synth 8-4471] merging register 'in_buf_19_3_V_addr_reg_21215_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17181]
INFO: [Synth 8-4471] merging register 'in_buf_19_4_V_addr_reg_21375_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17182]
INFO: [Synth 8-4471] merging register 'in_buf_19_5_V_addr_reg_21535_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17183]
INFO: [Synth 8-4471] merging register 'in_buf_19_6_V_addr_reg_21695_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17184]
INFO: [Synth 8-4471] merging register 'in_buf_19_7_V_addr_reg_21855_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17185]
INFO: [Synth 8-4471] merging register 'in_buf_1_0_V_addr_reg_20645_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17186]
INFO: [Synth 8-4471] merging register 'in_buf_1_1_V_addr_reg_20805_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17187]
INFO: [Synth 8-4471] merging register 'in_buf_1_2_V_addr_reg_20965_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17188]
INFO: [Synth 8-4471] merging register 'in_buf_1_3_V_addr_reg_21125_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17189]
INFO: [Synth 8-4471] merging register 'in_buf_1_4_V_addr_reg_21285_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17190]
INFO: [Synth 8-4471] merging register 'in_buf_1_5_V_addr_reg_21445_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17191]
INFO: [Synth 8-4471] merging register 'in_buf_1_6_V_addr_reg_21605_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17192]
INFO: [Synth 8-4471] merging register 'in_buf_1_7_V_addr_reg_21765_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17193]
INFO: [Synth 8-4471] merging register 'in_buf_20_0_V_addr_reg_20740_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17194]
INFO: [Synth 8-4471] merging register 'in_buf_20_1_V_addr_reg_20900_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17195]
INFO: [Synth 8-4471] merging register 'in_buf_20_2_V_addr_reg_21060_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17196]
INFO: [Synth 8-4471] merging register 'in_buf_20_3_V_addr_reg_21220_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17197]
INFO: [Synth 8-4471] merging register 'in_buf_20_4_V_addr_reg_21380_reg[6:0]' into 'in_buf_0_0_V_addr_reg_20640_reg[6:0]' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17198]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34191]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34187]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34183]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34133]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34129]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34127]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34119]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34115]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34113]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34109]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34107]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34101]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34099]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34095]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34093]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34087]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34083]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34081]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34035]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34123]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34065]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34075]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34073]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34263]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34205]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34197]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34195]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34153]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34747]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34683]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34577]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34533]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34471]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34387]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34325]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34219]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34213]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34207]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34071]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34057]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34049]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34045]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34043]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34039]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34037]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34033]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34029]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34027]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34023]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34067]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34063]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34025]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34763]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34759]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34757]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34753]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34751]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34743]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34741]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34735]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34177]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34175]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34169]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34167]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34161]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34159]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34155]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34149]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34147]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34143]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34141]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34059]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34191]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34187]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34183]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34133]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34129]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34127]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34119]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34115]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34113]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34109]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34107]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34101]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34099]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34095]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34093]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34087]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34083]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34081]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34035]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34123]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34065]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:34075]
INFO: [Common 17-14] Message 'Synth 8-41' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter12_tmp_14_mid2_reg_21966_reg' and it is trimmed from '8' to '7' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:16984]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter11_tmp_14_mid2_reg_21966_reg' and it is trimmed from '8' to '7' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:16982]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter10_tmp_14_mid2_reg_21966_reg' and it is trimmed from '8' to '7' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:16968]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter9_tmp_14_mid2_reg_21966_reg' and it is trimmed from '8' to '7' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:16968]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter8_tmp_14_mid2_reg_21966_reg' and it is trimmed from '8' to '7' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17014]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter7_tmp_14_mid2_reg_21966_reg' and it is trimmed from '8' to '7' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17010]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter6_tmp_14_mid2_reg_21966_reg' and it is trimmed from '8' to '7' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17006]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter5_tmp_14_mid2_reg_21966_reg' and it is trimmed from '8' to '7' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17002]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter4_tmp_14_mid2_reg_21966_reg' and it is trimmed from '8' to '7' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:16998]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter3_tmp_14_mid2_reg_21966_reg' and it is trimmed from '8' to '7' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:16993]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter2_tmp_14_mid2_reg_21966_reg' and it is trimmed from '8' to '7' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:16988]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter1_tmp_14_mid2_reg_21966_reg' and it is trimmed from '8' to '7' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17028]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_mid2_reg_21966_reg' and it is trimmed from '8' to '7' bits. [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/df8a/hdl/verilog/mmult_hw.v:17673]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_12000_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_12050_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_12412_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_12753_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ifzero_fu_12808_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_43_fu_12765_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_17842_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_17848_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_17854_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_17495_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_17490_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_17505_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_17500_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_17480_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_17485_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_17475_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_17462_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp11_fu_17467_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_12000_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_12050_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_12412_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_12753_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ifzero_fu_12808_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_43_fu_12765_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_17842_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_17848_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_17854_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_17495_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_17490_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_17505_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_17500_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_17480_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_17485_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_17475_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_17462_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp11_fu_17467_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_stream_data_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_stream_data_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_stream_dest_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_stream_dest_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_dest_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_dest_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_id_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_id_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_keep_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_keep_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_last_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_last_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_strb_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_strb_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_user_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_user_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ix1_V_fu_17790_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ix3_V_cast_cast_fu_17804_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ix2_V_fu_17797_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ix4_V_fu_18000_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mmult_hw_CONTROL_BUS_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1607.715 ; gain = 507.473 ; free physical = 2284 ; free virtual = 5426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 3     
	   2 Input     21 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 15    
	   2 Input     19 Bit       Adders := 33    
	   2 Input     18 Bit       Adders := 62    
	   2 Input     11 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 2     
	               60 Bit    Registers := 2     
	               32 Bit    Registers := 41    
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 33    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 128   
	               11 Bit    Registers := 6     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 901   
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 27    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 90    
+---RAMs : 
	             1024 Bit         RAMs := 256   
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 103   
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 264   
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mmult_hw_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mmult_hw_offset_bbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module mmult_hw_in_buf_0cud_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mmult_hw_weight_bekP_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mmult_hw_out_buf_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mmult_hw_mul_8s_8isb_Mul3S_0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mmult_hw_mux_164_itb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module mmult_hw 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 3     
	   2 Input     21 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 15    
	   2 Input     19 Bit       Adders := 33    
	   2 Input     18 Bit       Adders := 62    
	   2 Input     11 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	               60 Bit    Registers := 2     
	               32 Bit    Registers := 39    
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 33    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 128   
	               11 Bit    Registers := 6     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 262   
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 84    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 73    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 53    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_17490_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_17495_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_17854_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_17848_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_17842_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_12412_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_12753_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U96/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U96/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U96/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U96/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U96/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U96/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U96/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U96/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp121_reg_27931_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_23_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp121_reg_27931_reg.
DSP Report: register A is absorbed into DSP tmp121_reg_27931_reg.
DSP Report: register tmp121_reg_27931_reg is absorbed into DSP tmp121_reg_27931_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U224/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp121_reg_27931_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U224/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp121_reg_27931_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U95/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U95/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U95/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U95/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U95/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U95/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U95/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U95/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp120_reg_27926_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_23_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp120_reg_27926_reg.
DSP Report: register A is absorbed into DSP tmp120_reg_27926_reg.
DSP Report: register tmp120_reg_27926_reg is absorbed into DSP tmp120_reg_27926_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U223/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp120_reg_27926_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U223/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp120_reg_27926_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U94/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U94/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U94/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U94/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U94/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U94/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U94/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U94/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp118_reg_27921_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_22_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp118_reg_27921_reg.
DSP Report: register A is absorbed into DSP tmp118_reg_27921_reg.
DSP Report: register tmp118_reg_27921_reg is absorbed into DSP tmp118_reg_27921_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U222/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp118_reg_27921_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U222/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp118_reg_27921_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U93/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U93/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U93/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U93/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U93/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U93/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U93/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U93/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp117_reg_27916_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_22_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp117_reg_27916_reg.
DSP Report: register A is absorbed into DSP tmp117_reg_27916_reg.
DSP Report: register tmp117_reg_27916_reg is absorbed into DSP tmp117_reg_27916_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U221/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp117_reg_27916_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U221/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp117_reg_27916_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U92/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U92/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U92/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U92/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U92/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U92/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U92/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U92/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp114_reg_27911_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_22_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp114_reg_27911_reg.
DSP Report: register A is absorbed into DSP tmp114_reg_27911_reg.
DSP Report: register tmp114_reg_27911_reg is absorbed into DSP tmp114_reg_27911_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U220/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp114_reg_27911_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U220/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp114_reg_27911_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U91/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U91/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U91/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U91/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U91/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U91/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U91/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U91/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp113_reg_27906_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_22_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp113_reg_27906_reg.
DSP Report: register A is absorbed into DSP tmp113_reg_27906_reg.
DSP Report: register tmp113_reg_27906_reg is absorbed into DSP tmp113_reg_27906_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U219/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp113_reg_27906_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U219/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp113_reg_27906_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U90/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U90/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U90/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U90/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U90/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U90/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U90/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U90/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp111_reg_27901_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_21_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp111_reg_27901_reg.
DSP Report: register A is absorbed into DSP tmp111_reg_27901_reg.
DSP Report: register tmp111_reg_27901_reg is absorbed into DSP tmp111_reg_27901_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U218/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp111_reg_27901_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U218/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp111_reg_27901_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U89/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U89/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U89/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U89/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U89/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U89/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U89/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U89/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp110_reg_27896_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_21_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp110_reg_27896_reg.
DSP Report: register A is absorbed into DSP tmp110_reg_27896_reg.
DSP Report: register tmp110_reg_27896_reg is absorbed into DSP tmp110_reg_27896_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U217/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp110_reg_27896_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U217/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp110_reg_27896_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U88/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U88/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U88/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U88/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U88/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U88/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U88/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U88/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp106_reg_27891_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_21_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp106_reg_27891_reg.
DSP Report: register A is absorbed into DSP tmp106_reg_27891_reg.
DSP Report: register tmp106_reg_27891_reg is absorbed into DSP tmp106_reg_27891_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U216/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp106_reg_27891_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U216/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp106_reg_27891_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U87/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U87/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U87/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U87/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U87/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U87/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U87/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U87/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp105_reg_27886_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_21_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp105_reg_27886_reg.
DSP Report: register A is absorbed into DSP tmp105_reg_27886_reg.
DSP Report: register tmp105_reg_27886_reg is absorbed into DSP tmp105_reg_27886_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U215/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp105_reg_27886_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U215/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp105_reg_27886_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U86/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U86/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U86/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U86/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U86/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U86/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U86/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U86/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp103_reg_27881_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_20_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp103_reg_27881_reg.
DSP Report: register A is absorbed into DSP tmp103_reg_27881_reg.
DSP Report: register tmp103_reg_27881_reg is absorbed into DSP tmp103_reg_27881_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U214/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp103_reg_27881_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U214/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp103_reg_27881_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U85/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U85/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U85/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U85/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U85/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U85/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U85/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U85/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp102_reg_27876_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_20_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp102_reg_27876_reg.
DSP Report: register A is absorbed into DSP tmp102_reg_27876_reg.
DSP Report: register tmp102_reg_27876_reg is absorbed into DSP tmp102_reg_27876_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U213/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp102_reg_27876_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U213/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp102_reg_27876_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U84/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U84/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U84/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U84/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U84/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U84/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U84/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U84/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp99_reg_27871_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_20_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp99_reg_27871_reg.
DSP Report: register A is absorbed into DSP tmp99_reg_27871_reg.
DSP Report: register tmp99_reg_27871_reg is absorbed into DSP tmp99_reg_27871_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U212/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp99_reg_27871_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U212/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp99_reg_27871_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U83/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U83/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U83/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U83/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U83/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U83/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U83/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U83/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp98_reg_27866_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_20_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp98_reg_27866_reg.
DSP Report: register A is absorbed into DSP tmp98_reg_27866_reg.
DSP Report: register tmp98_reg_27866_reg is absorbed into DSP tmp98_reg_27866_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U211/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp98_reg_27866_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U211/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp98_reg_27866_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U82/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U82/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U82/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U82/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U82/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U82/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U82/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U82/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp96_reg_27861_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_19_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp96_reg_27861_reg.
DSP Report: register A is absorbed into DSP tmp96_reg_27861_reg.
DSP Report: register tmp96_reg_27861_reg is absorbed into DSP tmp96_reg_27861_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U210/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp96_reg_27861_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U210/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp96_reg_27861_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U81/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U81/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U81/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U81/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U81/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U81/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U81/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U81/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp95_reg_27856_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_19_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp95_reg_27856_reg.
DSP Report: register A is absorbed into DSP tmp95_reg_27856_reg.
DSP Report: register tmp95_reg_27856_reg is absorbed into DSP tmp95_reg_27856_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U209/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp95_reg_27856_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U209/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp95_reg_27856_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U80/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U80/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U80/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U80/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U80/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U80/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U80/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U80/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp90_reg_27851_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_19_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp90_reg_27851_reg.
DSP Report: register A is absorbed into DSP tmp90_reg_27851_reg.
DSP Report: register tmp90_reg_27851_reg is absorbed into DSP tmp90_reg_27851_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U208/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp90_reg_27851_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U208/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp90_reg_27851_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U79/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U79/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U79/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U79/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U79/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U79/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U79/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U79/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp89_reg_27846_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_19_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp89_reg_27846_reg.
DSP Report: register A is absorbed into DSP tmp89_reg_27846_reg.
DSP Report: register tmp89_reg_27846_reg is absorbed into DSP tmp89_reg_27846_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U207/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp89_reg_27846_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U207/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp89_reg_27846_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U78/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U78/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U78/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U78/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U78/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U78/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U78/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U78/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp87_reg_27841_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_18_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp87_reg_27841_reg.
DSP Report: register A is absorbed into DSP tmp87_reg_27841_reg.
DSP Report: register tmp87_reg_27841_reg is absorbed into DSP tmp87_reg_27841_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U206/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp87_reg_27841_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U206/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp87_reg_27841_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U77/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U77/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U77/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U77/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U77/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U77/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U77/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U77/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp86_reg_27836_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_18_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp86_reg_27836_reg.
DSP Report: register A is absorbed into DSP tmp86_reg_27836_reg.
DSP Report: register tmp86_reg_27836_reg is absorbed into DSP tmp86_reg_27836_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U205/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp86_reg_27836_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U205/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp86_reg_27836_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U76/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U76/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U76/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U76/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U76/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U76/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U76/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U76/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp83_reg_27831_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_18_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp83_reg_27831_reg.
DSP Report: register A is absorbed into DSP tmp83_reg_27831_reg.
DSP Report: register tmp83_reg_27831_reg is absorbed into DSP tmp83_reg_27831_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U204/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp83_reg_27831_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U204/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp83_reg_27831_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U75/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U75/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U75/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U75/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U75/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U75/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U75/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U75/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp82_reg_27826_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_18_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp82_reg_27826_reg.
DSP Report: register A is absorbed into DSP tmp82_reg_27826_reg.
DSP Report: register tmp82_reg_27826_reg is absorbed into DSP tmp82_reg_27826_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U203/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp82_reg_27826_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U203/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp82_reg_27826_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U74/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U74/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U74/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U74/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U74/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U74/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U74/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U74/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp80_reg_27821_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_17_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp80_reg_27821_reg.
DSP Report: register A is absorbed into DSP tmp80_reg_27821_reg.
DSP Report: register tmp80_reg_27821_reg is absorbed into DSP tmp80_reg_27821_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U202/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp80_reg_27821_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U202/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp80_reg_27821_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U73/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U73/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U73/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U73/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U73/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U73/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U73/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U73/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp79_reg_27816_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_17_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp79_reg_27816_reg.
DSP Report: register A is absorbed into DSP tmp79_reg_27816_reg.
DSP Report: register tmp79_reg_27816_reg is absorbed into DSP tmp79_reg_27816_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U201/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp79_reg_27816_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U201/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp79_reg_27816_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U72/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U72/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U72/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U72/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U72/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U72/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U72/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U72/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp75_reg_27811_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_17_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp75_reg_27811_reg.
DSP Report: register A is absorbed into DSP tmp75_reg_27811_reg.
DSP Report: register tmp75_reg_27811_reg is absorbed into DSP tmp75_reg_27811_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U200/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp75_reg_27811_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U200/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp75_reg_27811_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U71/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U71/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U71/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U71/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U71/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U71/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U71/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U71/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp74_reg_27806_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_17_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp74_reg_27806_reg.
DSP Report: register A is absorbed into DSP tmp74_reg_27806_reg.
DSP Report: register tmp74_reg_27806_reg is absorbed into DSP tmp74_reg_27806_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U199/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp74_reg_27806_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U199/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp74_reg_27806_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U70/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U70/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U70/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U70/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U70/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U70/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U70/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U70/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp72_reg_27801_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_16_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp72_reg_27801_reg.
DSP Report: register A is absorbed into DSP tmp72_reg_27801_reg.
DSP Report: register tmp72_reg_27801_reg is absorbed into DSP tmp72_reg_27801_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U198/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp72_reg_27801_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U198/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp72_reg_27801_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U69/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U69/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U69/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U69/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U69/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U69/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U69/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U69/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp71_reg_27796_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_16_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp71_reg_27796_reg.
DSP Report: register A is absorbed into DSP tmp71_reg_27796_reg.
DSP Report: register tmp71_reg_27796_reg is absorbed into DSP tmp71_reg_27796_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U197/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp71_reg_27796_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U197/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp71_reg_27796_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U68/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U68/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U68/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U68/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U68/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U68/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U68/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U68/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp68_reg_27791_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_16_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp68_reg_27791_reg.
DSP Report: register A is absorbed into DSP tmp68_reg_27791_reg.
DSP Report: register tmp68_reg_27791_reg is absorbed into DSP tmp68_reg_27791_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U196/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp68_reg_27791_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U196/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp68_reg_27791_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U67/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U67/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U67/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U67/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U67/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U67/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U67/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U67/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp67_reg_27786_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_16_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp67_reg_27786_reg.
DSP Report: register A is absorbed into DSP tmp67_reg_27786_reg.
DSP Report: register tmp67_reg_27786_reg is absorbed into DSP tmp67_reg_27786_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U195/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp67_reg_27786_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U195/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp67_reg_27786_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp65_reg_27781_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_15_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp65_reg_27781_reg.
DSP Report: register A is absorbed into DSP tmp65_reg_27781_reg.
DSP Report: register tmp65_reg_27781_reg is absorbed into DSP tmp65_reg_27781_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U194/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp65_reg_27781_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U194/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp65_reg_27781_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp64_reg_27776_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_27_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp64_reg_27776_reg.
DSP Report: register A is absorbed into DSP tmp64_reg_27776_reg.
DSP Report: register tmp64_reg_27776_reg is absorbed into DSP tmp64_reg_27776_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U241/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp64_reg_27776_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U241/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp64_reg_27776_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp248_reg_27611_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_15_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp248_reg_27611_reg.
DSP Report: register A is absorbed into DSP tmp248_reg_27611_reg.
DSP Report: register tmp248_reg_27611_reg is absorbed into DSP tmp248_reg_27611_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U130/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp248_reg_27611_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U130/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp248_reg_27611_reg.
DSP Report: Generating DSP tmp249_reg_28251_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_15_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp249_reg_28251_reg.
DSP Report: register A is absorbed into DSP tmp249_reg_28251_reg.
DSP Report: register tmp249_reg_28251_reg is absorbed into DSP tmp249_reg_28251_reg.
DSP Report: operator mmult_hw_mac_mulaivb_U193/mmult_hw_mac_mulaivb_DSP48_1_U/p is absorbed into DSP tmp249_reg_28251_reg.
DSP Report: operator mmult_hw_mac_mulaivb_U193/mmult_hw_mac_mulaivb_DSP48_1_U/m is absorbed into DSP tmp249_reg_28251_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp247_reg_28246_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_15_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp247_reg_28246_reg.
DSP Report: register A is absorbed into DSP tmp247_reg_28246_reg.
DSP Report: register tmp247_reg_28246_reg is absorbed into DSP tmp247_reg_28246_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U192/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp247_reg_28246_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U192/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp247_reg_28246_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp245_reg_28241_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_15_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp245_reg_28241_reg.
DSP Report: register A is absorbed into DSP tmp245_reg_28241_reg.
DSP Report: register tmp245_reg_28241_reg is absorbed into DSP tmp245_reg_28241_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U191/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp245_reg_28241_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U191/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp245_reg_28241_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp244_reg_28236_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_15_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp244_reg_28236_reg.
DSP Report: register A is absorbed into DSP tmp244_reg_28236_reg.
DSP Report: register tmp244_reg_28236_reg is absorbed into DSP tmp244_reg_28236_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U190/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp244_reg_28236_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U190/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp244_reg_28236_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp241_reg_28231_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_14_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp241_reg_28231_reg.
DSP Report: register A is absorbed into DSP tmp241_reg_28231_reg.
DSP Report: register tmp241_reg_28231_reg is absorbed into DSP tmp241_reg_28231_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U189/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp241_reg_28231_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U189/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp241_reg_28231_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp240_reg_28226_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_14_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp240_reg_28226_reg.
DSP Report: register A is absorbed into DSP tmp240_reg_28226_reg.
DSP Report: register tmp240_reg_28226_reg is absorbed into DSP tmp240_reg_28226_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U188/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp240_reg_28226_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U188/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp240_reg_28226_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp238_reg_28221_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_14_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp238_reg_28221_reg.
DSP Report: register A is absorbed into DSP tmp238_reg_28221_reg.
DSP Report: register tmp238_reg_28221_reg is absorbed into DSP tmp238_reg_28221_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U187/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp238_reg_28221_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U187/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp238_reg_28221_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp237_reg_28216_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_14_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp237_reg_28216_reg.
DSP Report: register A is absorbed into DSP tmp237_reg_28216_reg.
DSP Report: register tmp237_reg_28216_reg is absorbed into DSP tmp237_reg_28216_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U186/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp237_reg_28216_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U186/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp237_reg_28216_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp233_reg_28211_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_13_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp233_reg_28211_reg.
DSP Report: register A is absorbed into DSP tmp233_reg_28211_reg.
DSP Report: register tmp233_reg_28211_reg is absorbed into DSP tmp233_reg_28211_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U185/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp233_reg_28211_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U185/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp233_reg_28211_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp232_reg_28206_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_13_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp232_reg_28206_reg.
DSP Report: register A is absorbed into DSP tmp232_reg_28206_reg.
DSP Report: register tmp232_reg_28206_reg is absorbed into DSP tmp232_reg_28206_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U184/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp232_reg_28206_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U184/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp232_reg_28206_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp230_reg_28201_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_13_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp230_reg_28201_reg.
DSP Report: register A is absorbed into DSP tmp230_reg_28201_reg.
DSP Report: register tmp230_reg_28201_reg is absorbed into DSP tmp230_reg_28201_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U183/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp230_reg_28201_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U183/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp230_reg_28201_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp229_reg_28196_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_13_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp229_reg_28196_reg.
DSP Report: register A is absorbed into DSP tmp229_reg_28196_reg.
DSP Report: register tmp229_reg_28196_reg is absorbed into DSP tmp229_reg_28196_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U182/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp229_reg_28196_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U182/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp229_reg_28196_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp226_reg_28191_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_12_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp226_reg_28191_reg.
DSP Report: register A is absorbed into DSP tmp226_reg_28191_reg.
DSP Report: register tmp226_reg_28191_reg is absorbed into DSP tmp226_reg_28191_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U181/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp226_reg_28191_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U181/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp226_reg_28191_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp225_reg_28186_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_12_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp225_reg_28186_reg.
DSP Report: register A is absorbed into DSP tmp225_reg_28186_reg.
DSP Report: register tmp225_reg_28186_reg is absorbed into DSP tmp225_reg_28186_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U180/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp225_reg_28186_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U180/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp225_reg_28186_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp223_reg_28181_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_12_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp223_reg_28181_reg.
DSP Report: register A is absorbed into DSP tmp223_reg_28181_reg.
DSP Report: register tmp223_reg_28181_reg is absorbed into DSP tmp223_reg_28181_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U179/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp223_reg_28181_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U179/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp223_reg_28181_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp222_reg_28176_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_12_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp222_reg_28176_reg.
DSP Report: register A is absorbed into DSP tmp222_reg_28176_reg.
DSP Report: register tmp222_reg_28176_reg is absorbed into DSP tmp222_reg_28176_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U178/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp222_reg_28176_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U178/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp222_reg_28176_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp217_reg_28171_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_11_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp217_reg_28171_reg.
DSP Report: register A is absorbed into DSP tmp217_reg_28171_reg.
DSP Report: register tmp217_reg_28171_reg is absorbed into DSP tmp217_reg_28171_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U177/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp217_reg_28171_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U177/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp217_reg_28171_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp216_reg_28166_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_11_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp216_reg_28166_reg.
DSP Report: register A is absorbed into DSP tmp216_reg_28166_reg.
DSP Report: register tmp216_reg_28166_reg is absorbed into DSP tmp216_reg_28166_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U176/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp216_reg_28166_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U176/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp216_reg_28166_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp214_reg_28161_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_11_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp214_reg_28161_reg.
DSP Report: register A is absorbed into DSP tmp214_reg_28161_reg.
DSP Report: register tmp214_reg_28161_reg is absorbed into DSP tmp214_reg_28161_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U175/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp214_reg_28161_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U175/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp214_reg_28161_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp213_reg_28156_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_11_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp213_reg_28156_reg.
DSP Report: register A is absorbed into DSP tmp213_reg_28156_reg.
DSP Report: register tmp213_reg_28156_reg is absorbed into DSP tmp213_reg_28156_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U174/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp213_reg_28156_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U174/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp213_reg_28156_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp210_reg_28151_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_10_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp210_reg_28151_reg.
DSP Report: register A is absorbed into DSP tmp210_reg_28151_reg.
DSP Report: register tmp210_reg_28151_reg is absorbed into DSP tmp210_reg_28151_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U173/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp210_reg_28151_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U173/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp210_reg_28151_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp209_reg_28146_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_10_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp209_reg_28146_reg.
DSP Report: register A is absorbed into DSP tmp209_reg_28146_reg.
DSP Report: register tmp209_reg_28146_reg is absorbed into DSP tmp209_reg_28146_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U172/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp209_reg_28146_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U172/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp209_reg_28146_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp207_reg_28141_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_10_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp207_reg_28141_reg.
DSP Report: register A is absorbed into DSP tmp207_reg_28141_reg.
DSP Report: register tmp207_reg_28141_reg is absorbed into DSP tmp207_reg_28141_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U171/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp207_reg_28141_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U171/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp207_reg_28141_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp206_reg_28136_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_10_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp206_reg_28136_reg.
DSP Report: register A is absorbed into DSP tmp206_reg_28136_reg.
DSP Report: register tmp206_reg_28136_reg is absorbed into DSP tmp206_reg_28136_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U170/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp206_reg_28136_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U170/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp206_reg_28136_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp202_reg_28131_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_9_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp202_reg_28131_reg.
DSP Report: register A is absorbed into DSP tmp202_reg_28131_reg.
DSP Report: register tmp202_reg_28131_reg is absorbed into DSP tmp202_reg_28131_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U169/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp202_reg_28131_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U169/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp202_reg_28131_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp201_reg_28126_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_9_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp201_reg_28126_reg.
DSP Report: register A is absorbed into DSP tmp201_reg_28126_reg.
DSP Report: register tmp201_reg_28126_reg is absorbed into DSP tmp201_reg_28126_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U168/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp201_reg_28126_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U168/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp201_reg_28126_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp199_reg_28121_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_9_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp199_reg_28121_reg.
DSP Report: register A is absorbed into DSP tmp199_reg_28121_reg.
DSP Report: register tmp199_reg_28121_reg is absorbed into DSP tmp199_reg_28121_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U167/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp199_reg_28121_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U167/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp199_reg_28121_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp198_reg_28116_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_9_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp198_reg_28116_reg.
DSP Report: register A is absorbed into DSP tmp198_reg_28116_reg.
DSP Report: register tmp198_reg_28116_reg is absorbed into DSP tmp198_reg_28116_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U166/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp198_reg_28116_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U166/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp198_reg_28116_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp195_reg_28111_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_8_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp195_reg_28111_reg.
DSP Report: register A is absorbed into DSP tmp195_reg_28111_reg.
DSP Report: register tmp195_reg_28111_reg is absorbed into DSP tmp195_reg_28111_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U165/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp195_reg_28111_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U165/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp195_reg_28111_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp194_reg_28106_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_8_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp194_reg_28106_reg.
DSP Report: register A is absorbed into DSP tmp194_reg_28106_reg.
DSP Report: register tmp194_reg_28106_reg is absorbed into DSP tmp194_reg_28106_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U164/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp194_reg_28106_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U164/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp194_reg_28106_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp192_reg_28101_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_8_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp192_reg_28101_reg.
DSP Report: register A is absorbed into DSP tmp192_reg_28101_reg.
DSP Report: register tmp192_reg_28101_reg is absorbed into DSP tmp192_reg_28101_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U163/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp192_reg_28101_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U163/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp192_reg_28101_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp191_reg_28096_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_8_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp191_reg_28096_reg.
DSP Report: register A is absorbed into DSP tmp191_reg_28096_reg.
DSP Report: register tmp191_reg_28096_reg is absorbed into DSP tmp191_reg_28096_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U162/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp191_reg_28096_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U162/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp191_reg_28096_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp185_reg_28091_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_7_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp185_reg_28091_reg.
DSP Report: register A is absorbed into DSP tmp185_reg_28091_reg.
DSP Report: register tmp185_reg_28091_reg is absorbed into DSP tmp185_reg_28091_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U161/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp185_reg_28091_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U161/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp185_reg_28091_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp184_reg_28086_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_7_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp184_reg_28086_reg.
DSP Report: register A is absorbed into DSP tmp184_reg_28086_reg.
DSP Report: register tmp184_reg_28086_reg is absorbed into DSP tmp184_reg_28086_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U160/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp184_reg_28086_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U160/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp184_reg_28086_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp182_reg_28081_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_7_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp182_reg_28081_reg.
DSP Report: register A is absorbed into DSP tmp182_reg_28081_reg.
DSP Report: register tmp182_reg_28081_reg is absorbed into DSP tmp182_reg_28081_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U159/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp182_reg_28081_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U159/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp182_reg_28081_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp181_reg_28076_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_7_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp181_reg_28076_reg.
DSP Report: register A is absorbed into DSP tmp181_reg_28076_reg.
DSP Report: register tmp181_reg_28076_reg is absorbed into DSP tmp181_reg_28076_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U158/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp181_reg_28076_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U158/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp181_reg_28076_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp178_reg_28071_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_6_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp178_reg_28071_reg.
DSP Report: register A is absorbed into DSP tmp178_reg_28071_reg.
DSP Report: register tmp178_reg_28071_reg is absorbed into DSP tmp178_reg_28071_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U157/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp178_reg_28071_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U157/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp178_reg_28071_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp177_reg_28066_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_6_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp177_reg_28066_reg.
DSP Report: register A is absorbed into DSP tmp177_reg_28066_reg.
DSP Report: register tmp177_reg_28066_reg is absorbed into DSP tmp177_reg_28066_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U156/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp177_reg_28066_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U156/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp177_reg_28066_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp175_reg_28061_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_6_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp175_reg_28061_reg.
DSP Report: register A is absorbed into DSP tmp175_reg_28061_reg.
DSP Report: register tmp175_reg_28061_reg is absorbed into DSP tmp175_reg_28061_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U155/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp175_reg_28061_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U155/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp175_reg_28061_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp174_reg_28056_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_6_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp174_reg_28056_reg.
DSP Report: register A is absorbed into DSP tmp174_reg_28056_reg.
DSP Report: register tmp174_reg_28056_reg is absorbed into DSP tmp174_reg_28056_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U154/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp174_reg_28056_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U154/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp174_reg_28056_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp170_reg_28051_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_5_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp170_reg_28051_reg.
DSP Report: register A is absorbed into DSP tmp170_reg_28051_reg.
DSP Report: register tmp170_reg_28051_reg is absorbed into DSP tmp170_reg_28051_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U153/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp170_reg_28051_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U153/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp170_reg_28051_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp169_reg_28046_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_5_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp169_reg_28046_reg.
DSP Report: register A is absorbed into DSP tmp169_reg_28046_reg.
DSP Report: register tmp169_reg_28046_reg is absorbed into DSP tmp169_reg_28046_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U152/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp169_reg_28046_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U152/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp169_reg_28046_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp167_reg_28041_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_5_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp167_reg_28041_reg.
DSP Report: register A is absorbed into DSP tmp167_reg_28041_reg.
DSP Report: register tmp167_reg_28041_reg is absorbed into DSP tmp167_reg_28041_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U151/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp167_reg_28041_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U151/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp167_reg_28041_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp166_reg_28036_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_5_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp166_reg_28036_reg.
DSP Report: register A is absorbed into DSP tmp166_reg_28036_reg.
DSP Report: register tmp166_reg_28036_reg is absorbed into DSP tmp166_reg_28036_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U150/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp166_reg_28036_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U150/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp166_reg_28036_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp163_reg_28031_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_4_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp163_reg_28031_reg.
DSP Report: register A is absorbed into DSP tmp163_reg_28031_reg.
DSP Report: register tmp163_reg_28031_reg is absorbed into DSP tmp163_reg_28031_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U149/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp163_reg_28031_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U149/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp163_reg_28031_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp162_reg_28026_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_4_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp162_reg_28026_reg.
DSP Report: register A is absorbed into DSP tmp162_reg_28026_reg.
DSP Report: register tmp162_reg_28026_reg is absorbed into DSP tmp162_reg_28026_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U148/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp162_reg_28026_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U148/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp162_reg_28026_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp160_reg_28021_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_4_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp160_reg_28021_reg.
DSP Report: register A is absorbed into DSP tmp160_reg_28021_reg.
DSP Report: register tmp160_reg_28021_reg is absorbed into DSP tmp160_reg_28021_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U147/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp160_reg_28021_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U147/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp160_reg_28021_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp159_reg_28016_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_4_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp159_reg_28016_reg.
DSP Report: register A is absorbed into DSP tmp159_reg_28016_reg.
DSP Report: register tmp159_reg_28016_reg is absorbed into DSP tmp159_reg_28016_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U146/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp159_reg_28016_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U146/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp159_reg_28016_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp154_reg_28011_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_3_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp154_reg_28011_reg.
DSP Report: register A is absorbed into DSP tmp154_reg_28011_reg.
DSP Report: register tmp154_reg_28011_reg is absorbed into DSP tmp154_reg_28011_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U145/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp154_reg_28011_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U145/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp154_reg_28011_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp153_reg_28006_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_3_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp153_reg_28006_reg.
DSP Report: register A is absorbed into DSP tmp153_reg_28006_reg.
DSP Report: register tmp153_reg_28006_reg is absorbed into DSP tmp153_reg_28006_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U144/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp153_reg_28006_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U144/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp153_reg_28006_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp151_reg_28001_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_3_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp151_reg_28001_reg.
DSP Report: register A is absorbed into DSP tmp151_reg_28001_reg.
DSP Report: register tmp151_reg_28001_reg is absorbed into DSP tmp151_reg_28001_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U143/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp151_reg_28001_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U143/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp151_reg_28001_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp150_reg_27996_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_3_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp150_reg_27996_reg.
DSP Report: register A is absorbed into DSP tmp150_reg_27996_reg.
DSP Report: register tmp150_reg_27996_reg is absorbed into DSP tmp150_reg_27996_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U142/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp150_reg_27996_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U142/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp150_reg_27996_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp147_reg_27991_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_2_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp147_reg_27991_reg.
DSP Report: register A is absorbed into DSP tmp147_reg_27991_reg.
DSP Report: register tmp147_reg_27991_reg is absorbed into DSP tmp147_reg_27991_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U141/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp147_reg_27991_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U141/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp147_reg_27991_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp146_reg_27986_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_2_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp146_reg_27986_reg.
DSP Report: register A is absorbed into DSP tmp146_reg_27986_reg.
DSP Report: register tmp146_reg_27986_reg is absorbed into DSP tmp146_reg_27986_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U140/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp146_reg_27986_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U140/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp146_reg_27986_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp144_reg_27981_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_2_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp144_reg_27981_reg.
DSP Report: register A is absorbed into DSP tmp144_reg_27981_reg.
DSP Report: register tmp144_reg_27981_reg is absorbed into DSP tmp144_reg_27981_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U139/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp144_reg_27981_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U139/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp144_reg_27981_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp143_reg_27976_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_2_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp143_reg_27976_reg.
DSP Report: register A is absorbed into DSP tmp143_reg_27976_reg.
DSP Report: register tmp143_reg_27976_reg is absorbed into DSP tmp143_reg_27976_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U138/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp143_reg_27976_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U138/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp143_reg_27976_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U9/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U9/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U9/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U9/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U9/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U9/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U9/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U9/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp139_reg_27971_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_1_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp139_reg_27971_reg.
DSP Report: register A is absorbed into DSP tmp139_reg_27971_reg.
DSP Report: register tmp139_reg_27971_reg is absorbed into DSP tmp139_reg_27971_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U137/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp139_reg_27971_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U137/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp139_reg_27971_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U8/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U8/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U8/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U8/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U8/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U8/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U8/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U8/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp138_reg_27966_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_1_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp138_reg_27966_reg.
DSP Report: register A is absorbed into DSP tmp138_reg_27966_reg.
DSP Report: register tmp138_reg_27966_reg is absorbed into DSP tmp138_reg_27966_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U136/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp138_reg_27966_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U136/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp138_reg_27966_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U7/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U7/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U7/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U7/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U7/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U7/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U7/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U7/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp136_reg_27961_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_1_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp136_reg_27961_reg.
DSP Report: register A is absorbed into DSP tmp136_reg_27961_reg.
DSP Report: register tmp136_reg_27961_reg is absorbed into DSP tmp136_reg_27961_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U135/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp136_reg_27961_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U135/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp136_reg_27961_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp135_reg_27956_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_1_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp135_reg_27956_reg.
DSP Report: register A is absorbed into DSP tmp135_reg_27956_reg.
DSP Report: register tmp135_reg_27956_reg is absorbed into DSP tmp135_reg_27956_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U134/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp135_reg_27956_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U134/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp135_reg_27956_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp132_reg_27951_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_0_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp132_reg_27951_reg.
DSP Report: register A is absorbed into DSP tmp132_reg_27951_reg.
DSP Report: register tmp132_reg_27951_reg is absorbed into DSP tmp132_reg_27951_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U133/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp132_reg_27951_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U133/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp132_reg_27951_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp131_reg_27946_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_0_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp131_reg_27946_reg.
DSP Report: register A is absorbed into DSP tmp131_reg_27946_reg.
DSP Report: register tmp131_reg_27946_reg is absorbed into DSP tmp131_reg_27946_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U132/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp131_reg_27946_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U132/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp131_reg_27946_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp129_reg_27941_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_0_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp129_reg_27941_reg.
DSP Report: register A is absorbed into DSP tmp129_reg_27941_reg.
DSP Report: register tmp129_reg_27941_reg is absorbed into DSP tmp129_reg_27941_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U131/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp129_reg_27941_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U131/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp129_reg_27941_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp128_reg_27936_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_23_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp128_reg_27936_reg.
DSP Report: register A is absorbed into DSP tmp128_reg_27936_reg.
DSP Report: register tmp128_reg_27936_reg is absorbed into DSP tmp128_reg_27936_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U225/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp128_reg_27936_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U225/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp128_reg_27936_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp27_reg_27691_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_29_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp27_reg_27691_reg.
DSP Report: register A is absorbed into DSP tmp27_reg_27691_reg.
DSP Report: register tmp27_reg_27691_reg is absorbed into DSP tmp27_reg_27691_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U248/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp27_reg_27691_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U248/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp27_reg_27691_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp26_reg_27686_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_29_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp26_reg_27686_reg.
DSP Report: register A is absorbed into DSP tmp26_reg_27686_reg.
DSP Report: register tmp26_reg_27686_reg is absorbed into DSP tmp26_reg_27686_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U247/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp26_reg_27686_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U247/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp26_reg_27686_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp24_reg_27681_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_28_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp24_reg_27681_reg.
DSP Report: register A is absorbed into DSP tmp24_reg_27681_reg.
DSP Report: register tmp24_reg_27681_reg is absorbed into DSP tmp24_reg_27681_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U246/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp24_reg_27681_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U246/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp24_reg_27681_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp23_reg_27676_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_28_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp23_reg_27676_reg.
DSP Report: register A is absorbed into DSP tmp23_reg_27676_reg.
DSP Report: register tmp23_reg_27676_reg is absorbed into DSP tmp23_reg_27676_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U245/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp23_reg_27676_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U245/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp23_reg_27676_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp20_reg_27671_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_28_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp20_reg_27671_reg.
DSP Report: register A is absorbed into DSP tmp20_reg_27671_reg.
DSP Report: register tmp20_reg_27671_reg is absorbed into DSP tmp20_reg_27671_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U244/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp20_reg_27671_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U244/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp20_reg_27671_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp19_reg_27666_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_28_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp19_reg_27666_reg.
DSP Report: register A is absorbed into DSP tmp19_reg_27666_reg.
DSP Report: register tmp19_reg_27666_reg is absorbed into DSP tmp19_reg_27666_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U243/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp19_reg_27666_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U243/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp19_reg_27666_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp17_reg_27661_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_27_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp17_reg_27661_reg.
DSP Report: register A is absorbed into DSP tmp17_reg_27661_reg.
DSP Report: register tmp17_reg_27661_reg is absorbed into DSP tmp17_reg_27661_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U242/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp17_reg_27661_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U242/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp17_reg_27661_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp16_reg_27656_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_30_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp16_reg_27656_reg.
DSP Report: register A is absorbed into DSP tmp16_reg_27656_reg.
DSP Report: register tmp16_reg_27656_reg is absorbed into DSP tmp16_reg_27656_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U253/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp16_reg_27656_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U253/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp16_reg_27656_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp58_reg_27771_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_27_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp58_reg_27771_reg.
DSP Report: register A is absorbed into DSP tmp58_reg_27771_reg.
DSP Report: register tmp58_reg_27771_reg is absorbed into DSP tmp58_reg_27771_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U240/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp58_reg_27771_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U240/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp58_reg_27771_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp57_reg_27766_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_27_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp57_reg_27766_reg.
DSP Report: register A is absorbed into DSP tmp57_reg_27766_reg.
DSP Report: register tmp57_reg_27766_reg is absorbed into DSP tmp57_reg_27766_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U239/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp57_reg_27766_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U239/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp57_reg_27766_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp55_reg_27761_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_26_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp55_reg_27761_reg.
DSP Report: register A is absorbed into DSP tmp55_reg_27761_reg.
DSP Report: register tmp55_reg_27761_reg is absorbed into DSP tmp55_reg_27761_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U238/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp55_reg_27761_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U238/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp55_reg_27761_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp54_reg_27756_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_26_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp54_reg_27756_reg.
DSP Report: register A is absorbed into DSP tmp54_reg_27756_reg.
DSP Report: register tmp54_reg_27756_reg is absorbed into DSP tmp54_reg_27756_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U237/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp54_reg_27756_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U237/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp54_reg_27756_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp51_reg_27751_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_26_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp51_reg_27751_reg.
DSP Report: register A is absorbed into DSP tmp51_reg_27751_reg.
DSP Report: register tmp51_reg_27751_reg is absorbed into DSP tmp51_reg_27751_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U236/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp51_reg_27751_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U236/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp51_reg_27751_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp50_reg_27746_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_26_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp50_reg_27746_reg.
DSP Report: register A is absorbed into DSP tmp50_reg_27746_reg.
DSP Report: register tmp50_reg_27746_reg is absorbed into DSP tmp50_reg_27746_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U235/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp50_reg_27746_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U235/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp50_reg_27746_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp48_reg_27741_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_25_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp48_reg_27741_reg.
DSP Report: register A is absorbed into DSP tmp48_reg_27741_reg.
DSP Report: register tmp48_reg_27741_reg is absorbed into DSP tmp48_reg_27741_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U234/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp48_reg_27741_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U234/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp48_reg_27741_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp47_reg_27736_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_25_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp47_reg_27736_reg.
DSP Report: register A is absorbed into DSP tmp47_reg_27736_reg.
DSP Report: register tmp47_reg_27736_reg is absorbed into DSP tmp47_reg_27736_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U233/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp47_reg_27736_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U233/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp47_reg_27736_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp43_reg_27731_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_25_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp43_reg_27731_reg.
DSP Report: register A is absorbed into DSP tmp43_reg_27731_reg.
DSP Report: register tmp43_reg_27731_reg is absorbed into DSP tmp43_reg_27731_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U232/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp43_reg_27731_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U232/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp43_reg_27731_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp42_reg_27726_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_25_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp42_reg_27726_reg.
DSP Report: register A is absorbed into DSP tmp42_reg_27726_reg.
DSP Report: register tmp42_reg_27726_reg is absorbed into DSP tmp42_reg_27726_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U231/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp42_reg_27726_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U231/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp42_reg_27726_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp40_reg_27721_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_24_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp40_reg_27721_reg.
DSP Report: register A is absorbed into DSP tmp40_reg_27721_reg.
DSP Report: register tmp40_reg_27721_reg is absorbed into DSP tmp40_reg_27721_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U230/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp40_reg_27721_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U230/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp40_reg_27721_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp39_reg_27716_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_24_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp39_reg_27716_reg.
DSP Report: register A is absorbed into DSP tmp39_reg_27716_reg.
DSP Report: register tmp39_reg_27716_reg is absorbed into DSP tmp39_reg_27716_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U229/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp39_reg_27716_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U229/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp39_reg_27716_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp36_reg_27711_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_24_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp36_reg_27711_reg.
DSP Report: register A is absorbed into DSP tmp36_reg_27711_reg.
DSP Report: register tmp36_reg_27711_reg is absorbed into DSP tmp36_reg_27711_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U228/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp36_reg_27711_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U228/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp36_reg_27711_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U99/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U99/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U99/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U99/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U99/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U99/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U99/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U99/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp35_reg_27706_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_24_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp35_reg_27706_reg.
DSP Report: register A is absorbed into DSP tmp35_reg_27706_reg.
DSP Report: register tmp35_reg_27706_reg is absorbed into DSP tmp35_reg_27706_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U227/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp35_reg_27706_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U227/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp35_reg_27706_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U98/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U98/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U98/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U98/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U98/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U98/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U98/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U98/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp33_reg_27701_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_23_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp33_reg_27701_reg.
DSP Report: register A is absorbed into DSP tmp33_reg_27701_reg.
DSP Report: register tmp33_reg_27701_reg is absorbed into DSP tmp33_reg_27701_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U226/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp33_reg_27701_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U226/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp33_reg_27701_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U97/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U97/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U97/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U97/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U97/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U97/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U97/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U97/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp32_reg_27696_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_29_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp32_reg_27696_reg.
DSP Report: register A is absorbed into DSP tmp32_reg_27696_reg.
DSP Report: register tmp32_reg_27696_reg is absorbed into DSP tmp32_reg_27696_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U249/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp32_reg_27696_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U249/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp32_reg_27696_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp5_reg_27631_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_30_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp5_reg_27631_reg.
DSP Report: register A is absorbed into DSP tmp5_reg_27631_reg.
DSP Report: register tmp5_reg_27631_reg is absorbed into DSP tmp5_reg_27631_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U254/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp5_reg_27631_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U254/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp5_reg_27631_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp4_reg_27626_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_31_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp4_reg_27626_reg.
DSP Report: register A is absorbed into DSP tmp4_reg_27626_reg.
DSP Report: register tmp4_reg_27626_reg is absorbed into DSP tmp4_reg_27626_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U256/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp4_reg_27626_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U256/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp4_reg_27626_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp12_reg_27651_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_30_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp12_reg_27651_reg.
DSP Report: register A is absorbed into DSP tmp12_reg_27651_reg.
DSP Report: register tmp12_reg_27651_reg is absorbed into DSP tmp12_reg_27651_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U252/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp12_reg_27651_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U252/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp12_reg_27651_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp11_reg_27646_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_30_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp11_reg_27646_reg.
DSP Report: register A is absorbed into DSP tmp11_reg_27646_reg.
DSP Report: register tmp11_reg_27646_reg is absorbed into DSP tmp11_reg_27646_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U251/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp11_reg_27646_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U251/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp11_reg_27646_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp9_reg_27641_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_29_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp9_reg_27641_reg.
DSP Report: register A is absorbed into DSP tmp9_reg_27641_reg.
DSP Report: register tmp9_reg_27641_reg is absorbed into DSP tmp9_reg_27641_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U250/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp9_reg_27641_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U250/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp9_reg_27641_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp8_reg_27636_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_31_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp8_reg_27636_reg.
DSP Report: register A is absorbed into DSP tmp8_reg_27636_reg.
DSP Report: register tmp8_reg_27636_reg is absorbed into DSP tmp8_reg_27636_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U255/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp8_reg_27636_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U255/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp8_reg_27636_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp2_reg_27621_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_31_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp2_reg_27621_reg.
DSP Report: register A is absorbed into DSP tmp2_reg_27621_reg.
DSP Report: register tmp2_reg_27621_reg is absorbed into DSP tmp2_reg_27621_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U258/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp2_reg_27621_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U258/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp2_reg_27621_reg.
DSP Report: Generating DSP tmp1_reg_27616_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register weight_buf_31_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp1_reg_27616_reg.
DSP Report: register A is absorbed into DSP tmp1_reg_27616_reg.
DSP Report: register tmp1_reg_27616_reg is absorbed into DSP tmp1_reg_27616_reg.
DSP Report: operator mmult_hw_mac_mulaiwb_U257/mmult_hw_mac_mulaiwb_DSP48_2_U/p is absorbed into DSP tmp1_reg_27616_reg.
DSP Report: operator mmult_hw_mac_mulaiwb_U257/mmult_hw_mac_mulaiwb_DSP48_2_U/m is absorbed into DSP tmp1_reg_27616_reg.
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design mmult_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal offset_buf_V_U/mmult_hw_offset_bbkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_fu_12044_p2_inferred/\i_reg_11265_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/indvars_iv_next_fu_18188_p2_inferred/\indvars_iv_reg_11333_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/indvars_iv_next_fu_18188_p2_inferred/\indvars_iv_reg_11333_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/indvars_iv_next_fu_18188_p2_inferred/\indvars_iv_reg_11333_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ix6_V_reg_28636_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/indvars_iv_next1_fu_12392_p2_inferred/\indvars_iv1_reg_11277_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/indvars_iv_next1_fu_12392_p2_inferred/\indvars_iv1_reg_11277_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/indvars_iv_next1_fu_12392_p2_inferred/\indvars_iv1_reg_11277_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/indvars_iv_next_fu_18188_p2_inferred/\indvars_iv_reg_11333_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ix7_V_cast_reg_28667_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/indvars_iv_next1_fu_12392_p2_inferred/\indvars_iv1_reg_11277_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/indvars_iv_next1_fu_12392_p2_inferred/\indvars_iv1_reg_11277_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[4]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[5]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[6]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/mmult_hw_CONTROL_BUS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_hw_CONTROL_BUS_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[4]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[4]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[5]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[5]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[6]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[6]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[7]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[7]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[12]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[12]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[13]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[13]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[14]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[14]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[15]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[15]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[20]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[20]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[21]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[21]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[22]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[22]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[23]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[23]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[28]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[28]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[29]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[29]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[30]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[30]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[31]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[31]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[36]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[36]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[37]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[37]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[38]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[38]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[39]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[39]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[44]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[44]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[45]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[45]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[46]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[46]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[47]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[47]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[52]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[52]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[53]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[53]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_B_reg[54]' (FDE) to 'inst/out_stream_data_V_1_payload_B_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/out_stream_data_V_1_payload_A_reg[54]' (FDE) to 'inst/out_stream_data_V_1_payload_A_reg[55]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\out_stream_data_V_1_payload_B_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\out_stream_data_V_1_payload_A_reg[55] )
WARNING: [Synth 8-3332] Sequential element (rdata_reg[31]) is unused and will be removed from module mmult_hw_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i5_reg_11467_reg[7]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (i_4_reg_28716_reg[7]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (i4_reg_11435_reg[7]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (tmp_14_mid2_v_reg_21961_reg[7]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv1_reg_11277_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv1_reg_11277_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv1_reg_11277_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv1_reg_11277_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv1_reg_11277_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv_reg_11333_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv_reg_11333_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv_reg_11333_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv_reg_11333_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (t_reg_11369_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (t_reg_11369_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (t_reg_11369_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (t_reg_11369_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (t_reg_11369_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (t_reg_11369_reg[5]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (t_reg_11369_reg[6]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (out_stream_data_V_1_payload_A_reg[55]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (out_stream_data_V_1_payload_B_reg[55]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (ix6_V_reg_28636_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (ix7_V_cast_reg_28667_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (j_reg_11322_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (j_reg_11322_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (j_reg_11322_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (j2_reg_11413_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (j2_reg_11413_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (j2_reg_11413_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (i_reg_11265_reg[0]) is unused and will be removed from module mmult_hw.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1629.715 ; gain = 529.473 ; free physical = 2394 ; free virtual = 5542
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 256, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP tmp121_reg_27931_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_23_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp121_reg_27931_reg.
DSP Report: register A is absorbed into DSP tmp121_reg_27931_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U96/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp121_reg_27931_reg.
DSP Report: register tmp121_reg_27931_reg is absorbed into DSP tmp121_reg_27931_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U224/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp121_reg_27931_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U224/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp121_reg_27931_reg.
DSP Report: Generating DSP tmp120_reg_27926_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_23_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp120_reg_27926_reg.
DSP Report: register A is absorbed into DSP tmp120_reg_27926_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U95/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp120_reg_27926_reg.
DSP Report: register tmp120_reg_27926_reg is absorbed into DSP tmp120_reg_27926_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U223/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp120_reg_27926_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U223/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp120_reg_27926_reg.
DSP Report: Generating DSP tmp118_reg_27921_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_22_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp118_reg_27921_reg.
DSP Report: register A is absorbed into DSP tmp118_reg_27921_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U94/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp118_reg_27921_reg.
DSP Report: register tmp118_reg_27921_reg is absorbed into DSP tmp118_reg_27921_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U222/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp118_reg_27921_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U222/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp118_reg_27921_reg.
DSP Report: Generating DSP tmp117_reg_27916_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_22_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp117_reg_27916_reg.
DSP Report: register A is absorbed into DSP tmp117_reg_27916_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U93/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp117_reg_27916_reg.
DSP Report: register tmp117_reg_27916_reg is absorbed into DSP tmp117_reg_27916_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U221/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp117_reg_27916_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U221/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp117_reg_27916_reg.
DSP Report: Generating DSP tmp114_reg_27911_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_22_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp114_reg_27911_reg.
DSP Report: register A is absorbed into DSP tmp114_reg_27911_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U92/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp114_reg_27911_reg.
DSP Report: register tmp114_reg_27911_reg is absorbed into DSP tmp114_reg_27911_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U220/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp114_reg_27911_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U220/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp114_reg_27911_reg.
DSP Report: Generating DSP tmp113_reg_27906_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_22_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp113_reg_27906_reg.
DSP Report: register A is absorbed into DSP tmp113_reg_27906_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U91/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp113_reg_27906_reg.
DSP Report: register tmp113_reg_27906_reg is absorbed into DSP tmp113_reg_27906_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U219/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp113_reg_27906_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U219/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp113_reg_27906_reg.
DSP Report: Generating DSP tmp111_reg_27901_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_21_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp111_reg_27901_reg.
DSP Report: register A is absorbed into DSP tmp111_reg_27901_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U90/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp111_reg_27901_reg.
DSP Report: register tmp111_reg_27901_reg is absorbed into DSP tmp111_reg_27901_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U218/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp111_reg_27901_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U218/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp111_reg_27901_reg.
DSP Report: Generating DSP tmp110_reg_27896_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_21_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp110_reg_27896_reg.
DSP Report: register A is absorbed into DSP tmp110_reg_27896_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U89/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp110_reg_27896_reg.
DSP Report: register tmp110_reg_27896_reg is absorbed into DSP tmp110_reg_27896_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U217/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp110_reg_27896_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U217/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp110_reg_27896_reg.
DSP Report: Generating DSP tmp106_reg_27891_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_21_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp106_reg_27891_reg.
DSP Report: register A is absorbed into DSP tmp106_reg_27891_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U88/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp106_reg_27891_reg.
DSP Report: register tmp106_reg_27891_reg is absorbed into DSP tmp106_reg_27891_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U216/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp106_reg_27891_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U216/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp106_reg_27891_reg.
DSP Report: Generating DSP tmp105_reg_27886_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_21_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp105_reg_27886_reg.
DSP Report: register A is absorbed into DSP tmp105_reg_27886_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U87/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp105_reg_27886_reg.
DSP Report: register tmp105_reg_27886_reg is absorbed into DSP tmp105_reg_27886_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U215/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp105_reg_27886_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U215/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp105_reg_27886_reg.
DSP Report: Generating DSP tmp103_reg_27881_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_20_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp103_reg_27881_reg.
DSP Report: register A is absorbed into DSP tmp103_reg_27881_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U86/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp103_reg_27881_reg.
DSP Report: register tmp103_reg_27881_reg is absorbed into DSP tmp103_reg_27881_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U214/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp103_reg_27881_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U214/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp103_reg_27881_reg.
DSP Report: Generating DSP tmp102_reg_27876_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_20_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp102_reg_27876_reg.
DSP Report: register A is absorbed into DSP tmp102_reg_27876_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U85/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp102_reg_27876_reg.
DSP Report: register tmp102_reg_27876_reg is absorbed into DSP tmp102_reg_27876_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U213/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp102_reg_27876_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U213/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp102_reg_27876_reg.
DSP Report: Generating DSP tmp99_reg_27871_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_20_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp99_reg_27871_reg.
DSP Report: register A is absorbed into DSP tmp99_reg_27871_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U84/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp99_reg_27871_reg.
DSP Report: register tmp99_reg_27871_reg is absorbed into DSP tmp99_reg_27871_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U212/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp99_reg_27871_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U212/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp99_reg_27871_reg.
DSP Report: Generating DSP tmp98_reg_27866_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_20_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp98_reg_27866_reg.
DSP Report: register A is absorbed into DSP tmp98_reg_27866_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U83/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp98_reg_27866_reg.
DSP Report: register tmp98_reg_27866_reg is absorbed into DSP tmp98_reg_27866_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U211/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp98_reg_27866_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U211/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp98_reg_27866_reg.
DSP Report: Generating DSP tmp96_reg_27861_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_19_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp96_reg_27861_reg.
DSP Report: register A is absorbed into DSP tmp96_reg_27861_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U82/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp96_reg_27861_reg.
DSP Report: register tmp96_reg_27861_reg is absorbed into DSP tmp96_reg_27861_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U210/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp96_reg_27861_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U210/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp96_reg_27861_reg.
DSP Report: Generating DSP tmp95_reg_27856_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_19_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp95_reg_27856_reg.
DSP Report: register A is absorbed into DSP tmp95_reg_27856_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U81/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp95_reg_27856_reg.
DSP Report: register tmp95_reg_27856_reg is absorbed into DSP tmp95_reg_27856_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U209/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp95_reg_27856_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U209/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp95_reg_27856_reg.
DSP Report: Generating DSP tmp90_reg_27851_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_19_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp90_reg_27851_reg.
DSP Report: register A is absorbed into DSP tmp90_reg_27851_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U80/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp90_reg_27851_reg.
DSP Report: register tmp90_reg_27851_reg is absorbed into DSP tmp90_reg_27851_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U208/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp90_reg_27851_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U208/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp90_reg_27851_reg.
DSP Report: Generating DSP tmp89_reg_27846_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_19_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp89_reg_27846_reg.
DSP Report: register A is absorbed into DSP tmp89_reg_27846_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U79/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp89_reg_27846_reg.
DSP Report: register tmp89_reg_27846_reg is absorbed into DSP tmp89_reg_27846_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U207/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp89_reg_27846_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U207/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp89_reg_27846_reg.
DSP Report: Generating DSP tmp87_reg_27841_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_18_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp87_reg_27841_reg.
DSP Report: register A is absorbed into DSP tmp87_reg_27841_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U78/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp87_reg_27841_reg.
DSP Report: register tmp87_reg_27841_reg is absorbed into DSP tmp87_reg_27841_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U206/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp87_reg_27841_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U206/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp87_reg_27841_reg.
DSP Report: Generating DSP tmp86_reg_27836_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_18_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp86_reg_27836_reg.
DSP Report: register A is absorbed into DSP tmp86_reg_27836_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U77/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp86_reg_27836_reg.
DSP Report: register tmp86_reg_27836_reg is absorbed into DSP tmp86_reg_27836_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U205/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp86_reg_27836_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U205/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp86_reg_27836_reg.
DSP Report: Generating DSP tmp83_reg_27831_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_18_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp83_reg_27831_reg.
DSP Report: register A is absorbed into DSP tmp83_reg_27831_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U76/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp83_reg_27831_reg.
DSP Report: register tmp83_reg_27831_reg is absorbed into DSP tmp83_reg_27831_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U204/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp83_reg_27831_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U204/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp83_reg_27831_reg.
DSP Report: Generating DSP tmp82_reg_27826_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_18_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp82_reg_27826_reg.
DSP Report: register A is absorbed into DSP tmp82_reg_27826_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U75/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp82_reg_27826_reg.
DSP Report: register tmp82_reg_27826_reg is absorbed into DSP tmp82_reg_27826_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U203/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp82_reg_27826_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U203/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp82_reg_27826_reg.
DSP Report: Generating DSP tmp80_reg_27821_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_17_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp80_reg_27821_reg.
DSP Report: register A is absorbed into DSP tmp80_reg_27821_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U74/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp80_reg_27821_reg.
DSP Report: register tmp80_reg_27821_reg is absorbed into DSP tmp80_reg_27821_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U202/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp80_reg_27821_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U202/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp80_reg_27821_reg.
DSP Report: Generating DSP tmp79_reg_27816_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_17_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp79_reg_27816_reg.
DSP Report: register A is absorbed into DSP tmp79_reg_27816_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U73/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp79_reg_27816_reg.
DSP Report: register tmp79_reg_27816_reg is absorbed into DSP tmp79_reg_27816_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U201/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp79_reg_27816_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U201/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp79_reg_27816_reg.
DSP Report: Generating DSP tmp75_reg_27811_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_17_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp75_reg_27811_reg.
DSP Report: register A is absorbed into DSP tmp75_reg_27811_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U72/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp75_reg_27811_reg.
DSP Report: register tmp75_reg_27811_reg is absorbed into DSP tmp75_reg_27811_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U200/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp75_reg_27811_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U200/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp75_reg_27811_reg.
DSP Report: Generating DSP tmp74_reg_27806_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_17_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp74_reg_27806_reg.
DSP Report: register A is absorbed into DSP tmp74_reg_27806_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U71/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp74_reg_27806_reg.
DSP Report: register tmp74_reg_27806_reg is absorbed into DSP tmp74_reg_27806_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U199/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp74_reg_27806_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U199/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp74_reg_27806_reg.
DSP Report: Generating DSP tmp72_reg_27801_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_16_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp72_reg_27801_reg.
DSP Report: register A is absorbed into DSP tmp72_reg_27801_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U70/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp72_reg_27801_reg.
DSP Report: register tmp72_reg_27801_reg is absorbed into DSP tmp72_reg_27801_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U198/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp72_reg_27801_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U198/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp72_reg_27801_reg.
DSP Report: Generating DSP tmp71_reg_27796_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_16_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp71_reg_27796_reg.
DSP Report: register A is absorbed into DSP tmp71_reg_27796_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U69/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp71_reg_27796_reg.
DSP Report: register tmp71_reg_27796_reg is absorbed into DSP tmp71_reg_27796_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U197/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp71_reg_27796_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U197/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp71_reg_27796_reg.
DSP Report: Generating DSP tmp68_reg_27791_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_16_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp68_reg_27791_reg.
DSP Report: register A is absorbed into DSP tmp68_reg_27791_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U68/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp68_reg_27791_reg.
DSP Report: register tmp68_reg_27791_reg is absorbed into DSP tmp68_reg_27791_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U196/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp68_reg_27791_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U196/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp68_reg_27791_reg.
DSP Report: Generating DSP tmp67_reg_27786_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_16_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp67_reg_27786_reg.
DSP Report: register A is absorbed into DSP tmp67_reg_27786_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U67/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp67_reg_27786_reg.
DSP Report: register tmp67_reg_27786_reg is absorbed into DSP tmp67_reg_27786_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U195/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp67_reg_27786_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U195/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp67_reg_27786_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U66/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp65_reg_27781_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_15_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp65_reg_27781_reg.
DSP Report: register A is absorbed into DSP tmp65_reg_27781_reg.
DSP Report: register tmp65_reg_27781_reg is absorbed into DSP tmp65_reg_27781_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U194/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp65_reg_27781_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U194/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp65_reg_27781_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U65/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp64_reg_27776_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_27_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp64_reg_27776_reg.
DSP Report: register A is absorbed into DSP tmp64_reg_27776_reg.
DSP Report: register tmp64_reg_27776_reg is absorbed into DSP tmp64_reg_27776_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U241/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp64_reg_27776_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U241/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp64_reg_27776_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U1/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp248_reg_27611_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_15_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp248_reg_27611_reg.
DSP Report: register A is absorbed into DSP tmp248_reg_27611_reg.
DSP Report: register tmp248_reg_27611_reg is absorbed into DSP tmp248_reg_27611_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U130/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp248_reg_27611_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U130/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp248_reg_27611_reg.
DSP Report: Generating DSP tmp249_reg_28251_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_15_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp249_reg_28251_reg.
DSP Report: register A is absorbed into DSP tmp249_reg_28251_reg.
DSP Report: register tmp249_reg_28251_reg is absorbed into DSP tmp249_reg_28251_reg.
DSP Report: operator mmult_hw_mac_mulaivb_U193/mmult_hw_mac_mulaivb_DSP48_1_U/p is absorbed into DSP tmp249_reg_28251_reg.
DSP Report: operator mmult_hw_mac_mulaivb_U193/mmult_hw_mac_mulaivb_DSP48_1_U/m is absorbed into DSP tmp249_reg_28251_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U64/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp247_reg_28246_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_15_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp247_reg_28246_reg.
DSP Report: register A is absorbed into DSP tmp247_reg_28246_reg.
DSP Report: register tmp247_reg_28246_reg is absorbed into DSP tmp247_reg_28246_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U192/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp247_reg_28246_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U192/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp247_reg_28246_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U63/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp245_reg_28241_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_15_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp245_reg_28241_reg.
DSP Report: register A is absorbed into DSP tmp245_reg_28241_reg.
DSP Report: register tmp245_reg_28241_reg is absorbed into DSP tmp245_reg_28241_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U191/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp245_reg_28241_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U191/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp245_reg_28241_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U62/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp244_reg_28236_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_15_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp244_reg_28236_reg.
DSP Report: register A is absorbed into DSP tmp244_reg_28236_reg.
DSP Report: register tmp244_reg_28236_reg is absorbed into DSP tmp244_reg_28236_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U190/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp244_reg_28236_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U190/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp244_reg_28236_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U61/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp241_reg_28231_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_14_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp241_reg_28231_reg.
DSP Report: register A is absorbed into DSP tmp241_reg_28231_reg.
DSP Report: register tmp241_reg_28231_reg is absorbed into DSP tmp241_reg_28231_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U189/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp241_reg_28231_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U189/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp241_reg_28231_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U60/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp240_reg_28226_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_14_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp240_reg_28226_reg.
DSP Report: register A is absorbed into DSP tmp240_reg_28226_reg.
DSP Report: register tmp240_reg_28226_reg is absorbed into DSP tmp240_reg_28226_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U188/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp240_reg_28226_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U188/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp240_reg_28226_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U59/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp238_reg_28221_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_14_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp238_reg_28221_reg.
DSP Report: register A is absorbed into DSP tmp238_reg_28221_reg.
DSP Report: register tmp238_reg_28221_reg is absorbed into DSP tmp238_reg_28221_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U187/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp238_reg_28221_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U187/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp238_reg_28221_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U58/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp237_reg_28216_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_14_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp237_reg_28216_reg.
DSP Report: register A is absorbed into DSP tmp237_reg_28216_reg.
DSP Report: register tmp237_reg_28216_reg is absorbed into DSP tmp237_reg_28216_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U186/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp237_reg_28216_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U186/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp237_reg_28216_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U57/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp233_reg_28211_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_13_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp233_reg_28211_reg.
DSP Report: register A is absorbed into DSP tmp233_reg_28211_reg.
DSP Report: register tmp233_reg_28211_reg is absorbed into DSP tmp233_reg_28211_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U185/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp233_reg_28211_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U185/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp233_reg_28211_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U56/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp232_reg_28206_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_13_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp232_reg_28206_reg.
DSP Report: register A is absorbed into DSP tmp232_reg_28206_reg.
DSP Report: register tmp232_reg_28206_reg is absorbed into DSP tmp232_reg_28206_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U184/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp232_reg_28206_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U184/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp232_reg_28206_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U55/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp230_reg_28201_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_13_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp230_reg_28201_reg.
DSP Report: register A is absorbed into DSP tmp230_reg_28201_reg.
DSP Report: register tmp230_reg_28201_reg is absorbed into DSP tmp230_reg_28201_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U183/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp230_reg_28201_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U183/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp230_reg_28201_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U54/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp229_reg_28196_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_13_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp229_reg_28196_reg.
DSP Report: register A is absorbed into DSP tmp229_reg_28196_reg.
DSP Report: register tmp229_reg_28196_reg is absorbed into DSP tmp229_reg_28196_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U182/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp229_reg_28196_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U182/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp229_reg_28196_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U53/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp226_reg_28191_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_12_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp226_reg_28191_reg.
DSP Report: register A is absorbed into DSP tmp226_reg_28191_reg.
DSP Report: register tmp226_reg_28191_reg is absorbed into DSP tmp226_reg_28191_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U181/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp226_reg_28191_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U181/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp226_reg_28191_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U52/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp225_reg_28186_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_12_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp225_reg_28186_reg.
DSP Report: register A is absorbed into DSP tmp225_reg_28186_reg.
DSP Report: register tmp225_reg_28186_reg is absorbed into DSP tmp225_reg_28186_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U180/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp225_reg_28186_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U180/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp225_reg_28186_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U51/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp223_reg_28181_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_12_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp223_reg_28181_reg.
DSP Report: register A is absorbed into DSP tmp223_reg_28181_reg.
DSP Report: register tmp223_reg_28181_reg is absorbed into DSP tmp223_reg_28181_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U179/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp223_reg_28181_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U179/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp223_reg_28181_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U50/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp222_reg_28176_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_12_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp222_reg_28176_reg.
DSP Report: register A is absorbed into DSP tmp222_reg_28176_reg.
DSP Report: register tmp222_reg_28176_reg is absorbed into DSP tmp222_reg_28176_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U178/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp222_reg_28176_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U178/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp222_reg_28176_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U49/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp217_reg_28171_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_11_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp217_reg_28171_reg.
DSP Report: register A is absorbed into DSP tmp217_reg_28171_reg.
DSP Report: register tmp217_reg_28171_reg is absorbed into DSP tmp217_reg_28171_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U177/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp217_reg_28171_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U177/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp217_reg_28171_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U48/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp216_reg_28166_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_11_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp216_reg_28166_reg.
DSP Report: register A is absorbed into DSP tmp216_reg_28166_reg.
DSP Report: register tmp216_reg_28166_reg is absorbed into DSP tmp216_reg_28166_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U176/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp216_reg_28166_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U176/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp216_reg_28166_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U47/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp214_reg_28161_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_11_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp214_reg_28161_reg.
DSP Report: register A is absorbed into DSP tmp214_reg_28161_reg.
DSP Report: register tmp214_reg_28161_reg is absorbed into DSP tmp214_reg_28161_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U175/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp214_reg_28161_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U175/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp214_reg_28161_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U46/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp213_reg_28156_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_11_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp213_reg_28156_reg.
DSP Report: register A is absorbed into DSP tmp213_reg_28156_reg.
DSP Report: register tmp213_reg_28156_reg is absorbed into DSP tmp213_reg_28156_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U174/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp213_reg_28156_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U174/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp213_reg_28156_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U45/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp210_reg_28151_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_10_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp210_reg_28151_reg.
DSP Report: register A is absorbed into DSP tmp210_reg_28151_reg.
DSP Report: register tmp210_reg_28151_reg is absorbed into DSP tmp210_reg_28151_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U173/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp210_reg_28151_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U173/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp210_reg_28151_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U44/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp209_reg_28146_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_10_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp209_reg_28146_reg.
DSP Report: register A is absorbed into DSP tmp209_reg_28146_reg.
DSP Report: register tmp209_reg_28146_reg is absorbed into DSP tmp209_reg_28146_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U172/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp209_reg_28146_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U172/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp209_reg_28146_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U43/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp207_reg_28141_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_10_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp207_reg_28141_reg.
DSP Report: register A is absorbed into DSP tmp207_reg_28141_reg.
DSP Report: register tmp207_reg_28141_reg is absorbed into DSP tmp207_reg_28141_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U171/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp207_reg_28141_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U171/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp207_reg_28141_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U42/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp206_reg_28136_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_10_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp206_reg_28136_reg.
DSP Report: register A is absorbed into DSP tmp206_reg_28136_reg.
DSP Report: register tmp206_reg_28136_reg is absorbed into DSP tmp206_reg_28136_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U170/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp206_reg_28136_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U170/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp206_reg_28136_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U41/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp202_reg_28131_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_9_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp202_reg_28131_reg.
DSP Report: register A is absorbed into DSP tmp202_reg_28131_reg.
DSP Report: register tmp202_reg_28131_reg is absorbed into DSP tmp202_reg_28131_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U169/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp202_reg_28131_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U169/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp202_reg_28131_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U40/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp201_reg_28126_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_9_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp201_reg_28126_reg.
DSP Report: register A is absorbed into DSP tmp201_reg_28126_reg.
DSP Report: register tmp201_reg_28126_reg is absorbed into DSP tmp201_reg_28126_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U168/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp201_reg_28126_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U168/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp201_reg_28126_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U39/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp199_reg_28121_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_9_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp199_reg_28121_reg.
DSP Report: register A is absorbed into DSP tmp199_reg_28121_reg.
DSP Report: register tmp199_reg_28121_reg is absorbed into DSP tmp199_reg_28121_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U167/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp199_reg_28121_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U167/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp199_reg_28121_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U38/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp198_reg_28116_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_9_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp198_reg_28116_reg.
DSP Report: register A is absorbed into DSP tmp198_reg_28116_reg.
DSP Report: register tmp198_reg_28116_reg is absorbed into DSP tmp198_reg_28116_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U166/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp198_reg_28116_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U166/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp198_reg_28116_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U37/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp195_reg_28111_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_8_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp195_reg_28111_reg.
DSP Report: register A is absorbed into DSP tmp195_reg_28111_reg.
DSP Report: register tmp195_reg_28111_reg is absorbed into DSP tmp195_reg_28111_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U165/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp195_reg_28111_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U165/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp195_reg_28111_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U36/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp194_reg_28106_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_8_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp194_reg_28106_reg.
DSP Report: register A is absorbed into DSP tmp194_reg_28106_reg.
DSP Report: register tmp194_reg_28106_reg is absorbed into DSP tmp194_reg_28106_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U164/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp194_reg_28106_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U164/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp194_reg_28106_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U35/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp192_reg_28101_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_8_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp192_reg_28101_reg.
DSP Report: register A is absorbed into DSP tmp192_reg_28101_reg.
DSP Report: register tmp192_reg_28101_reg is absorbed into DSP tmp192_reg_28101_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U163/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp192_reg_28101_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U163/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp192_reg_28101_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U34/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp191_reg_28096_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_8_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp191_reg_28096_reg.
DSP Report: register A is absorbed into DSP tmp191_reg_28096_reg.
DSP Report: register tmp191_reg_28096_reg is absorbed into DSP tmp191_reg_28096_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U162/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp191_reg_28096_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U162/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp191_reg_28096_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U33/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp185_reg_28091_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_7_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp185_reg_28091_reg.
DSP Report: register A is absorbed into DSP tmp185_reg_28091_reg.
DSP Report: register tmp185_reg_28091_reg is absorbed into DSP tmp185_reg_28091_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U161/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp185_reg_28091_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U161/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp185_reg_28091_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U32/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp184_reg_28086_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_7_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp184_reg_28086_reg.
DSP Report: register A is absorbed into DSP tmp184_reg_28086_reg.
DSP Report: register tmp184_reg_28086_reg is absorbed into DSP tmp184_reg_28086_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U160/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp184_reg_28086_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U160/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp184_reg_28086_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U31/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp182_reg_28081_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_7_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp182_reg_28081_reg.
DSP Report: register A is absorbed into DSP tmp182_reg_28081_reg.
DSP Report: register tmp182_reg_28081_reg is absorbed into DSP tmp182_reg_28081_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U159/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp182_reg_28081_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U159/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp182_reg_28081_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U30/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp181_reg_28076_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_7_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp181_reg_28076_reg.
DSP Report: register A is absorbed into DSP tmp181_reg_28076_reg.
DSP Report: register tmp181_reg_28076_reg is absorbed into DSP tmp181_reg_28076_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U158/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp181_reg_28076_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U158/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp181_reg_28076_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U29/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp178_reg_28071_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_6_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp178_reg_28071_reg.
DSP Report: register A is absorbed into DSP tmp178_reg_28071_reg.
DSP Report: register tmp178_reg_28071_reg is absorbed into DSP tmp178_reg_28071_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U157/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp178_reg_28071_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U157/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp178_reg_28071_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U28/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp177_reg_28066_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_6_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp177_reg_28066_reg.
DSP Report: register A is absorbed into DSP tmp177_reg_28066_reg.
DSP Report: register tmp177_reg_28066_reg is absorbed into DSP tmp177_reg_28066_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U156/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp177_reg_28066_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U156/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp177_reg_28066_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U27/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp175_reg_28061_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_6_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp175_reg_28061_reg.
DSP Report: register A is absorbed into DSP tmp175_reg_28061_reg.
DSP Report: register tmp175_reg_28061_reg is absorbed into DSP tmp175_reg_28061_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U155/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp175_reg_28061_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U155/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp175_reg_28061_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U26/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp174_reg_28056_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_6_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp174_reg_28056_reg.
DSP Report: register A is absorbed into DSP tmp174_reg_28056_reg.
DSP Report: register tmp174_reg_28056_reg is absorbed into DSP tmp174_reg_28056_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U154/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp174_reg_28056_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U154/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp174_reg_28056_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U25/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp170_reg_28051_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_5_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp170_reg_28051_reg.
DSP Report: register A is absorbed into DSP tmp170_reg_28051_reg.
DSP Report: register tmp170_reg_28051_reg is absorbed into DSP tmp170_reg_28051_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U153/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp170_reg_28051_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U153/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp170_reg_28051_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U24/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp169_reg_28046_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_5_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp169_reg_28046_reg.
DSP Report: register A is absorbed into DSP tmp169_reg_28046_reg.
DSP Report: register tmp169_reg_28046_reg is absorbed into DSP tmp169_reg_28046_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U152/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp169_reg_28046_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U152/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp169_reg_28046_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U23/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp167_reg_28041_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_5_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp167_reg_28041_reg.
DSP Report: register A is absorbed into DSP tmp167_reg_28041_reg.
DSP Report: register tmp167_reg_28041_reg is absorbed into DSP tmp167_reg_28041_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U151/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp167_reg_28041_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U151/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp167_reg_28041_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U22/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp166_reg_28036_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_5_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp166_reg_28036_reg.
DSP Report: register A is absorbed into DSP tmp166_reg_28036_reg.
DSP Report: register tmp166_reg_28036_reg is absorbed into DSP tmp166_reg_28036_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U150/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp166_reg_28036_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U150/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp166_reg_28036_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U21/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp163_reg_28031_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_4_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp163_reg_28031_reg.
DSP Report: register A is absorbed into DSP tmp163_reg_28031_reg.
DSP Report: register tmp163_reg_28031_reg is absorbed into DSP tmp163_reg_28031_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U149/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp163_reg_28031_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U149/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp163_reg_28031_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U20/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp162_reg_28026_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_4_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp162_reg_28026_reg.
DSP Report: register A is absorbed into DSP tmp162_reg_28026_reg.
DSP Report: register tmp162_reg_28026_reg is absorbed into DSP tmp162_reg_28026_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U148/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp162_reg_28026_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U148/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp162_reg_28026_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U19/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp160_reg_28021_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_4_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp160_reg_28021_reg.
DSP Report: register A is absorbed into DSP tmp160_reg_28021_reg.
DSP Report: register tmp160_reg_28021_reg is absorbed into DSP tmp160_reg_28021_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U147/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp160_reg_28021_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U147/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp160_reg_28021_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U18/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp159_reg_28016_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_4_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp159_reg_28016_reg.
DSP Report: register A is absorbed into DSP tmp159_reg_28016_reg.
DSP Report: register tmp159_reg_28016_reg is absorbed into DSP tmp159_reg_28016_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U146/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp159_reg_28016_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U146/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp159_reg_28016_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U17/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp154_reg_28011_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_3_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp154_reg_28011_reg.
DSP Report: register A is absorbed into DSP tmp154_reg_28011_reg.
DSP Report: register tmp154_reg_28011_reg is absorbed into DSP tmp154_reg_28011_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U145/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp154_reg_28011_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U145/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp154_reg_28011_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U16/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp153_reg_28006_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_3_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp153_reg_28006_reg.
DSP Report: register A is absorbed into DSP tmp153_reg_28006_reg.
DSP Report: register tmp153_reg_28006_reg is absorbed into DSP tmp153_reg_28006_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U144/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp153_reg_28006_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U144/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp153_reg_28006_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U15/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp151_reg_28001_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_3_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp151_reg_28001_reg.
DSP Report: register A is absorbed into DSP tmp151_reg_28001_reg.
DSP Report: register tmp151_reg_28001_reg is absorbed into DSP tmp151_reg_28001_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U143/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp151_reg_28001_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U143/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp151_reg_28001_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U14/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp150_reg_27996_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_3_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp150_reg_27996_reg.
DSP Report: register A is absorbed into DSP tmp150_reg_27996_reg.
DSP Report: register tmp150_reg_27996_reg is absorbed into DSP tmp150_reg_27996_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U142/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp150_reg_27996_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U142/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp150_reg_27996_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U13/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp147_reg_27991_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_2_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp147_reg_27991_reg.
DSP Report: register A is absorbed into DSP tmp147_reg_27991_reg.
DSP Report: register tmp147_reg_27991_reg is absorbed into DSP tmp147_reg_27991_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U141/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp147_reg_27991_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U141/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp147_reg_27991_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U12/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp146_reg_27986_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_2_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp146_reg_27986_reg.
DSP Report: register A is absorbed into DSP tmp146_reg_27986_reg.
DSP Report: register tmp146_reg_27986_reg is absorbed into DSP tmp146_reg_27986_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U140/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp146_reg_27986_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U140/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp146_reg_27986_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U11/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp144_reg_27981_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_2_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp144_reg_27981_reg.
DSP Report: register A is absorbed into DSP tmp144_reg_27981_reg.
DSP Report: register tmp144_reg_27981_reg is absorbed into DSP tmp144_reg_27981_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U139/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp144_reg_27981_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U139/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp144_reg_27981_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U10/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp143_reg_27976_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_2_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp143_reg_27976_reg.
DSP Report: register A is absorbed into DSP tmp143_reg_27976_reg.
DSP Report: register tmp143_reg_27976_reg is absorbed into DSP tmp143_reg_27976_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U138/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp143_reg_27976_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U138/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp143_reg_27976_reg.
DSP Report: Generating DSP tmp139_reg_27971_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_1_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp139_reg_27971_reg.
DSP Report: register A is absorbed into DSP tmp139_reg_27971_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U9/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp139_reg_27971_reg.
DSP Report: register tmp139_reg_27971_reg is absorbed into DSP tmp139_reg_27971_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U137/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp139_reg_27971_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U137/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp139_reg_27971_reg.
DSP Report: Generating DSP tmp138_reg_27966_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_1_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp138_reg_27966_reg.
DSP Report: register A is absorbed into DSP tmp138_reg_27966_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U8/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp138_reg_27966_reg.
DSP Report: register tmp138_reg_27966_reg is absorbed into DSP tmp138_reg_27966_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U136/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp138_reg_27966_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U136/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp138_reg_27966_reg.
DSP Report: Generating DSP tmp136_reg_27961_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_1_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp136_reg_27961_reg.
DSP Report: register A is absorbed into DSP tmp136_reg_27961_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U7/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp136_reg_27961_reg.
DSP Report: register tmp136_reg_27961_reg is absorbed into DSP tmp136_reg_27961_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U135/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp136_reg_27961_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U135/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp136_reg_27961_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U6/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp135_reg_27956_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_1_0_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp135_reg_27956_reg.
DSP Report: register A is absorbed into DSP tmp135_reg_27956_reg.
DSP Report: register tmp135_reg_27956_reg is absorbed into DSP tmp135_reg_27956_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U134/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp135_reg_27956_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U134/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp135_reg_27956_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U5/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp132_reg_27951_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_0_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp132_reg_27951_reg.
DSP Report: register A is absorbed into DSP tmp132_reg_27951_reg.
DSP Report: register tmp132_reg_27951_reg is absorbed into DSP tmp132_reg_27951_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U133/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp132_reg_27951_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U133/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp132_reg_27951_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U4/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp131_reg_27946_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_0_4_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp131_reg_27946_reg.
DSP Report: register A is absorbed into DSP tmp131_reg_27946_reg.
DSP Report: register tmp131_reg_27946_reg is absorbed into DSP tmp131_reg_27946_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U132/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp131_reg_27946_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U132/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp131_reg_27946_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U3/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp129_reg_27941_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_0_2_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp129_reg_27941_reg.
DSP Report: register A is absorbed into DSP tmp129_reg_27941_reg.
DSP Report: register tmp129_reg_27941_reg is absorbed into DSP tmp129_reg_27941_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U131/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp129_reg_27941_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U131/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp129_reg_27941_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U2/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp128_reg_27936_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_23_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp128_reg_27936_reg.
DSP Report: register A is absorbed into DSP tmp128_reg_27936_reg.
DSP Report: register tmp128_reg_27936_reg is absorbed into DSP tmp128_reg_27936_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U225/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp128_reg_27936_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U225/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp128_reg_27936_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U120/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp27_reg_27691_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_29_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp27_reg_27691_reg.
DSP Report: register A is absorbed into DSP tmp27_reg_27691_reg.
DSP Report: register tmp27_reg_27691_reg is absorbed into DSP tmp27_reg_27691_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U248/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp27_reg_27691_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U248/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp27_reg_27691_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U119/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp26_reg_27686_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_29_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp26_reg_27686_reg.
DSP Report: register A is absorbed into DSP tmp26_reg_27686_reg.
DSP Report: register tmp26_reg_27686_reg is absorbed into DSP tmp26_reg_27686_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U247/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp26_reg_27686_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U247/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp26_reg_27686_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U118/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp24_reg_27681_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_28_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp24_reg_27681_reg.
DSP Report: register A is absorbed into DSP tmp24_reg_27681_reg.
DSP Report: register tmp24_reg_27681_reg is absorbed into DSP tmp24_reg_27681_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U246/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp24_reg_27681_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U246/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp24_reg_27681_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U117/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp23_reg_27676_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_28_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp23_reg_27676_reg.
DSP Report: register A is absorbed into DSP tmp23_reg_27676_reg.
DSP Report: register tmp23_reg_27676_reg is absorbed into DSP tmp23_reg_27676_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U245/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp23_reg_27676_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U245/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp23_reg_27676_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U116/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp20_reg_27671_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_28_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp20_reg_27671_reg.
DSP Report: register A is absorbed into DSP tmp20_reg_27671_reg.
DSP Report: register tmp20_reg_27671_reg is absorbed into DSP tmp20_reg_27671_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U244/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp20_reg_27671_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U244/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp20_reg_27671_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U115/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp19_reg_27666_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_28_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp19_reg_27666_reg.
DSP Report: register A is absorbed into DSP tmp19_reg_27666_reg.
DSP Report: register tmp19_reg_27666_reg is absorbed into DSP tmp19_reg_27666_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U243/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp19_reg_27666_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U243/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp19_reg_27666_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U114/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp17_reg_27661_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_27_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp17_reg_27661_reg.
DSP Report: register A is absorbed into DSP tmp17_reg_27661_reg.
DSP Report: register tmp17_reg_27661_reg is absorbed into DSP tmp17_reg_27661_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U242/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp17_reg_27661_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U242/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp17_reg_27661_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U113/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp16_reg_27656_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_30_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp16_reg_27656_reg.
DSP Report: register A is absorbed into DSP tmp16_reg_27656_reg.
DSP Report: register tmp16_reg_27656_reg is absorbed into DSP tmp16_reg_27656_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U253/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp16_reg_27656_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U253/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp16_reg_27656_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U112/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp58_reg_27771_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_27_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp58_reg_27771_reg.
DSP Report: register A is absorbed into DSP tmp58_reg_27771_reg.
DSP Report: register tmp58_reg_27771_reg is absorbed into DSP tmp58_reg_27771_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U240/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp58_reg_27771_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U240/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp58_reg_27771_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U111/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp57_reg_27766_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_27_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp57_reg_27766_reg.
DSP Report: register A is absorbed into DSP tmp57_reg_27766_reg.
DSP Report: register tmp57_reg_27766_reg is absorbed into DSP tmp57_reg_27766_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U239/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp57_reg_27766_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U239/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp57_reg_27766_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U110/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp55_reg_27761_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_26_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp55_reg_27761_reg.
DSP Report: register A is absorbed into DSP tmp55_reg_27761_reg.
DSP Report: register tmp55_reg_27761_reg is absorbed into DSP tmp55_reg_27761_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U238/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp55_reg_27761_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U238/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp55_reg_27761_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U109/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp54_reg_27756_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_26_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp54_reg_27756_reg.
DSP Report: register A is absorbed into DSP tmp54_reg_27756_reg.
DSP Report: register tmp54_reg_27756_reg is absorbed into DSP tmp54_reg_27756_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U237/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp54_reg_27756_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U237/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp54_reg_27756_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U108/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp51_reg_27751_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_26_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp51_reg_27751_reg.
DSP Report: register A is absorbed into DSP tmp51_reg_27751_reg.
DSP Report: register tmp51_reg_27751_reg is absorbed into DSP tmp51_reg_27751_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U236/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp51_reg_27751_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U236/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp51_reg_27751_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U107/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp50_reg_27746_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_26_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp50_reg_27746_reg.
DSP Report: register A is absorbed into DSP tmp50_reg_27746_reg.
DSP Report: register tmp50_reg_27746_reg is absorbed into DSP tmp50_reg_27746_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U235/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp50_reg_27746_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U235/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp50_reg_27746_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U106/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp48_reg_27741_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_25_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp48_reg_27741_reg.
DSP Report: register A is absorbed into DSP tmp48_reg_27741_reg.
DSP Report: register tmp48_reg_27741_reg is absorbed into DSP tmp48_reg_27741_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U234/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp48_reg_27741_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U234/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp48_reg_27741_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U105/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp47_reg_27736_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_25_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp47_reg_27736_reg.
DSP Report: register A is absorbed into DSP tmp47_reg_27736_reg.
DSP Report: register tmp47_reg_27736_reg is absorbed into DSP tmp47_reg_27736_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U233/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp47_reg_27736_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U233/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp47_reg_27736_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U104/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp43_reg_27731_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_25_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp43_reg_27731_reg.
DSP Report: register A is absorbed into DSP tmp43_reg_27731_reg.
DSP Report: register tmp43_reg_27731_reg is absorbed into DSP tmp43_reg_27731_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U232/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp43_reg_27731_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U232/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp43_reg_27731_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U103/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp42_reg_27726_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_25_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp42_reg_27726_reg.
DSP Report: register A is absorbed into DSP tmp42_reg_27726_reg.
DSP Report: register tmp42_reg_27726_reg is absorbed into DSP tmp42_reg_27726_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U231/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp42_reg_27726_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U231/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp42_reg_27726_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U102/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp40_reg_27721_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_24_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp40_reg_27721_reg.
DSP Report: register A is absorbed into DSP tmp40_reg_27721_reg.
DSP Report: register tmp40_reg_27721_reg is absorbed into DSP tmp40_reg_27721_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U230/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp40_reg_27721_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U230/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp40_reg_27721_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U101/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp39_reg_27716_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_24_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp39_reg_27716_reg.
DSP Report: register A is absorbed into DSP tmp39_reg_27716_reg.
DSP Report: register tmp39_reg_27716_reg is absorbed into DSP tmp39_reg_27716_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U229/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp39_reg_27716_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U229/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp39_reg_27716_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U100/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp36_reg_27711_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_24_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp36_reg_27711_reg.
DSP Report: register A is absorbed into DSP tmp36_reg_27711_reg.
DSP Report: register tmp36_reg_27711_reg is absorbed into DSP tmp36_reg_27711_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U228/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp36_reg_27711_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U228/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp36_reg_27711_reg.
DSP Report: Generating DSP tmp35_reg_27706_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_24_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp35_reg_27706_reg.
DSP Report: register A is absorbed into DSP tmp35_reg_27706_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U99/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp35_reg_27706_reg.
DSP Report: register tmp35_reg_27706_reg is absorbed into DSP tmp35_reg_27706_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U227/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp35_reg_27706_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U227/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp35_reg_27706_reg.
DSP Report: Generating DSP tmp33_reg_27701_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_23_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp33_reg_27701_reg.
DSP Report: register A is absorbed into DSP tmp33_reg_27701_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U98/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp33_reg_27701_reg.
DSP Report: register tmp33_reg_27701_reg is absorbed into DSP tmp33_reg_27701_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U226/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp33_reg_27701_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U226/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp33_reg_27701_reg.
DSP Report: Generating DSP tmp32_reg_27696_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register weight_buf_29_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp32_reg_27696_reg.
DSP Report: register A is absorbed into DSP tmp32_reg_27696_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U97/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP tmp32_reg_27696_reg.
DSP Report: register tmp32_reg_27696_reg is absorbed into DSP tmp32_reg_27696_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U249/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp32_reg_27696_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U249/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp32_reg_27696_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U126/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp5_reg_27631_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_30_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp5_reg_27631_reg.
DSP Report: register A is absorbed into DSP tmp5_reg_27631_reg.
DSP Report: register tmp5_reg_27631_reg is absorbed into DSP tmp5_reg_27631_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U254/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp5_reg_27631_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U254/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp5_reg_27631_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U125/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp4_reg_27626_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_31_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp4_reg_27626_reg.
DSP Report: register A is absorbed into DSP tmp4_reg_27626_reg.
DSP Report: register tmp4_reg_27626_reg is absorbed into DSP tmp4_reg_27626_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U256/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp4_reg_27626_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U256/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp4_reg_27626_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U124/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp12_reg_27651_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_30_3_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp12_reg_27651_reg.
DSP Report: register A is absorbed into DSP tmp12_reg_27651_reg.
DSP Report: register tmp12_reg_27651_reg is absorbed into DSP tmp12_reg_27651_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U252/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp12_reg_27651_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U252/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp12_reg_27651_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U123/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp11_reg_27646_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_30_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp11_reg_27646_reg.
DSP Report: register A is absorbed into DSP tmp11_reg_27646_reg.
DSP Report: register tmp11_reg_27646_reg is absorbed into DSP tmp11_reg_27646_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U251/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp11_reg_27646_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U251/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp11_reg_27646_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U122/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp9_reg_27641_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_29_7_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp9_reg_27641_reg.
DSP Report: register A is absorbed into DSP tmp9_reg_27641_reg.
DSP Report: register tmp9_reg_27641_reg is absorbed into DSP tmp9_reg_27641_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U250/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp9_reg_27641_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U250/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp9_reg_27641_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U121/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp8_reg_27636_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_31_1_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp8_reg_27636_reg.
DSP Report: register A is absorbed into DSP tmp8_reg_27636_reg.
DSP Report: register tmp8_reg_27636_reg is absorbed into DSP tmp8_reg_27636_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U255/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp8_reg_27636_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U255/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp8_reg_27636_reg.
DSP Report: Generating DSP mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/a_reg0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: register mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg is absorbed into DSP mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: operator mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/tmp_product is absorbed into DSP mmult_hw_mul_8s_8isb_U127/mmult_hw_mul_8s_8isb_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP tmp2_reg_27621_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_31_6_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp2_reg_27621_reg.
DSP Report: register A is absorbed into DSP tmp2_reg_27621_reg.
DSP Report: register tmp2_reg_27621_reg is absorbed into DSP tmp2_reg_27621_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U258/mmult_hw_mac_mulaiub_DSP48_0_U/p is absorbed into DSP tmp2_reg_27621_reg.
DSP Report: operator mmult_hw_mac_mulaiub_U258/mmult_hw_mac_mulaiub_DSP48_0_U/m is absorbed into DSP tmp2_reg_27621_reg.
DSP Report: Generating DSP tmp1_reg_27616_reg, operation Mode is (post resource management): (C+A2*B2)'.
DSP Report: register weight_buf_31_5_V_U/mmult_hw_weight_bekP_ram_U/q0_reg is absorbed into DSP tmp1_reg_27616_reg.
DSP Report: register A is absorbed into DSP tmp1_reg_27616_reg.
DSP Report: register tmp1_reg_27616_reg is absorbed into DSP tmp1_reg_27616_reg.
DSP Report: operator mmult_hw_mac_mulaiwb_U257/mmult_hw_mac_mulaiwb_DSP48_2_U/p is absorbed into DSP tmp1_reg_27616_reg.
DSP Report: operator mmult_hw_mac_mulaiwb_U257/mmult_hw_mac_mulaiwb_DSP48_2_U/m is absorbed into DSP tmp1_reg_27616_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mmult_hw_offset_bbkb_ram: | ram_reg    | 16 x 32(WRITE_FIRST)   | W | R | 16 x 32(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|mmult_hw_in_buf_0cud_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                             | Inference      | Size (Depth x Width) | Primitives      | 
+------------+--------------------------------------------------------+----------------+----------------------+-----------------+
|inst        | weight_buf_0_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_0_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_0_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_0_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_0_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_1_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_1_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_1_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_1_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_2_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_2_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_2_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_2_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_3_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_3_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_3_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_3_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_4_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_4_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_4_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_4_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_5_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_5_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_5_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_5_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_6_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_6_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_6_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_6_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_7_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_7_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_7_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_7_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_8_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_8_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_8_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_8_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_9_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_9_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_9_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_9_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_10_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_10_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_10_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_10_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_11_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_11_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_11_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_11_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_12_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_12_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_12_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_12_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_13_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_13_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_13_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_13_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_14_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_14_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_14_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_14_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_15_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_15_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_16_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_16_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_16_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_16_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_17_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_17_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_17_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_17_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_18_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_18_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_18_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_18_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_19_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_19_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_19_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_19_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_20_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_20_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_20_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_20_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_21_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_21_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_21_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_21_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_22_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_22_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_22_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_22_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_23_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_23_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_23_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_23_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_24_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_24_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_24_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_24_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_25_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_25_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_25_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_25_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_26_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_26_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_26_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_26_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_27_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_27_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_27_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_27_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_28_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_28_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_28_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_28_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_29_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_29_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_29_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_29_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_30_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_30_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_30_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_30_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_31_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_31_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_31_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_31_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | out_buf_V_U/mmult_hw_out_buf_V_ram_U/ram_reg           | User Attribute | 128 x 4              | RAM128X1D x 4   | 
|inst        | weight_buf_23_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_23_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_22_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_22_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_22_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_22_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_21_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_21_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_21_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_21_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_20_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_20_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_20_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_20_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_19_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_19_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_19_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_19_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_18_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_18_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_18_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_18_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_17_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_17_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_17_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_17_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_16_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_16_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_16_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_16_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_15_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_27_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_15_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_15_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_15_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_15_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_15_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_14_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_14_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_14_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_14_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_13_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_13_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_13_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_13_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_12_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_12_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_12_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_12_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_11_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_11_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_11_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_11_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_10_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_10_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_10_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_10_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_9_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_9_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_9_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_9_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_8_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_8_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_8_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_8_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_7_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_7_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_7_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_7_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_6_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_6_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_6_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_6_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_5_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_5_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_5_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_5_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_4_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_4_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_4_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_4_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_3_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_3_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_3_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_3_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_2_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_2_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_2_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_2_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_1_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_1_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_1_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_1_0_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_0_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_0_4_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_0_2_V_U/mmult_hw_weight_bekP_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_23_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_29_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_29_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_28_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_28_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_28_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_28_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_27_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_30_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_27_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_27_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_26_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_26_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_26_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_26_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_25_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_25_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_25_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_25_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_24_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_24_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_24_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_24_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_23_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_29_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_30_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_31_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_30_3_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_30_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_29_7_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_31_1_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_31_6_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst        | weight_buf_31_5_V_U/mmult_hw_weight_bekP_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8    | 
+------------+--------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 17     | -      | 18     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw_mul_8s_8isb_Mul3S_0 | (A2*B2)'    | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|mmult_hw                     | (C+A2*B2)'  | 9      | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1688.715 ; gain = 588.473 ; free physical = 2460 ; free virtual = 5608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1752.855 ; gain = 652.613 ; free physical = 2662 ; free virtual = 5812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i5_reg_11467_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (i5_reg_11467_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (i5_reg_11467_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (tmp_257_reg_28686_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (tmp_257_reg_28686_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (tmp_257_reg_28686_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_19249_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_19249_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_19249_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_1_reg_11289_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_1_reg_11289_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_1_reg_11289_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_2_reg_28677_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_2_reg_28677_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_2_reg_28677_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_2_reg_28677_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_reg_11357_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_reg_11357_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_reg_11357_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (os_idx_reg_11357_reg[0]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_4_reg_20620_reg[10]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_4_reg_20620_reg[9]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_4_reg_20620_reg[7]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_4_reg_20620_reg[5]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_4_reg_20620_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_4_reg_20620_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_4_reg_20620_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_3_reg_11345_reg[10]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_3_reg_11345_reg[9]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_3_reg_11345_reg[7]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_3_reg_11345_reg[5]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_3_reg_11345_reg[4]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_3_reg_11345_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_3_reg_11345_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv940_in_reg_11381_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (indvars_iv940_in_reg_11381_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_6_reg_20634_reg[3]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (is_idx_6_reg_20634_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (i_4_reg_28716_reg[2]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (i_4_reg_28716_reg[1]) is unused and will be removed from module mmult_hw.
WARNING: [Synth 8-3332] Sequential element (i_4_reg_28716_reg[0]) is unused and will be removed from module mmult_hw.
INFO: [Synth 8-4480] The timing for the instance inst/offset_buf_V_U/mmult_hw_offset_bbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_0_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_0_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_0_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_1_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_1_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_1_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_1_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_2_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_2_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_2_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_2_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_3_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_3_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_3_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_3_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_4_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_4_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_4_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_4_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_5_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_5_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_5_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_5_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_6_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_6_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_6_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_6_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_7_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_7_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_7_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_7_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_8_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_8_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_8_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_8_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_9_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_9_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_9_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_9_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_10_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_10_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_10_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_10_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_11_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_11_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_11_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_11_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_12_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_12_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_12_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_12_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_13_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_13_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_13_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_13_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_14_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_14_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_14_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_14_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_15_0_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_15_2_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_15_4_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_15_5_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_15_6_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_15_7_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_16_1_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_16_3_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_16_5_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_16_7_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_17_1_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_17_3_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_17_5_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_17_7_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_18_1_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_18_3_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_18_5_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_18_7_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_19_1_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_19_3_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_19_5_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_19_7_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_20_1_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_20_3_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_20_5_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_20_7_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_21_1_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_21_3_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_21_5_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_21_7_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_22_1_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_22_3_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_22_5_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_22_7_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_23_1_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_23_3_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_23_5_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_23_7_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_24_1_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_buf_24_3_V_U/mmult_hw_in_buf_0cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 1834.668 ; gain = 734.426 ; free physical = 2247 ; free virtual = 5397
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 1834.668 ; gain = 734.426 ; free physical = 2168 ; free virtual = 5318
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 1834.668 ; gain = 734.426 ; free physical = 2158 ; free virtual = 5308
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1834.668 ; gain = 734.426 ; free physical = 2042 ; free virtual = 5192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1834.668 ; gain = 734.426 ; free physical = 2041 ; free virtual = 5191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1834.668 ; gain = 734.426 ; free physical = 2001 ; free virtual = 5151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1834.668 ; gain = 734.426 ; free physical = 1991 ; free virtual = 5141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mmult_hw    | ap_reg_pp3_iter12_tmp_14_mid2_reg_21966_reg[6] | 10     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|mmult_hw    | ap_reg_pp3_iter9_ifzero_reg_23137_reg[0]       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mmult_hw    | ap_reg_pp3_iter7_j3_mid2_reg_21947_reg[3]      | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mmult_hw    | ap_enable_reg_pp3_iter9_reg                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  1201|
|2     |DSP48E1   |    36|
|3     |DSP48E1_1 |    91|
|4     |DSP48E1_2 |    93|
|5     |LUT1      |   129|
|6     |LUT2      |  3102|
|7     |LUT3      |   820|
|8     |LUT4      |  1155|
|9     |LUT5      |  2914|
|10    |LUT6      |  1885|
|11    |MUXF7     |    32|
|12    |RAM128X1D |     4|
|13    |RAM16X1S  |  2048|
|14    |RAMB18E1  |   256|
|15    |RAMB36E1  |     1|
|16    |SRL16E    |    13|
|17    |FDRE      |  4206|
|18    |FDSE      |    11|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------------+------+
|      |Instance                             |Module                            |Cells |
+------+-------------------------------------+----------------------------------+------+
|1     |top                                  |                                  | 17997|
|2     |  inst                               |mmult_hw                          | 17997|
|3     |    in_buf_0_0_V_U                   |mmult_hw_in_buf_0cud              |     1|
|4     |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1271     |     1|
|5     |    in_buf_0_1_V_U                   |mmult_hw_in_buf_0cud_0            |     1|
|6     |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1270     |     1|
|7     |    in_buf_0_2_V_U                   |mmult_hw_in_buf_0cud_1            |     1|
|8     |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1269     |     1|
|9     |    in_buf_0_3_V_U                   |mmult_hw_in_buf_0cud_2            |     1|
|10    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1268     |     1|
|11    |    in_buf_0_4_V_U                   |mmult_hw_in_buf_0cud_3            |     1|
|12    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1267     |     1|
|13    |    in_buf_0_5_V_U                   |mmult_hw_in_buf_0cud_4            |    10|
|14    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1266     |    10|
|15    |    in_buf_0_6_V_U                   |mmult_hw_in_buf_0cud_5            |     1|
|16    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1265     |     1|
|17    |    in_buf_0_7_V_U                   |mmult_hw_in_buf_0cud_6            |     3|
|18    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1264     |     3|
|19    |    in_buf_10_0_V_U                  |mmult_hw_in_buf_0cud_7            |     1|
|20    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1263     |     1|
|21    |    in_buf_10_1_V_U                  |mmult_hw_in_buf_0cud_8            |     1|
|22    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1262     |     1|
|23    |    in_buf_10_2_V_U                  |mmult_hw_in_buf_0cud_9            |     1|
|24    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1261     |     1|
|25    |    in_buf_10_3_V_U                  |mmult_hw_in_buf_0cud_10           |     1|
|26    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1260     |     1|
|27    |    in_buf_10_4_V_U                  |mmult_hw_in_buf_0cud_11           |     1|
|28    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1259     |     1|
|29    |    in_buf_10_5_V_U                  |mmult_hw_in_buf_0cud_12           |     1|
|30    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1258     |     1|
|31    |    in_buf_10_6_V_U                  |mmult_hw_in_buf_0cud_13           |     1|
|32    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1257     |     1|
|33    |    in_buf_10_7_V_U                  |mmult_hw_in_buf_0cud_14           |     3|
|34    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1256     |     3|
|35    |    in_buf_11_0_V_U                  |mmult_hw_in_buf_0cud_15           |     1|
|36    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1255     |     1|
|37    |    in_buf_11_1_V_U                  |mmult_hw_in_buf_0cud_16           |     1|
|38    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1254     |     1|
|39    |    in_buf_11_2_V_U                  |mmult_hw_in_buf_0cud_17           |     1|
|40    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1253     |     1|
|41    |    in_buf_11_3_V_U                  |mmult_hw_in_buf_0cud_18           |     1|
|42    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1252     |     1|
|43    |    in_buf_11_4_V_U                  |mmult_hw_in_buf_0cud_19           |     1|
|44    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1251     |     1|
|45    |    in_buf_11_5_V_U                  |mmult_hw_in_buf_0cud_20           |     1|
|46    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1250     |     1|
|47    |    in_buf_11_6_V_U                  |mmult_hw_in_buf_0cud_21           |     1|
|48    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1249     |     1|
|49    |    in_buf_11_7_V_U                  |mmult_hw_in_buf_0cud_22           |     3|
|50    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1248     |     3|
|51    |    in_buf_12_0_V_U                  |mmult_hw_in_buf_0cud_23           |     1|
|52    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1247     |     1|
|53    |    in_buf_12_1_V_U                  |mmult_hw_in_buf_0cud_24           |     1|
|54    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1246     |     1|
|55    |    in_buf_12_2_V_U                  |mmult_hw_in_buf_0cud_25           |     1|
|56    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1245     |     1|
|57    |    in_buf_12_3_V_U                  |mmult_hw_in_buf_0cud_26           |     1|
|58    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1244     |     1|
|59    |    in_buf_12_4_V_U                  |mmult_hw_in_buf_0cud_27           |     1|
|60    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1243     |     1|
|61    |    in_buf_12_5_V_U                  |mmult_hw_in_buf_0cud_28           |     1|
|62    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1242     |     1|
|63    |    in_buf_12_6_V_U                  |mmult_hw_in_buf_0cud_29           |     1|
|64    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1241     |     1|
|65    |    in_buf_12_7_V_U                  |mmult_hw_in_buf_0cud_30           |     3|
|66    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1240     |     3|
|67    |    in_buf_13_0_V_U                  |mmult_hw_in_buf_0cud_31           |     1|
|68    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1239     |     1|
|69    |    in_buf_13_1_V_U                  |mmult_hw_in_buf_0cud_32           |     1|
|70    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1238     |     1|
|71    |    in_buf_13_2_V_U                  |mmult_hw_in_buf_0cud_33           |     1|
|72    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1237     |     1|
|73    |    in_buf_13_3_V_U                  |mmult_hw_in_buf_0cud_34           |     1|
|74    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1236     |     1|
|75    |    in_buf_13_4_V_U                  |mmult_hw_in_buf_0cud_35           |     1|
|76    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1235     |     1|
|77    |    in_buf_13_5_V_U                  |mmult_hw_in_buf_0cud_36           |     1|
|78    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1234     |     1|
|79    |    in_buf_13_6_V_U                  |mmult_hw_in_buf_0cud_37           |     1|
|80    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1233     |     1|
|81    |    in_buf_13_7_V_U                  |mmult_hw_in_buf_0cud_38           |     3|
|82    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1232     |     3|
|83    |    in_buf_14_0_V_U                  |mmult_hw_in_buf_0cud_39           |     1|
|84    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1231     |     1|
|85    |    in_buf_14_1_V_U                  |mmult_hw_in_buf_0cud_40           |     1|
|86    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1230     |     1|
|87    |    in_buf_14_2_V_U                  |mmult_hw_in_buf_0cud_41           |     1|
|88    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1229     |     1|
|89    |    in_buf_14_3_V_U                  |mmult_hw_in_buf_0cud_42           |     1|
|90    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1228     |     1|
|91    |    in_buf_14_4_V_U                  |mmult_hw_in_buf_0cud_43           |     1|
|92    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1227     |     1|
|93    |    in_buf_14_5_V_U                  |mmult_hw_in_buf_0cud_44           |     1|
|94    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1226     |     1|
|95    |    in_buf_14_6_V_U                  |mmult_hw_in_buf_0cud_45           |     1|
|96    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1225     |     1|
|97    |    in_buf_14_7_V_U                  |mmult_hw_in_buf_0cud_46           |     3|
|98    |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1224     |     3|
|99    |    in_buf_15_0_V_U                  |mmult_hw_in_buf_0cud_47           |     1|
|100   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1223     |     1|
|101   |    in_buf_15_1_V_U                  |mmult_hw_in_buf_0cud_48           |     1|
|102   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1222     |     1|
|103   |    in_buf_15_2_V_U                  |mmult_hw_in_buf_0cud_49           |     1|
|104   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1221     |     1|
|105   |    in_buf_15_3_V_U                  |mmult_hw_in_buf_0cud_50           |    10|
|106   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1220     |    10|
|107   |    in_buf_15_4_V_U                  |mmult_hw_in_buf_0cud_51           |     1|
|108   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1219     |     1|
|109   |    in_buf_15_5_V_U                  |mmult_hw_in_buf_0cud_52           |     9|
|110   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1218     |     9|
|111   |    in_buf_15_6_V_U                  |mmult_hw_in_buf_0cud_53           |     1|
|112   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1217     |     1|
|113   |    in_buf_15_7_V_U                  |mmult_hw_in_buf_0cud_54           |     3|
|114   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1216     |     3|
|115   |    in_buf_16_0_V_U                  |mmult_hw_in_buf_0cud_55           |     1|
|116   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1215     |     1|
|117   |    in_buf_16_1_V_U                  |mmult_hw_in_buf_0cud_56           |     1|
|118   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1214     |     1|
|119   |    in_buf_16_2_V_U                  |mmult_hw_in_buf_0cud_57           |     1|
|120   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1213     |     1|
|121   |    in_buf_16_3_V_U                  |mmult_hw_in_buf_0cud_58           |     1|
|122   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1212     |     1|
|123   |    in_buf_16_4_V_U                  |mmult_hw_in_buf_0cud_59           |     1|
|124   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1211     |     1|
|125   |    in_buf_16_5_V_U                  |mmult_hw_in_buf_0cud_60           |     1|
|126   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1210     |     1|
|127   |    in_buf_16_6_V_U                  |mmult_hw_in_buf_0cud_61           |     1|
|128   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1209     |     1|
|129   |    in_buf_16_7_V_U                  |mmult_hw_in_buf_0cud_62           |     3|
|130   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1208     |     3|
|131   |    in_buf_17_0_V_U                  |mmult_hw_in_buf_0cud_63           |     1|
|132   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1207     |     1|
|133   |    in_buf_17_1_V_U                  |mmult_hw_in_buf_0cud_64           |     1|
|134   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1206     |     1|
|135   |    in_buf_17_2_V_U                  |mmult_hw_in_buf_0cud_65           |     1|
|136   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1205     |     1|
|137   |    in_buf_17_3_V_U                  |mmult_hw_in_buf_0cud_66           |     9|
|138   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1204     |     9|
|139   |    in_buf_17_4_V_U                  |mmult_hw_in_buf_0cud_67           |     1|
|140   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1203     |     1|
|141   |    in_buf_17_5_V_U                  |mmult_hw_in_buf_0cud_68           |     1|
|142   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1202     |     1|
|143   |    in_buf_17_6_V_U                  |mmult_hw_in_buf_0cud_69           |     1|
|144   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1201     |     1|
|145   |    in_buf_17_7_V_U                  |mmult_hw_in_buf_0cud_70           |     3|
|146   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1200     |     3|
|147   |    in_buf_18_0_V_U                  |mmult_hw_in_buf_0cud_71           |     1|
|148   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1199     |     1|
|149   |    in_buf_18_1_V_U                  |mmult_hw_in_buf_0cud_72           |     1|
|150   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1198     |     1|
|151   |    in_buf_18_2_V_U                  |mmult_hw_in_buf_0cud_73           |     1|
|152   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1197     |     1|
|153   |    in_buf_18_3_V_U                  |mmult_hw_in_buf_0cud_74           |     1|
|154   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1196     |     1|
|155   |    in_buf_18_4_V_U                  |mmult_hw_in_buf_0cud_75           |     1|
|156   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1195     |     1|
|157   |    in_buf_18_5_V_U                  |mmult_hw_in_buf_0cud_76           |     1|
|158   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1194     |     1|
|159   |    in_buf_18_6_V_U                  |mmult_hw_in_buf_0cud_77           |     1|
|160   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1193     |     1|
|161   |    in_buf_18_7_V_U                  |mmult_hw_in_buf_0cud_78           |     3|
|162   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1192     |     3|
|163   |    in_buf_19_0_V_U                  |mmult_hw_in_buf_0cud_79           |     1|
|164   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1191     |     1|
|165   |    in_buf_19_1_V_U                  |mmult_hw_in_buf_0cud_80           |     1|
|166   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1190     |     1|
|167   |    in_buf_19_2_V_U                  |mmult_hw_in_buf_0cud_81           |     1|
|168   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1189     |     1|
|169   |    in_buf_19_3_V_U                  |mmult_hw_in_buf_0cud_82           |     1|
|170   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1188     |     1|
|171   |    in_buf_19_4_V_U                  |mmult_hw_in_buf_0cud_83           |     1|
|172   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1187     |     1|
|173   |    in_buf_19_5_V_U                  |mmult_hw_in_buf_0cud_84           |     1|
|174   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1186     |     1|
|175   |    in_buf_19_6_V_U                  |mmult_hw_in_buf_0cud_85           |     1|
|176   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1185     |     1|
|177   |    in_buf_19_7_V_U                  |mmult_hw_in_buf_0cud_86           |     3|
|178   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1184     |     3|
|179   |    in_buf_1_0_V_U                   |mmult_hw_in_buf_0cud_87           |     1|
|180   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1183     |     1|
|181   |    in_buf_1_1_V_U                   |mmult_hw_in_buf_0cud_88           |     1|
|182   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1182     |     1|
|183   |    in_buf_1_2_V_U                   |mmult_hw_in_buf_0cud_89           |     1|
|184   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1181     |     1|
|185   |    in_buf_1_3_V_U                   |mmult_hw_in_buf_0cud_90           |     1|
|186   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1180     |     1|
|187   |    in_buf_1_4_V_U                   |mmult_hw_in_buf_0cud_91           |     1|
|188   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1179     |     1|
|189   |    in_buf_1_5_V_U                   |mmult_hw_in_buf_0cud_92           |     1|
|190   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1178     |     1|
|191   |    in_buf_1_6_V_U                   |mmult_hw_in_buf_0cud_93           |     9|
|192   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1177     |     9|
|193   |    in_buf_1_7_V_U                   |mmult_hw_in_buf_0cud_94           |     3|
|194   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1176     |     3|
|195   |    in_buf_20_0_V_U                  |mmult_hw_in_buf_0cud_95           |     1|
|196   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1175     |     1|
|197   |    in_buf_20_1_V_U                  |mmult_hw_in_buf_0cud_96           |     1|
|198   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1174     |     1|
|199   |    in_buf_20_2_V_U                  |mmult_hw_in_buf_0cud_97           |     1|
|200   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1173     |     1|
|201   |    in_buf_20_3_V_U                  |mmult_hw_in_buf_0cud_98           |     1|
|202   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1172     |     1|
|203   |    in_buf_20_4_V_U                  |mmult_hw_in_buf_0cud_99           |     1|
|204   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1171     |     1|
|205   |    in_buf_20_5_V_U                  |mmult_hw_in_buf_0cud_100          |     1|
|206   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1170     |     1|
|207   |    in_buf_20_6_V_U                  |mmult_hw_in_buf_0cud_101          |     1|
|208   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1169     |     1|
|209   |    in_buf_20_7_V_U                  |mmult_hw_in_buf_0cud_102          |     3|
|210   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1168     |     3|
|211   |    in_buf_21_0_V_U                  |mmult_hw_in_buf_0cud_103          |     1|
|212   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1167     |     1|
|213   |    in_buf_21_1_V_U                  |mmult_hw_in_buf_0cud_104          |     1|
|214   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1166     |     1|
|215   |    in_buf_21_2_V_U                  |mmult_hw_in_buf_0cud_105          |     1|
|216   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1165     |     1|
|217   |    in_buf_21_3_V_U                  |mmult_hw_in_buf_0cud_106          |     1|
|218   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1164     |     1|
|219   |    in_buf_21_4_V_U                  |mmult_hw_in_buf_0cud_107          |     1|
|220   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1163     |     1|
|221   |    in_buf_21_5_V_U                  |mmult_hw_in_buf_0cud_108          |     1|
|222   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1162     |     1|
|223   |    in_buf_21_6_V_U                  |mmult_hw_in_buf_0cud_109          |     1|
|224   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1161     |     1|
|225   |    in_buf_21_7_V_U                  |mmult_hw_in_buf_0cud_110          |     2|
|226   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1160     |     2|
|227   |    in_buf_22_0_V_U                  |mmult_hw_in_buf_0cud_111          |     1|
|228   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1159     |     1|
|229   |    in_buf_22_1_V_U                  |mmult_hw_in_buf_0cud_112          |     1|
|230   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1158     |     1|
|231   |    in_buf_22_2_V_U                  |mmult_hw_in_buf_0cud_113          |     1|
|232   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1157     |     1|
|233   |    in_buf_22_3_V_U                  |mmult_hw_in_buf_0cud_114          |     1|
|234   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1156     |     1|
|235   |    in_buf_22_4_V_U                  |mmult_hw_in_buf_0cud_115          |     1|
|236   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1155     |     1|
|237   |    in_buf_22_5_V_U                  |mmult_hw_in_buf_0cud_116          |     1|
|238   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1154     |     1|
|239   |    in_buf_22_6_V_U                  |mmult_hw_in_buf_0cud_117          |     1|
|240   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1153     |     1|
|241   |    in_buf_22_7_V_U                  |mmult_hw_in_buf_0cud_118          |     2|
|242   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1152     |     2|
|243   |    in_buf_23_0_V_U                  |mmult_hw_in_buf_0cud_119          |     1|
|244   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1151     |     1|
|245   |    in_buf_23_1_V_U                  |mmult_hw_in_buf_0cud_120          |     1|
|246   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1150     |     1|
|247   |    in_buf_23_2_V_U                  |mmult_hw_in_buf_0cud_121          |     1|
|248   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1149     |     1|
|249   |    in_buf_23_3_V_U                  |mmult_hw_in_buf_0cud_122          |     1|
|250   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1148     |     1|
|251   |    in_buf_23_4_V_U                  |mmult_hw_in_buf_0cud_123          |     1|
|252   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1147     |     1|
|253   |    in_buf_23_5_V_U                  |mmult_hw_in_buf_0cud_124          |     1|
|254   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1146     |     1|
|255   |    in_buf_23_6_V_U                  |mmult_hw_in_buf_0cud_125          |     1|
|256   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1145     |     1|
|257   |    in_buf_23_7_V_U                  |mmult_hw_in_buf_0cud_126          |     2|
|258   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1144     |     2|
|259   |    in_buf_24_0_V_U                  |mmult_hw_in_buf_0cud_127          |     1|
|260   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1143     |     1|
|261   |    in_buf_24_1_V_U                  |mmult_hw_in_buf_0cud_128          |     1|
|262   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1142     |     1|
|263   |    in_buf_24_2_V_U                  |mmult_hw_in_buf_0cud_129          |     1|
|264   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1141     |     1|
|265   |    in_buf_24_3_V_U                  |mmult_hw_in_buf_0cud_130          |     1|
|266   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1140     |     1|
|267   |    in_buf_24_4_V_U                  |mmult_hw_in_buf_0cud_131          |     1|
|268   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1139     |     1|
|269   |    in_buf_24_5_V_U                  |mmult_hw_in_buf_0cud_132          |     1|
|270   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1138     |     1|
|271   |    in_buf_24_6_V_U                  |mmult_hw_in_buf_0cud_133          |     1|
|272   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1137     |     1|
|273   |    in_buf_24_7_V_U                  |mmult_hw_in_buf_0cud_134          |     3|
|274   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1136     |     3|
|275   |    in_buf_25_0_V_U                  |mmult_hw_in_buf_0cud_135          |     1|
|276   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1135     |     1|
|277   |    in_buf_25_1_V_U                  |mmult_hw_in_buf_0cud_136          |     1|
|278   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1134     |     1|
|279   |    in_buf_25_2_V_U                  |mmult_hw_in_buf_0cud_137          |     1|
|280   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1133     |     1|
|281   |    in_buf_25_3_V_U                  |mmult_hw_in_buf_0cud_138          |     1|
|282   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1132     |     1|
|283   |    in_buf_25_4_V_U                  |mmult_hw_in_buf_0cud_139          |     1|
|284   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1131     |     1|
|285   |    in_buf_25_5_V_U                  |mmult_hw_in_buf_0cud_140          |     1|
|286   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1130     |     1|
|287   |    in_buf_25_6_V_U                  |mmult_hw_in_buf_0cud_141          |     1|
|288   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1129     |     1|
|289   |    in_buf_25_7_V_U                  |mmult_hw_in_buf_0cud_142          |     3|
|290   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1128     |     3|
|291   |    in_buf_26_0_V_U                  |mmult_hw_in_buf_0cud_143          |     1|
|292   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1127     |     1|
|293   |    in_buf_26_1_V_U                  |mmult_hw_in_buf_0cud_144          |     1|
|294   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1126     |     1|
|295   |    in_buf_26_2_V_U                  |mmult_hw_in_buf_0cud_145          |     1|
|296   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1125     |     1|
|297   |    in_buf_26_3_V_U                  |mmult_hw_in_buf_0cud_146          |     1|
|298   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1124     |     1|
|299   |    in_buf_26_4_V_U                  |mmult_hw_in_buf_0cud_147          |     1|
|300   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1123     |     1|
|301   |    in_buf_26_5_V_U                  |mmult_hw_in_buf_0cud_148          |     1|
|302   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1122     |     1|
|303   |    in_buf_26_6_V_U                  |mmult_hw_in_buf_0cud_149          |     1|
|304   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1121     |     1|
|305   |    in_buf_26_7_V_U                  |mmult_hw_in_buf_0cud_150          |     3|
|306   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1120     |     3|
|307   |    in_buf_27_0_V_U                  |mmult_hw_in_buf_0cud_151          |     1|
|308   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1119     |     1|
|309   |    in_buf_27_1_V_U                  |mmult_hw_in_buf_0cud_152          |     1|
|310   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1118     |     1|
|311   |    in_buf_27_2_V_U                  |mmult_hw_in_buf_0cud_153          |     1|
|312   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1117     |     1|
|313   |    in_buf_27_3_V_U                  |mmult_hw_in_buf_0cud_154          |     1|
|314   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1116     |     1|
|315   |    in_buf_27_4_V_U                  |mmult_hw_in_buf_0cud_155          |     1|
|316   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1115     |     1|
|317   |    in_buf_27_5_V_U                  |mmult_hw_in_buf_0cud_156          |     1|
|318   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1114     |     1|
|319   |    in_buf_27_6_V_U                  |mmult_hw_in_buf_0cud_157          |     1|
|320   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1113     |     1|
|321   |    in_buf_27_7_V_U                  |mmult_hw_in_buf_0cud_158          |     3|
|322   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1112     |     3|
|323   |    in_buf_28_0_V_U                  |mmult_hw_in_buf_0cud_159          |     1|
|324   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1111     |     1|
|325   |    in_buf_28_1_V_U                  |mmult_hw_in_buf_0cud_160          |     1|
|326   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1110     |     1|
|327   |    in_buf_28_2_V_U                  |mmult_hw_in_buf_0cud_161          |     1|
|328   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1109     |     1|
|329   |    in_buf_28_3_V_U                  |mmult_hw_in_buf_0cud_162          |     1|
|330   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1108     |     1|
|331   |    in_buf_28_4_V_U                  |mmult_hw_in_buf_0cud_163          |     1|
|332   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1107     |     1|
|333   |    in_buf_28_5_V_U                  |mmult_hw_in_buf_0cud_164          |     1|
|334   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1106     |     1|
|335   |    in_buf_28_6_V_U                  |mmult_hw_in_buf_0cud_165          |     1|
|336   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1105     |     1|
|337   |    in_buf_28_7_V_U                  |mmult_hw_in_buf_0cud_166          |     3|
|338   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1104     |     3|
|339   |    in_buf_29_0_V_U                  |mmult_hw_in_buf_0cud_167          |     1|
|340   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1103     |     1|
|341   |    in_buf_29_1_V_U                  |mmult_hw_in_buf_0cud_168          |     1|
|342   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1102     |     1|
|343   |    in_buf_29_2_V_U                  |mmult_hw_in_buf_0cud_169          |     1|
|344   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1101     |     1|
|345   |    in_buf_29_3_V_U                  |mmult_hw_in_buf_0cud_170          |     1|
|346   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1100     |     1|
|347   |    in_buf_29_4_V_U                  |mmult_hw_in_buf_0cud_171          |     1|
|348   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1099     |     1|
|349   |    in_buf_29_5_V_U                  |mmult_hw_in_buf_0cud_172          |     1|
|350   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1098     |     1|
|351   |    in_buf_29_6_V_U                  |mmult_hw_in_buf_0cud_173          |     1|
|352   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1097     |     1|
|353   |    in_buf_29_7_V_U                  |mmult_hw_in_buf_0cud_174          |     3|
|354   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1096     |     3|
|355   |    in_buf_2_0_V_U                   |mmult_hw_in_buf_0cud_175          |     1|
|356   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1095     |     1|
|357   |    in_buf_2_1_V_U                   |mmult_hw_in_buf_0cud_176          |     1|
|358   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1094     |     1|
|359   |    in_buf_2_2_V_U                   |mmult_hw_in_buf_0cud_177          |     1|
|360   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1093     |     1|
|361   |    in_buf_2_3_V_U                   |mmult_hw_in_buf_0cud_178          |     1|
|362   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1092     |     1|
|363   |    in_buf_2_4_V_U                   |mmult_hw_in_buf_0cud_179          |     1|
|364   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1091     |     1|
|365   |    in_buf_2_5_V_U                   |mmult_hw_in_buf_0cud_180          |     1|
|366   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1090     |     1|
|367   |    in_buf_2_6_V_U                   |mmult_hw_in_buf_0cud_181          |     1|
|368   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1089     |     1|
|369   |    in_buf_2_7_V_U                   |mmult_hw_in_buf_0cud_182          |     3|
|370   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1088     |     3|
|371   |    in_buf_30_0_V_U                  |mmult_hw_in_buf_0cud_183          |     1|
|372   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1087     |     1|
|373   |    in_buf_30_1_V_U                  |mmult_hw_in_buf_0cud_184          |     1|
|374   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1086     |     1|
|375   |    in_buf_30_2_V_U                  |mmult_hw_in_buf_0cud_185          |     1|
|376   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1085     |     1|
|377   |    in_buf_30_3_V_U                  |mmult_hw_in_buf_0cud_186          |     1|
|378   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1084     |     1|
|379   |    in_buf_30_4_V_U                  |mmult_hw_in_buf_0cud_187          |     1|
|380   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1083     |     1|
|381   |    in_buf_30_5_V_U                  |mmult_hw_in_buf_0cud_188          |     1|
|382   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1082     |     1|
|383   |    in_buf_30_6_V_U                  |mmult_hw_in_buf_0cud_189          |     1|
|384   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1081     |     1|
|385   |    in_buf_30_7_V_U                  |mmult_hw_in_buf_0cud_190          |     3|
|386   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1080     |     3|
|387   |    in_buf_31_0_V_U                  |mmult_hw_in_buf_0cud_191          |     1|
|388   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1079     |     1|
|389   |    in_buf_31_1_V_U                  |mmult_hw_in_buf_0cud_192          |     1|
|390   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1078     |     1|
|391   |    in_buf_31_2_V_U                  |mmult_hw_in_buf_0cud_193          |     1|
|392   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1077     |     1|
|393   |    in_buf_31_3_V_U                  |mmult_hw_in_buf_0cud_194          |     1|
|394   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1076     |     1|
|395   |    in_buf_31_4_V_U                  |mmult_hw_in_buf_0cud_195          |    10|
|396   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1075     |    10|
|397   |    in_buf_31_5_V_U                  |mmult_hw_in_buf_0cud_196          |     1|
|398   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1074     |     1|
|399   |    in_buf_31_6_V_U                  |mmult_hw_in_buf_0cud_197          |     9|
|400   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1073     |     9|
|401   |    in_buf_31_7_V_U                  |mmult_hw_in_buf_0cud_198          |    31|
|402   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1072     |    31|
|403   |    in_buf_3_0_V_U                   |mmult_hw_in_buf_0cud_199          |     1|
|404   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1071     |     1|
|405   |    in_buf_3_1_V_U                   |mmult_hw_in_buf_0cud_200          |     1|
|406   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1070     |     1|
|407   |    in_buf_3_2_V_U                   |mmult_hw_in_buf_0cud_201          |     1|
|408   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1069     |     1|
|409   |    in_buf_3_3_V_U                   |mmult_hw_in_buf_0cud_202          |     1|
|410   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1068     |     1|
|411   |    in_buf_3_4_V_U                   |mmult_hw_in_buf_0cud_203          |     1|
|412   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1067     |     1|
|413   |    in_buf_3_5_V_U                   |mmult_hw_in_buf_0cud_204          |     1|
|414   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1066     |     1|
|415   |    in_buf_3_6_V_U                   |mmult_hw_in_buf_0cud_205          |     1|
|416   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1065     |     1|
|417   |    in_buf_3_7_V_U                   |mmult_hw_in_buf_0cud_206          |     3|
|418   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1064     |     3|
|419   |    in_buf_4_0_V_U                   |mmult_hw_in_buf_0cud_207          |     1|
|420   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1063     |     1|
|421   |    in_buf_4_1_V_U                   |mmult_hw_in_buf_0cud_208          |     1|
|422   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1062     |     1|
|423   |    in_buf_4_2_V_U                   |mmult_hw_in_buf_0cud_209          |     1|
|424   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1061     |     1|
|425   |    in_buf_4_3_V_U                   |mmult_hw_in_buf_0cud_210          |     1|
|426   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1060     |     1|
|427   |    in_buf_4_4_V_U                   |mmult_hw_in_buf_0cud_211          |     1|
|428   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1059     |     1|
|429   |    in_buf_4_5_V_U                   |mmult_hw_in_buf_0cud_212          |     1|
|430   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1058     |     1|
|431   |    in_buf_4_6_V_U                   |mmult_hw_in_buf_0cud_213          |     1|
|432   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1057     |     1|
|433   |    in_buf_4_7_V_U                   |mmult_hw_in_buf_0cud_214          |     4|
|434   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1056     |     4|
|435   |    in_buf_5_0_V_U                   |mmult_hw_in_buf_0cud_215          |     1|
|436   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1055     |     1|
|437   |    in_buf_5_1_V_U                   |mmult_hw_in_buf_0cud_216          |     1|
|438   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1054     |     1|
|439   |    in_buf_5_2_V_U                   |mmult_hw_in_buf_0cud_217          |     1|
|440   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1053     |     1|
|441   |    in_buf_5_3_V_U                   |mmult_hw_in_buf_0cud_218          |     1|
|442   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1052     |     1|
|443   |    in_buf_5_4_V_U                   |mmult_hw_in_buf_0cud_219          |     1|
|444   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1051     |     1|
|445   |    in_buf_5_5_V_U                   |mmult_hw_in_buf_0cud_220          |     1|
|446   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1050     |     1|
|447   |    in_buf_5_6_V_U                   |mmult_hw_in_buf_0cud_221          |     1|
|448   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1049     |     1|
|449   |    in_buf_5_7_V_U                   |mmult_hw_in_buf_0cud_222          |     2|
|450   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1048     |     2|
|451   |    in_buf_6_0_V_U                   |mmult_hw_in_buf_0cud_223          |     1|
|452   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1047     |     1|
|453   |    in_buf_6_1_V_U                   |mmult_hw_in_buf_0cud_224          |     1|
|454   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1046     |     1|
|455   |    in_buf_6_2_V_U                   |mmult_hw_in_buf_0cud_225          |     1|
|456   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1045     |     1|
|457   |    in_buf_6_3_V_U                   |mmult_hw_in_buf_0cud_226          |     1|
|458   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1044     |     1|
|459   |    in_buf_6_4_V_U                   |mmult_hw_in_buf_0cud_227          |     1|
|460   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1043     |     1|
|461   |    in_buf_6_5_V_U                   |mmult_hw_in_buf_0cud_228          |     1|
|462   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1042     |     1|
|463   |    in_buf_6_6_V_U                   |mmult_hw_in_buf_0cud_229          |     1|
|464   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1041     |     1|
|465   |    in_buf_6_7_V_U                   |mmult_hw_in_buf_0cud_230          |     2|
|466   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1040     |     2|
|467   |    in_buf_7_0_V_U                   |mmult_hw_in_buf_0cud_231          |     1|
|468   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1039     |     1|
|469   |    in_buf_7_1_V_U                   |mmult_hw_in_buf_0cud_232          |     1|
|470   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1038     |     1|
|471   |    in_buf_7_2_V_U                   |mmult_hw_in_buf_0cud_233          |     1|
|472   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1037     |     1|
|473   |    in_buf_7_3_V_U                   |mmult_hw_in_buf_0cud_234          |     1|
|474   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1036     |     1|
|475   |    in_buf_7_4_V_U                   |mmult_hw_in_buf_0cud_235          |     1|
|476   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1035     |     1|
|477   |    in_buf_7_5_V_U                   |mmult_hw_in_buf_0cud_236          |    10|
|478   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1034     |    10|
|479   |    in_buf_7_6_V_U                   |mmult_hw_in_buf_0cud_237          |     1|
|480   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1033     |     1|
|481   |    in_buf_7_7_V_U                   |mmult_hw_in_buf_0cud_238          |     2|
|482   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1032     |     2|
|483   |    in_buf_8_0_V_U                   |mmult_hw_in_buf_0cud_239          |     1|
|484   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1031     |     1|
|485   |    in_buf_8_1_V_U                   |mmult_hw_in_buf_0cud_240          |     1|
|486   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1030     |     1|
|487   |    in_buf_8_2_V_U                   |mmult_hw_in_buf_0cud_241          |     1|
|488   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1029     |     1|
|489   |    in_buf_8_3_V_U                   |mmult_hw_in_buf_0cud_242          |     1|
|490   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1028     |     1|
|491   |    in_buf_8_4_V_U                   |mmult_hw_in_buf_0cud_243          |     1|
|492   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1027     |     1|
|493   |    in_buf_8_5_V_U                   |mmult_hw_in_buf_0cud_244          |     1|
|494   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1026     |     1|
|495   |    in_buf_8_6_V_U                   |mmult_hw_in_buf_0cud_245          |     1|
|496   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1025     |     1|
|497   |    in_buf_8_7_V_U                   |mmult_hw_in_buf_0cud_246          |     3|
|498   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1024     |     3|
|499   |    in_buf_9_0_V_U                   |mmult_hw_in_buf_0cud_247          |     1|
|500   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1023     |     1|
|501   |    in_buf_9_1_V_U                   |mmult_hw_in_buf_0cud_248          |     1|
|502   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1022     |     1|
|503   |    in_buf_9_2_V_U                   |mmult_hw_in_buf_0cud_249          |     1|
|504   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1021     |     1|
|505   |    in_buf_9_3_V_U                   |mmult_hw_in_buf_0cud_250          |     1|
|506   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1020     |     1|
|507   |    in_buf_9_4_V_U                   |mmult_hw_in_buf_0cud_251          |     1|
|508   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1019     |     1|
|509   |    in_buf_9_5_V_U                   |mmult_hw_in_buf_0cud_252          |     1|
|510   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1018     |     1|
|511   |    in_buf_9_6_V_U                   |mmult_hw_in_buf_0cud_253          |     9|
|512   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram_1017     |     9|
|513   |    in_buf_9_7_V_U                   |mmult_hw_in_buf_0cud_254          |     3|
|514   |      mmult_hw_in_buf_0cud_ram_U     |mmult_hw_in_buf_0cud_ram          |     3|
|515   |    mmult_hw_CONTROL_BUS_s_axi_U     |mmult_hw_CONTROL_BUS_s_axi        |    63|
|516   |    mmult_hw_mul_8s_8isb_U1          |mmult_hw_mul_8s_8isb              |     1|
|517   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1016 |     1|
|518   |    mmult_hw_mul_8s_8isb_U10         |mmult_hw_mul_8s_8isb_255          |     1|
|519   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1015 |     1|
|520   |    mmult_hw_mul_8s_8isb_U100        |mmult_hw_mul_8s_8isb_256          |     1|
|521   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1014 |     1|
|522   |    mmult_hw_mul_8s_8isb_U101        |mmult_hw_mul_8s_8isb_257          |     1|
|523   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1013 |     1|
|524   |    mmult_hw_mul_8s_8isb_U102        |mmult_hw_mul_8s_8isb_258          |     1|
|525   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1012 |     1|
|526   |    mmult_hw_mul_8s_8isb_U103        |mmult_hw_mul_8s_8isb_259          |     1|
|527   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1011 |     1|
|528   |    mmult_hw_mul_8s_8isb_U104        |mmult_hw_mul_8s_8isb_260          |     1|
|529   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1010 |     1|
|530   |    mmult_hw_mul_8s_8isb_U105        |mmult_hw_mul_8s_8isb_261          |     1|
|531   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1009 |     1|
|532   |    mmult_hw_mul_8s_8isb_U106        |mmult_hw_mul_8s_8isb_262          |     1|
|533   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1008 |     1|
|534   |    mmult_hw_mul_8s_8isb_U107        |mmult_hw_mul_8s_8isb_263          |     1|
|535   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1007 |     1|
|536   |    mmult_hw_mul_8s_8isb_U108        |mmult_hw_mul_8s_8isb_264          |     1|
|537   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1006 |     1|
|538   |    mmult_hw_mul_8s_8isb_U109        |mmult_hw_mul_8s_8isb_265          |     1|
|539   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1005 |     1|
|540   |    mmult_hw_mul_8s_8isb_U11         |mmult_hw_mul_8s_8isb_266          |     1|
|541   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1004 |     1|
|542   |    mmult_hw_mul_8s_8isb_U110        |mmult_hw_mul_8s_8isb_267          |     1|
|543   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1003 |     1|
|544   |    mmult_hw_mul_8s_8isb_U111        |mmult_hw_mul_8s_8isb_268          |     1|
|545   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1002 |     1|
|546   |    mmult_hw_mul_8s_8isb_U112        |mmult_hw_mul_8s_8isb_269          |     1|
|547   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1001 |     1|
|548   |    mmult_hw_mul_8s_8isb_U113        |mmult_hw_mul_8s_8isb_270          |     1|
|549   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_1000 |     1|
|550   |    mmult_hw_mul_8s_8isb_U114        |mmult_hw_mul_8s_8isb_271          |     1|
|551   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_999  |     1|
|552   |    mmult_hw_mul_8s_8isb_U115        |mmult_hw_mul_8s_8isb_272          |     1|
|553   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_998  |     1|
|554   |    mmult_hw_mul_8s_8isb_U116        |mmult_hw_mul_8s_8isb_273          |     1|
|555   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_997  |     1|
|556   |    mmult_hw_mul_8s_8isb_U117        |mmult_hw_mul_8s_8isb_274          |     1|
|557   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_996  |     1|
|558   |    mmult_hw_mul_8s_8isb_U118        |mmult_hw_mul_8s_8isb_275          |     1|
|559   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_995  |     1|
|560   |    mmult_hw_mul_8s_8isb_U119        |mmult_hw_mul_8s_8isb_276          |     1|
|561   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_994  |     1|
|562   |    mmult_hw_mul_8s_8isb_U12         |mmult_hw_mul_8s_8isb_277          |     1|
|563   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_993  |     1|
|564   |    mmult_hw_mul_8s_8isb_U120        |mmult_hw_mul_8s_8isb_278          |     1|
|565   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_992  |     1|
|566   |    mmult_hw_mul_8s_8isb_U121        |mmult_hw_mul_8s_8isb_279          |     1|
|567   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_991  |     1|
|568   |    mmult_hw_mul_8s_8isb_U122        |mmult_hw_mul_8s_8isb_280          |     1|
|569   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_990  |     1|
|570   |    mmult_hw_mul_8s_8isb_U123        |mmult_hw_mul_8s_8isb_281          |     1|
|571   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_989  |     1|
|572   |    mmult_hw_mul_8s_8isb_U124        |mmult_hw_mul_8s_8isb_282          |     1|
|573   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_988  |     1|
|574   |    mmult_hw_mul_8s_8isb_U125        |mmult_hw_mul_8s_8isb_283          |     1|
|575   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_987  |     1|
|576   |    mmult_hw_mul_8s_8isb_U126        |mmult_hw_mul_8s_8isb_284          |     1|
|577   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_986  |     1|
|578   |    mmult_hw_mul_8s_8isb_U127        |mmult_hw_mul_8s_8isb_285          |     1|
|579   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_985  |     1|
|580   |    mmult_hw_mul_8s_8isb_U13         |mmult_hw_mul_8s_8isb_286          |     1|
|581   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_984  |     1|
|582   |    mmult_hw_mul_8s_8isb_U14         |mmult_hw_mul_8s_8isb_287          |     1|
|583   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_983  |     1|
|584   |    mmult_hw_mul_8s_8isb_U15         |mmult_hw_mul_8s_8isb_288          |     1|
|585   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_982  |     1|
|586   |    mmult_hw_mul_8s_8isb_U16         |mmult_hw_mul_8s_8isb_289          |     1|
|587   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_981  |     1|
|588   |    mmult_hw_mul_8s_8isb_U17         |mmult_hw_mul_8s_8isb_290          |     1|
|589   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_980  |     1|
|590   |    mmult_hw_mul_8s_8isb_U18         |mmult_hw_mul_8s_8isb_291          |     1|
|591   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_979  |     1|
|592   |    mmult_hw_mul_8s_8isb_U19         |mmult_hw_mul_8s_8isb_292          |     1|
|593   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_978  |     1|
|594   |    mmult_hw_mul_8s_8isb_U2          |mmult_hw_mul_8s_8isb_293          |     1|
|595   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_977  |     1|
|596   |    mmult_hw_mul_8s_8isb_U20         |mmult_hw_mul_8s_8isb_294          |     1|
|597   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_976  |     1|
|598   |    mmult_hw_mul_8s_8isb_U21         |mmult_hw_mul_8s_8isb_295          |     1|
|599   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_975  |     1|
|600   |    mmult_hw_mul_8s_8isb_U22         |mmult_hw_mul_8s_8isb_296          |     1|
|601   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_974  |     1|
|602   |    mmult_hw_mul_8s_8isb_U23         |mmult_hw_mul_8s_8isb_297          |     1|
|603   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_973  |     1|
|604   |    mmult_hw_mul_8s_8isb_U24         |mmult_hw_mul_8s_8isb_298          |     1|
|605   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_972  |     1|
|606   |    mmult_hw_mul_8s_8isb_U25         |mmult_hw_mul_8s_8isb_299          |     1|
|607   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_971  |     1|
|608   |    mmult_hw_mul_8s_8isb_U26         |mmult_hw_mul_8s_8isb_300          |     1|
|609   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_970  |     1|
|610   |    mmult_hw_mul_8s_8isb_U27         |mmult_hw_mul_8s_8isb_301          |     1|
|611   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_969  |     1|
|612   |    mmult_hw_mul_8s_8isb_U28         |mmult_hw_mul_8s_8isb_302          |     1|
|613   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_968  |     1|
|614   |    mmult_hw_mul_8s_8isb_U29         |mmult_hw_mul_8s_8isb_303          |     1|
|615   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_967  |     1|
|616   |    mmult_hw_mul_8s_8isb_U3          |mmult_hw_mul_8s_8isb_304          |     1|
|617   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_966  |     1|
|618   |    mmult_hw_mul_8s_8isb_U30         |mmult_hw_mul_8s_8isb_305          |     1|
|619   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_965  |     1|
|620   |    mmult_hw_mul_8s_8isb_U31         |mmult_hw_mul_8s_8isb_306          |     1|
|621   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_964  |     1|
|622   |    mmult_hw_mul_8s_8isb_U32         |mmult_hw_mul_8s_8isb_307          |     1|
|623   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_963  |     1|
|624   |    mmult_hw_mul_8s_8isb_U33         |mmult_hw_mul_8s_8isb_308          |     1|
|625   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_962  |     1|
|626   |    mmult_hw_mul_8s_8isb_U34         |mmult_hw_mul_8s_8isb_309          |     1|
|627   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_961  |     1|
|628   |    mmult_hw_mul_8s_8isb_U35         |mmult_hw_mul_8s_8isb_310          |     1|
|629   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_960  |     1|
|630   |    mmult_hw_mul_8s_8isb_U36         |mmult_hw_mul_8s_8isb_311          |     1|
|631   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_959  |     1|
|632   |    mmult_hw_mul_8s_8isb_U37         |mmult_hw_mul_8s_8isb_312          |     1|
|633   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_958  |     1|
|634   |    mmult_hw_mul_8s_8isb_U38         |mmult_hw_mul_8s_8isb_313          |     1|
|635   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_957  |     1|
|636   |    mmult_hw_mul_8s_8isb_U39         |mmult_hw_mul_8s_8isb_314          |     1|
|637   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_956  |     1|
|638   |    mmult_hw_mul_8s_8isb_U4          |mmult_hw_mul_8s_8isb_315          |     1|
|639   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_955  |     1|
|640   |    mmult_hw_mul_8s_8isb_U40         |mmult_hw_mul_8s_8isb_316          |     1|
|641   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_954  |     1|
|642   |    mmult_hw_mul_8s_8isb_U41         |mmult_hw_mul_8s_8isb_317          |     1|
|643   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_953  |     1|
|644   |    mmult_hw_mul_8s_8isb_U42         |mmult_hw_mul_8s_8isb_318          |     1|
|645   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_952  |     1|
|646   |    mmult_hw_mul_8s_8isb_U43         |mmult_hw_mul_8s_8isb_319          |     1|
|647   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_951  |     1|
|648   |    mmult_hw_mul_8s_8isb_U44         |mmult_hw_mul_8s_8isb_320          |     1|
|649   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_950  |     1|
|650   |    mmult_hw_mul_8s_8isb_U45         |mmult_hw_mul_8s_8isb_321          |     1|
|651   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_949  |     1|
|652   |    mmult_hw_mul_8s_8isb_U46         |mmult_hw_mul_8s_8isb_322          |     1|
|653   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_948  |     1|
|654   |    mmult_hw_mul_8s_8isb_U47         |mmult_hw_mul_8s_8isb_323          |     1|
|655   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_947  |     1|
|656   |    mmult_hw_mul_8s_8isb_U48         |mmult_hw_mul_8s_8isb_324          |     1|
|657   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_946  |     1|
|658   |    mmult_hw_mul_8s_8isb_U49         |mmult_hw_mul_8s_8isb_325          |     1|
|659   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_945  |     1|
|660   |    mmult_hw_mul_8s_8isb_U5          |mmult_hw_mul_8s_8isb_326          |     1|
|661   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_944  |     1|
|662   |    mmult_hw_mul_8s_8isb_U50         |mmult_hw_mul_8s_8isb_327          |     1|
|663   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_943  |     1|
|664   |    mmult_hw_mul_8s_8isb_U51         |mmult_hw_mul_8s_8isb_328          |     1|
|665   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_942  |     1|
|666   |    mmult_hw_mul_8s_8isb_U52         |mmult_hw_mul_8s_8isb_329          |     1|
|667   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_941  |     1|
|668   |    mmult_hw_mul_8s_8isb_U53         |mmult_hw_mul_8s_8isb_330          |     1|
|669   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_940  |     1|
|670   |    mmult_hw_mul_8s_8isb_U54         |mmult_hw_mul_8s_8isb_331          |     1|
|671   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_939  |     1|
|672   |    mmult_hw_mul_8s_8isb_U55         |mmult_hw_mul_8s_8isb_332          |     1|
|673   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_938  |     1|
|674   |    mmult_hw_mul_8s_8isb_U56         |mmult_hw_mul_8s_8isb_333          |     1|
|675   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_937  |     1|
|676   |    mmult_hw_mul_8s_8isb_U57         |mmult_hw_mul_8s_8isb_334          |     1|
|677   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_936  |     1|
|678   |    mmult_hw_mul_8s_8isb_U58         |mmult_hw_mul_8s_8isb_335          |     1|
|679   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_935  |     1|
|680   |    mmult_hw_mul_8s_8isb_U59         |mmult_hw_mul_8s_8isb_336          |     1|
|681   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_934  |     1|
|682   |    mmult_hw_mul_8s_8isb_U6          |mmult_hw_mul_8s_8isb_337          |     1|
|683   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_933  |     1|
|684   |    mmult_hw_mul_8s_8isb_U60         |mmult_hw_mul_8s_8isb_338          |     1|
|685   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_932  |     1|
|686   |    mmult_hw_mul_8s_8isb_U61         |mmult_hw_mul_8s_8isb_339          |     1|
|687   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_931  |     1|
|688   |    mmult_hw_mul_8s_8isb_U62         |mmult_hw_mul_8s_8isb_340          |     1|
|689   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_930  |     1|
|690   |    mmult_hw_mul_8s_8isb_U63         |mmult_hw_mul_8s_8isb_341          |     1|
|691   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_929  |     1|
|692   |    mmult_hw_mul_8s_8isb_U64         |mmult_hw_mul_8s_8isb_342          |     1|
|693   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_928  |     1|
|694   |    mmult_hw_mul_8s_8isb_U65         |mmult_hw_mul_8s_8isb_343          |     1|
|695   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_927  |     1|
|696   |    mmult_hw_mul_8s_8isb_U66         |mmult_hw_mul_8s_8isb_344          |     1|
|697   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_926  |     1|
|698   |    mmult_hw_mul_8s_8isb_U67         |mmult_hw_mul_8s_8isb_345          |   122|
|699   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_925  |   122|
|700   |    mmult_hw_mul_8s_8isb_U68         |mmult_hw_mul_8s_8isb_346          |   122|
|701   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_924  |   122|
|702   |    mmult_hw_mul_8s_8isb_U69         |mmult_hw_mul_8s_8isb_347          |   122|
|703   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_923  |   122|
|704   |    mmult_hw_mul_8s_8isb_U7          |mmult_hw_mul_8s_8isb_348          |   122|
|705   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_922  |   122|
|706   |    mmult_hw_mul_8s_8isb_U70         |mmult_hw_mul_8s_8isb_349          |   122|
|707   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_921  |   122|
|708   |    mmult_hw_mul_8s_8isb_U71         |mmult_hw_mul_8s_8isb_350          |   122|
|709   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_920  |   122|
|710   |    mmult_hw_mul_8s_8isb_U72         |mmult_hw_mul_8s_8isb_351          |   122|
|711   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_919  |   122|
|712   |    mmult_hw_mul_8s_8isb_U73         |mmult_hw_mul_8s_8isb_352          |   122|
|713   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_918  |   122|
|714   |    mmult_hw_mul_8s_8isb_U74         |mmult_hw_mul_8s_8isb_353          |   122|
|715   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_917  |   122|
|716   |    mmult_hw_mul_8s_8isb_U75         |mmult_hw_mul_8s_8isb_354          |   122|
|717   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_916  |   122|
|718   |    mmult_hw_mul_8s_8isb_U76         |mmult_hw_mul_8s_8isb_355          |   122|
|719   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_915  |   122|
|720   |    mmult_hw_mul_8s_8isb_U77         |mmult_hw_mul_8s_8isb_356          |   122|
|721   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_914  |   122|
|722   |    mmult_hw_mul_8s_8isb_U78         |mmult_hw_mul_8s_8isb_357          |   122|
|723   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_913  |   122|
|724   |    mmult_hw_mul_8s_8isb_U79         |mmult_hw_mul_8s_8isb_358          |   122|
|725   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_912  |   122|
|726   |    mmult_hw_mul_8s_8isb_U8          |mmult_hw_mul_8s_8isb_359          |   122|
|727   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_911  |   122|
|728   |    mmult_hw_mul_8s_8isb_U80         |mmult_hw_mul_8s_8isb_360          |   122|
|729   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_910  |   122|
|730   |    mmult_hw_mul_8s_8isb_U81         |mmult_hw_mul_8s_8isb_361          |   122|
|731   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_909  |   122|
|732   |    mmult_hw_mul_8s_8isb_U82         |mmult_hw_mul_8s_8isb_362          |   122|
|733   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_908  |   122|
|734   |    mmult_hw_mul_8s_8isb_U83         |mmult_hw_mul_8s_8isb_363          |   122|
|735   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_907  |   122|
|736   |    mmult_hw_mul_8s_8isb_U84         |mmult_hw_mul_8s_8isb_364          |   122|
|737   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_906  |   122|
|738   |    mmult_hw_mul_8s_8isb_U85         |mmult_hw_mul_8s_8isb_365          |   122|
|739   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_905  |   122|
|740   |    mmult_hw_mul_8s_8isb_U86         |mmult_hw_mul_8s_8isb_366          |   122|
|741   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_904  |   122|
|742   |    mmult_hw_mul_8s_8isb_U87         |mmult_hw_mul_8s_8isb_367          |   122|
|743   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_903  |   122|
|744   |    mmult_hw_mul_8s_8isb_U88         |mmult_hw_mul_8s_8isb_368          |   122|
|745   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_902  |   122|
|746   |    mmult_hw_mul_8s_8isb_U89         |mmult_hw_mul_8s_8isb_369          |   122|
|747   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_901  |   122|
|748   |    mmult_hw_mul_8s_8isb_U9          |mmult_hw_mul_8s_8isb_370          |   122|
|749   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_900  |   122|
|750   |    mmult_hw_mul_8s_8isb_U90         |mmult_hw_mul_8s_8isb_371          |   122|
|751   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_899  |   122|
|752   |    mmult_hw_mul_8s_8isb_U91         |mmult_hw_mul_8s_8isb_372          |   122|
|753   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_898  |   122|
|754   |    mmult_hw_mul_8s_8isb_U92         |mmult_hw_mul_8s_8isb_373          |   122|
|755   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_897  |   122|
|756   |    mmult_hw_mul_8s_8isb_U93         |mmult_hw_mul_8s_8isb_374          |   122|
|757   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_896  |   122|
|758   |    mmult_hw_mul_8s_8isb_U94         |mmult_hw_mul_8s_8isb_375          |   122|
|759   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_895  |   122|
|760   |    mmult_hw_mul_8s_8isb_U95         |mmult_hw_mul_8s_8isb_376          |   122|
|761   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_894  |   122|
|762   |    mmult_hw_mul_8s_8isb_U96         |mmult_hw_mul_8s_8isb_377          |   122|
|763   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_893  |   122|
|764   |    mmult_hw_mul_8s_8isb_U97         |mmult_hw_mul_8s_8isb_378          |   122|
|765   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_892  |   122|
|766   |    mmult_hw_mul_8s_8isb_U98         |mmult_hw_mul_8s_8isb_379          |   122|
|767   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0_891  |   122|
|768   |    mmult_hw_mul_8s_8isb_U99         |mmult_hw_mul_8s_8isb_380          |   122|
|769   |      mmult_hw_mul_8s_8isb_Mul3S_0_U |mmult_hw_mul_8s_8isb_Mul3S_0      |   122|
|770   |    mmult_hw_mux_164_itb_U129        |mmult_hw_mux_164_itb              |   134|
|771   |    offset_buf_V_U                   |mmult_hw_offset_bbkb              |     8|
|772   |      mmult_hw_offset_bbkb_ram_U     |mmult_hw_offset_bbkb_ram          |     8|
|773   |    out_buf_V_U                      |mmult_hw_out_buf_V                |   117|
|774   |      mmult_hw_out_buf_V_ram_U       |mmult_hw_out_buf_V_ram            |   117|
|775   |    weight_buf_0_0_V_U               |mmult_hw_weight_bekP              |    24|
|776   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_890      |    24|
|777   |    weight_buf_0_1_V_U               |mmult_hw_weight_bekP_381          |    28|
|778   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_889      |    28|
|779   |    weight_buf_0_2_V_U               |mmult_hw_weight_bekP_382          |    25|
|780   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_888      |    25|
|781   |    weight_buf_0_3_V_U               |mmult_hw_weight_bekP_383          |    24|
|782   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_887      |    24|
|783   |    weight_buf_0_4_V_U               |mmult_hw_weight_bekP_384          |    24|
|784   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_886      |    24|
|785   |    weight_buf_0_5_V_U               |mmult_hw_weight_bekP_385          |    24|
|786   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_885      |    24|
|787   |    weight_buf_0_6_V_U               |mmult_hw_weight_bekP_386          |    16|
|788   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_884      |    16|
|789   |    weight_buf_0_7_V_U               |mmult_hw_weight_bekP_387          |    27|
|790   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_883      |    27|
|791   |    weight_buf_10_0_V_U              |mmult_hw_weight_bekP_388          |    17|
|792   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_882      |    17|
|793   |    weight_buf_10_1_V_U              |mmult_hw_weight_bekP_389          |    24|
|794   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_881      |    24|
|795   |    weight_buf_10_2_V_U              |mmult_hw_weight_bekP_390          |    16|
|796   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_880      |    16|
|797   |    weight_buf_10_3_V_U              |mmult_hw_weight_bekP_391          |    24|
|798   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_879      |    24|
|799   |    weight_buf_10_4_V_U              |mmult_hw_weight_bekP_392          |    16|
|800   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_878      |    16|
|801   |    weight_buf_10_5_V_U              |mmult_hw_weight_bekP_393          |    24|
|802   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_877      |    24|
|803   |    weight_buf_10_6_V_U              |mmult_hw_weight_bekP_394          |    16|
|804   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_876      |    16|
|805   |    weight_buf_10_7_V_U              |mmult_hw_weight_bekP_395          |    27|
|806   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_875      |    27|
|807   |    weight_buf_11_0_V_U              |mmult_hw_weight_bekP_396          |    17|
|808   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_874      |    17|
|809   |    weight_buf_11_1_V_U              |mmult_hw_weight_bekP_397          |    28|
|810   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_873      |    28|
|811   |    weight_buf_11_2_V_U              |mmult_hw_weight_bekP_398          |    16|
|812   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_872      |    16|
|813   |    weight_buf_11_3_V_U              |mmult_hw_weight_bekP_399          |    24|
|814   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_871      |    24|
|815   |    weight_buf_11_4_V_U              |mmult_hw_weight_bekP_400          |    16|
|816   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_870      |    16|
|817   |    weight_buf_11_5_V_U              |mmult_hw_weight_bekP_401          |    24|
|818   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_869      |    24|
|819   |    weight_buf_11_6_V_U              |mmult_hw_weight_bekP_402          |    16|
|820   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_868      |    16|
|821   |    weight_buf_11_7_V_U              |mmult_hw_weight_bekP_403          |    27|
|822   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_867      |    27|
|823   |    weight_buf_12_0_V_U              |mmult_hw_weight_bekP_404          |    17|
|824   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_866      |    17|
|825   |    weight_buf_12_1_V_U              |mmult_hw_weight_bekP_405          |    24|
|826   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_865      |    24|
|827   |    weight_buf_12_2_V_U              |mmult_hw_weight_bekP_406          |    16|
|828   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_864      |    16|
|829   |    weight_buf_12_3_V_U              |mmult_hw_weight_bekP_407          |    24|
|830   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_863      |    24|
|831   |    weight_buf_12_4_V_U              |mmult_hw_weight_bekP_408          |    16|
|832   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_862      |    16|
|833   |    weight_buf_12_5_V_U              |mmult_hw_weight_bekP_409          |    24|
|834   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_861      |    24|
|835   |    weight_buf_12_6_V_U              |mmult_hw_weight_bekP_410          |    16|
|836   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_860      |    16|
|837   |    weight_buf_12_7_V_U              |mmult_hw_weight_bekP_411          |    27|
|838   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_859      |    27|
|839   |    weight_buf_13_0_V_U              |mmult_hw_weight_bekP_412          |    21|
|840   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_858      |    21|
|841   |    weight_buf_13_1_V_U              |mmult_hw_weight_bekP_413          |    24|
|842   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_857      |    24|
|843   |    weight_buf_13_2_V_U              |mmult_hw_weight_bekP_414          |    16|
|844   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_856      |    16|
|845   |    weight_buf_13_3_V_U              |mmult_hw_weight_bekP_415          |    24|
|846   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_855      |    24|
|847   |    weight_buf_13_4_V_U              |mmult_hw_weight_bekP_416          |    16|
|848   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_854      |    16|
|849   |    weight_buf_13_5_V_U              |mmult_hw_weight_bekP_417          |    24|
|850   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_853      |    24|
|851   |    weight_buf_13_6_V_U              |mmult_hw_weight_bekP_418          |    16|
|852   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_852      |    16|
|853   |    weight_buf_13_7_V_U              |mmult_hw_weight_bekP_419          |    27|
|854   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_851      |    27|
|855   |    weight_buf_14_0_V_U              |mmult_hw_weight_bekP_420          |    17|
|856   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_850      |    17|
|857   |    weight_buf_14_1_V_U              |mmult_hw_weight_bekP_421          |    24|
|858   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_849      |    24|
|859   |    weight_buf_14_2_V_U              |mmult_hw_weight_bekP_422          |    16|
|860   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_848      |    16|
|861   |    weight_buf_14_3_V_U              |mmult_hw_weight_bekP_423          |    24|
|862   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_847      |    24|
|863   |    weight_buf_14_4_V_U              |mmult_hw_weight_bekP_424          |    16|
|864   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_846      |    16|
|865   |    weight_buf_14_5_V_U              |mmult_hw_weight_bekP_425          |    24|
|866   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_845      |    24|
|867   |    weight_buf_14_6_V_U              |mmult_hw_weight_bekP_426          |    16|
|868   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_844      |    16|
|869   |    weight_buf_14_7_V_U              |mmult_hw_weight_bekP_427          |    27|
|870   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_843      |    27|
|871   |    weight_buf_15_0_V_U              |mmult_hw_weight_bekP_428          |    17|
|872   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_842      |    17|
|873   |    weight_buf_15_1_V_U              |mmult_hw_weight_bekP_429          |    28|
|874   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_841      |    28|
|875   |    weight_buf_15_2_V_U              |mmult_hw_weight_bekP_430          |    16|
|876   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_840      |    16|
|877   |    weight_buf_15_3_V_U              |mmult_hw_weight_bekP_431          |    27|
|878   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_839      |    27|
|879   |    weight_buf_15_4_V_U              |mmult_hw_weight_bekP_432          |    16|
|880   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_838      |    16|
|881   |    weight_buf_15_5_V_U              |mmult_hw_weight_bekP_433          |    21|
|882   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_837      |    21|
|883   |    weight_buf_15_6_V_U              |mmult_hw_weight_bekP_434          |    16|
|884   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_836      |    16|
|885   |    weight_buf_15_7_V_U              |mmult_hw_weight_bekP_435          |    16|
|886   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_835      |    16|
|887   |    weight_buf_16_0_V_U              |mmult_hw_weight_bekP_436          |    24|
|888   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_834      |    24|
|889   |    weight_buf_16_1_V_U              |mmult_hw_weight_bekP_437          |    17|
|890   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_833      |    17|
|891   |    weight_buf_16_2_V_U              |mmult_hw_weight_bekP_438          |    24|
|892   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_832      |    24|
|893   |    weight_buf_16_3_V_U              |mmult_hw_weight_bekP_439          |    16|
|894   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_831      |    16|
|895   |    weight_buf_16_4_V_U              |mmult_hw_weight_bekP_440          |    24|
|896   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_830      |    24|
|897   |    weight_buf_16_5_V_U              |mmult_hw_weight_bekP_441          |    20|
|898   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_829      |    20|
|899   |    weight_buf_16_6_V_U              |mmult_hw_weight_bekP_442          |    27|
|900   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_828      |    27|
|901   |    weight_buf_16_7_V_U              |mmult_hw_weight_bekP_443          |    16|
|902   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_827      |    16|
|903   |    weight_buf_17_0_V_U              |mmult_hw_weight_bekP_444          |    24|
|904   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_826      |    24|
|905   |    weight_buf_17_1_V_U              |mmult_hw_weight_bekP_445          |    17|
|906   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_825      |    17|
|907   |    weight_buf_17_2_V_U              |mmult_hw_weight_bekP_446          |    24|
|908   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_824      |    24|
|909   |    weight_buf_17_3_V_U              |mmult_hw_weight_bekP_447          |    16|
|910   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_823      |    16|
|911   |    weight_buf_17_4_V_U              |mmult_hw_weight_bekP_448          |    24|
|912   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_822      |    24|
|913   |    weight_buf_17_5_V_U              |mmult_hw_weight_bekP_449          |    16|
|914   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_821      |    16|
|915   |    weight_buf_17_6_V_U              |mmult_hw_weight_bekP_450          |    27|
|916   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_820      |    27|
|917   |    weight_buf_17_7_V_U              |mmult_hw_weight_bekP_451          |    16|
|918   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_819      |    16|
|919   |    weight_buf_18_0_V_U              |mmult_hw_weight_bekP_452          |    24|
|920   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_818      |    24|
|921   |    weight_buf_18_1_V_U              |mmult_hw_weight_bekP_453          |    17|
|922   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_817      |    17|
|923   |    weight_buf_18_2_V_U              |mmult_hw_weight_bekP_454          |    24|
|924   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_816      |    24|
|925   |    weight_buf_18_3_V_U              |mmult_hw_weight_bekP_455          |    16|
|926   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_815      |    16|
|927   |    weight_buf_18_4_V_U              |mmult_hw_weight_bekP_456          |    24|
|928   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_814      |    24|
|929   |    weight_buf_18_5_V_U              |mmult_hw_weight_bekP_457          |    16|
|930   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_813      |    16|
|931   |    weight_buf_18_6_V_U              |mmult_hw_weight_bekP_458          |    27|
|932   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_812      |    27|
|933   |    weight_buf_18_7_V_U              |mmult_hw_weight_bekP_459          |    16|
|934   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_811      |    16|
|935   |    weight_buf_19_0_V_U              |mmult_hw_weight_bekP_460          |    24|
|936   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_810      |    24|
|937   |    weight_buf_19_1_V_U              |mmult_hw_weight_bekP_461          |    17|
|938   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_809      |    17|
|939   |    weight_buf_19_2_V_U              |mmult_hw_weight_bekP_462          |    24|
|940   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_808      |    24|
|941   |    weight_buf_19_3_V_U              |mmult_hw_weight_bekP_463          |    16|
|942   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_807      |    16|
|943   |    weight_buf_19_4_V_U              |mmult_hw_weight_bekP_464          |    28|
|944   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_806      |    28|
|945   |    weight_buf_19_5_V_U              |mmult_hw_weight_bekP_465          |    16|
|946   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_805      |    16|
|947   |    weight_buf_19_6_V_U              |mmult_hw_weight_bekP_466          |    27|
|948   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_804      |    27|
|949   |    weight_buf_19_7_V_U              |mmult_hw_weight_bekP_467          |    16|
|950   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_803      |    16|
|951   |    weight_buf_1_0_V_U               |mmult_hw_weight_bekP_468          |    29|
|952   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_802      |    29|
|953   |    weight_buf_1_1_V_U               |mmult_hw_weight_bekP_469          |    24|
|954   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_801      |    24|
|955   |    weight_buf_1_2_V_U               |mmult_hw_weight_bekP_470          |    16|
|956   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_800      |    16|
|957   |    weight_buf_1_3_V_U               |mmult_hw_weight_bekP_471          |    24|
|958   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_799      |    24|
|959   |    weight_buf_1_4_V_U               |mmult_hw_weight_bekP_472          |    16|
|960   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_798      |    16|
|961   |    weight_buf_1_5_V_U               |mmult_hw_weight_bekP_473          |    24|
|962   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_797      |    24|
|963   |    weight_buf_1_6_V_U               |mmult_hw_weight_bekP_474          |    16|
|964   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_796      |    16|
|965   |    weight_buf_1_7_V_U               |mmult_hw_weight_bekP_475          |    27|
|966   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_795      |    27|
|967   |    weight_buf_20_0_V_U              |mmult_hw_weight_bekP_476          |    24|
|968   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_794      |    24|
|969   |    weight_buf_20_1_V_U              |mmult_hw_weight_bekP_477          |    17|
|970   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_793      |    17|
|971   |    weight_buf_20_2_V_U              |mmult_hw_weight_bekP_478          |    24|
|972   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_792      |    24|
|973   |    weight_buf_20_3_V_U              |mmult_hw_weight_bekP_479          |    16|
|974   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_791      |    16|
|975   |    weight_buf_20_4_V_U              |mmult_hw_weight_bekP_480          |    24|
|976   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_790      |    24|
|977   |    weight_buf_20_5_V_U              |mmult_hw_weight_bekP_481          |    20|
|978   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_789      |    20|
|979   |    weight_buf_20_6_V_U              |mmult_hw_weight_bekP_482          |    27|
|980   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_788      |    27|
|981   |    weight_buf_20_7_V_U              |mmult_hw_weight_bekP_483          |    16|
|982   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_787      |    16|
|983   |    weight_buf_21_0_V_U              |mmult_hw_weight_bekP_484          |    24|
|984   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_786      |    24|
|985   |    weight_buf_21_1_V_U              |mmult_hw_weight_bekP_485          |    17|
|986   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_785      |    17|
|987   |    weight_buf_21_2_V_U              |mmult_hw_weight_bekP_486          |    24|
|988   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_784      |    24|
|989   |    weight_buf_21_3_V_U              |mmult_hw_weight_bekP_487          |    16|
|990   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_783      |    16|
|991   |    weight_buf_21_4_V_U              |mmult_hw_weight_bekP_488          |    24|
|992   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_782      |    24|
|993   |    weight_buf_21_5_V_U              |mmult_hw_weight_bekP_489          |    16|
|994   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_781      |    16|
|995   |    weight_buf_21_6_V_U              |mmult_hw_weight_bekP_490          |    26|
|996   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_780      |    26|
|997   |    weight_buf_21_7_V_U              |mmult_hw_weight_bekP_491          |    16|
|998   |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_779      |    16|
|999   |    weight_buf_22_0_V_U              |mmult_hw_weight_bekP_492          |    24|
|1000  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_778      |    24|
|1001  |    weight_buf_22_1_V_U              |mmult_hw_weight_bekP_493          |    17|
|1002  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_777      |    17|
|1003  |    weight_buf_22_2_V_U              |mmult_hw_weight_bekP_494          |    24|
|1004  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_776      |    24|
|1005  |    weight_buf_22_3_V_U              |mmult_hw_weight_bekP_495          |    16|
|1006  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_775      |    16|
|1007  |    weight_buf_22_4_V_U              |mmult_hw_weight_bekP_496          |    24|
|1008  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_774      |    24|
|1009  |    weight_buf_22_5_V_U              |mmult_hw_weight_bekP_497          |    20|
|1010  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_773      |    20|
|1011  |    weight_buf_22_6_V_U              |mmult_hw_weight_bekP_498          |    26|
|1012  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_772      |    26|
|1013  |    weight_buf_22_7_V_U              |mmult_hw_weight_bekP_499          |    16|
|1014  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_771      |    16|
|1015  |    weight_buf_23_0_V_U              |mmult_hw_weight_bekP_500          |    24|
|1016  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_770      |    24|
|1017  |    weight_buf_23_1_V_U              |mmult_hw_weight_bekP_501          |    16|
|1018  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_769      |    16|
|1019  |    weight_buf_23_2_V_U              |mmult_hw_weight_bekP_502          |    24|
|1020  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_768      |    24|
|1021  |    weight_buf_23_3_V_U              |mmult_hw_weight_bekP_503          |    16|
|1022  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_767      |    16|
|1023  |    weight_buf_23_4_V_U              |mmult_hw_weight_bekP_504          |    28|
|1024  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_766      |    28|
|1025  |    weight_buf_23_5_V_U              |mmult_hw_weight_bekP_505          |    16|
|1026  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_765      |    16|
|1027  |    weight_buf_23_6_V_U              |mmult_hw_weight_bekP_506          |    26|
|1028  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_764      |    26|
|1029  |    weight_buf_23_7_V_U              |mmult_hw_weight_bekP_507          |    17|
|1030  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_763      |    17|
|1031  |    weight_buf_24_0_V_U              |mmult_hw_weight_bekP_508          |    24|
|1032  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_762      |    24|
|1033  |    weight_buf_24_1_V_U              |mmult_hw_weight_bekP_509          |    17|
|1034  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_761      |    17|
|1035  |    weight_buf_24_2_V_U              |mmult_hw_weight_bekP_510          |    24|
|1036  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_760      |    24|
|1037  |    weight_buf_24_3_V_U              |mmult_hw_weight_bekP_511          |    16|
|1038  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_759      |    16|
|1039  |    weight_buf_24_4_V_U              |mmult_hw_weight_bekP_512          |    24|
|1040  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_758      |    24|
|1041  |    weight_buf_24_5_V_U              |mmult_hw_weight_bekP_513          |    16|
|1042  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_757      |    16|
|1043  |    weight_buf_24_6_V_U              |mmult_hw_weight_bekP_514          |    27|
|1044  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_756      |    27|
|1045  |    weight_buf_24_7_V_U              |mmult_hw_weight_bekP_515          |    16|
|1046  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_755      |    16|
|1047  |    weight_buf_25_0_V_U              |mmult_hw_weight_bekP_516          |    24|
|1048  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_754      |    24|
|1049  |    weight_buf_25_1_V_U              |mmult_hw_weight_bekP_517          |    17|
|1050  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_753      |    17|
|1051  |    weight_buf_25_2_V_U              |mmult_hw_weight_bekP_518          |    24|
|1052  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_752      |    24|
|1053  |    weight_buf_25_3_V_U              |mmult_hw_weight_bekP_519          |    16|
|1054  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_751      |    16|
|1055  |    weight_buf_25_4_V_U              |mmult_hw_weight_bekP_520          |    24|
|1056  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_750      |    24|
|1057  |    weight_buf_25_5_V_U              |mmult_hw_weight_bekP_521          |    16|
|1058  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_749      |    16|
|1059  |    weight_buf_25_6_V_U              |mmult_hw_weight_bekP_522          |    27|
|1060  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_748      |    27|
|1061  |    weight_buf_25_7_V_U              |mmult_hw_weight_bekP_523          |    16|
|1062  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_747      |    16|
|1063  |    weight_buf_26_0_V_U              |mmult_hw_weight_bekP_524          |    24|
|1064  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_746      |    24|
|1065  |    weight_buf_26_1_V_U              |mmult_hw_weight_bekP_525          |    17|
|1066  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_745      |    17|
|1067  |    weight_buf_26_2_V_U              |mmult_hw_weight_bekP_526          |    24|
|1068  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_744      |    24|
|1069  |    weight_buf_26_3_V_U              |mmult_hw_weight_bekP_527          |    16|
|1070  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_743      |    16|
|1071  |    weight_buf_26_4_V_U              |mmult_hw_weight_bekP_528          |    24|
|1072  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_742      |    24|
|1073  |    weight_buf_26_5_V_U              |mmult_hw_weight_bekP_529          |    20|
|1074  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_741      |    20|
|1075  |    weight_buf_26_6_V_U              |mmult_hw_weight_bekP_530          |    27|
|1076  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_740      |    27|
|1077  |    weight_buf_26_7_V_U              |mmult_hw_weight_bekP_531          |    16|
|1078  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_739      |    16|
|1079  |    weight_buf_27_0_V_U              |mmult_hw_weight_bekP_532          |    24|
|1080  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_738      |    24|
|1081  |    weight_buf_27_1_V_U              |mmult_hw_weight_bekP_533          |    17|
|1082  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_737      |    17|
|1083  |    weight_buf_27_2_V_U              |mmult_hw_weight_bekP_534          |    24|
|1084  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_736      |    24|
|1085  |    weight_buf_27_3_V_U              |mmult_hw_weight_bekP_535          |    16|
|1086  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_735      |    16|
|1087  |    weight_buf_27_4_V_U              |mmult_hw_weight_bekP_536          |    24|
|1088  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_734      |    24|
|1089  |    weight_buf_27_5_V_U              |mmult_hw_weight_bekP_537          |    16|
|1090  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_733      |    16|
|1091  |    weight_buf_27_6_V_U              |mmult_hw_weight_bekP_538          |    27|
|1092  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_732      |    27|
|1093  |    weight_buf_27_7_V_U              |mmult_hw_weight_bekP_539          |    16|
|1094  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_731      |    16|
|1095  |    weight_buf_28_0_V_U              |mmult_hw_weight_bekP_540          |    24|
|1096  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_730      |    24|
|1097  |    weight_buf_28_1_V_U              |mmult_hw_weight_bekP_541          |    17|
|1098  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_729      |    17|
|1099  |    weight_buf_28_2_V_U              |mmult_hw_weight_bekP_542          |    24|
|1100  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_728      |    24|
|1101  |    weight_buf_28_3_V_U              |mmult_hw_weight_bekP_543          |    16|
|1102  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_727      |    16|
|1103  |    weight_buf_28_4_V_U              |mmult_hw_weight_bekP_544          |    24|
|1104  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_726      |    24|
|1105  |    weight_buf_28_5_V_U              |mmult_hw_weight_bekP_545          |    16|
|1106  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_725      |    16|
|1107  |    weight_buf_28_6_V_U              |mmult_hw_weight_bekP_546          |    27|
|1108  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_724      |    27|
|1109  |    weight_buf_28_7_V_U              |mmult_hw_weight_bekP_547          |    16|
|1110  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_723      |    16|
|1111  |    weight_buf_29_0_V_U              |mmult_hw_weight_bekP_548          |    24|
|1112  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_722      |    24|
|1113  |    weight_buf_29_1_V_U              |mmult_hw_weight_bekP_549          |    16|
|1114  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_721      |    16|
|1115  |    weight_buf_29_2_V_U              |mmult_hw_weight_bekP_550          |    24|
|1116  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_720      |    24|
|1117  |    weight_buf_29_3_V_U              |mmult_hw_weight_bekP_551          |    16|
|1118  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_719      |    16|
|1119  |    weight_buf_29_4_V_U              |mmult_hw_weight_bekP_552          |    24|
|1120  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_718      |    24|
|1121  |    weight_buf_29_5_V_U              |mmult_hw_weight_bekP_553          |    16|
|1122  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_717      |    16|
|1123  |    weight_buf_29_6_V_U              |mmult_hw_weight_bekP_554          |    27|
|1124  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_716      |    27|
|1125  |    weight_buf_29_7_V_U              |mmult_hw_weight_bekP_555          |    25|
|1126  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_715      |    25|
|1127  |    weight_buf_2_0_V_U               |mmult_hw_weight_bekP_556          |    17|
|1128  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_714      |    17|
|1129  |    weight_buf_2_1_V_U               |mmult_hw_weight_bekP_557          |    24|
|1130  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_713      |    24|
|1131  |    weight_buf_2_2_V_U               |mmult_hw_weight_bekP_558          |    16|
|1132  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_712      |    16|
|1133  |    weight_buf_2_3_V_U               |mmult_hw_weight_bekP_559          |    24|
|1134  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_711      |    24|
|1135  |    weight_buf_2_4_V_U               |mmult_hw_weight_bekP_560          |    16|
|1136  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_710      |    16|
|1137  |    weight_buf_2_5_V_U               |mmult_hw_weight_bekP_561          |    24|
|1138  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_709      |    24|
|1139  |    weight_buf_2_6_V_U               |mmult_hw_weight_bekP_562          |    16|
|1140  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_708      |    16|
|1141  |    weight_buf_2_7_V_U               |mmult_hw_weight_bekP_563          |    27|
|1142  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_707      |    27|
|1143  |    weight_buf_30_0_V_U              |mmult_hw_weight_bekP_564          |    24|
|1144  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_706      |    24|
|1145  |    weight_buf_30_1_V_U              |mmult_hw_weight_bekP_565          |    17|
|1146  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_705      |    17|
|1147  |    weight_buf_30_2_V_U              |mmult_hw_weight_bekP_566          |    24|
|1148  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_704      |    24|
|1149  |    weight_buf_30_3_V_U              |mmult_hw_weight_bekP_567          |    24|
|1150  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_703      |    24|
|1151  |    weight_buf_30_4_V_U              |mmult_hw_weight_bekP_568          |    24|
|1152  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_702      |    24|
|1153  |    weight_buf_30_5_V_U              |mmult_hw_weight_bekP_569          |    16|
|1154  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_701      |    16|
|1155  |    weight_buf_30_6_V_U              |mmult_hw_weight_bekP_570          |    27|
|1156  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_700      |    27|
|1157  |    weight_buf_30_7_V_U              |mmult_hw_weight_bekP_571          |    16|
|1158  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_699      |    16|
|1159  |    weight_buf_31_0_V_U              |mmult_hw_weight_bekP_572          |    24|
|1160  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_698      |    24|
|1161  |    weight_buf_31_1_V_U              |mmult_hw_weight_bekP_573          |    24|
|1162  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_697      |    24|
|1163  |    weight_buf_31_2_V_U              |mmult_hw_weight_bekP_574          |    24|
|1164  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_696      |    24|
|1165  |    weight_buf_31_3_V_U              |mmult_hw_weight_bekP_575          |    16|
|1166  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_695      |    16|
|1167  |    weight_buf_31_4_V_U              |mmult_hw_weight_bekP_576          |    35|
|1168  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_694      |    35|
|1169  |    weight_buf_31_5_V_U              |mmult_hw_weight_bekP_577          |    29|
|1170  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_693      |    29|
|1171  |    weight_buf_31_6_V_U              |mmult_hw_weight_bekP_578          |    24|
|1172  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_692      |    24|
|1173  |    weight_buf_31_7_V_U              |mmult_hw_weight_bekP_579          |    30|
|1174  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_691      |    30|
|1175  |    weight_buf_3_0_V_U               |mmult_hw_weight_bekP_580          |    17|
|1176  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_690      |    17|
|1177  |    weight_buf_3_1_V_U               |mmult_hw_weight_bekP_581          |    28|
|1178  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_689      |    28|
|1179  |    weight_buf_3_2_V_U               |mmult_hw_weight_bekP_582          |    16|
|1180  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_688      |    16|
|1181  |    weight_buf_3_3_V_U               |mmult_hw_weight_bekP_583          |    24|
|1182  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_687      |    24|
|1183  |    weight_buf_3_4_V_U               |mmult_hw_weight_bekP_584          |    16|
|1184  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_686      |    16|
|1185  |    weight_buf_3_5_V_U               |mmult_hw_weight_bekP_585          |    24|
|1186  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_685      |    24|
|1187  |    weight_buf_3_6_V_U               |mmult_hw_weight_bekP_586          |    16|
|1188  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_684      |    16|
|1189  |    weight_buf_3_7_V_U               |mmult_hw_weight_bekP_587          |    27|
|1190  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_683      |    27|
|1191  |    weight_buf_4_0_V_U               |mmult_hw_weight_bekP_588          |    17|
|1192  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_682      |    17|
|1193  |    weight_buf_4_1_V_U               |mmult_hw_weight_bekP_589          |    24|
|1194  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_681      |    24|
|1195  |    weight_buf_4_2_V_U               |mmult_hw_weight_bekP_590          |    16|
|1196  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_680      |    16|
|1197  |    weight_buf_4_3_V_U               |mmult_hw_weight_bekP_591          |    24|
|1198  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_679      |    24|
|1199  |    weight_buf_4_4_V_U               |mmult_hw_weight_bekP_592          |    16|
|1200  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_678      |    16|
|1201  |    weight_buf_4_5_V_U               |mmult_hw_weight_bekP_593          |    24|
|1202  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_677      |    24|
|1203  |    weight_buf_4_6_V_U               |mmult_hw_weight_bekP_594          |    16|
|1204  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_676      |    16|
|1205  |    weight_buf_4_7_V_U               |mmult_hw_weight_bekP_595          |    28|
|1206  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_675      |    28|
|1207  |    weight_buf_5_0_V_U               |mmult_hw_weight_bekP_596          |    21|
|1208  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_674      |    21|
|1209  |    weight_buf_5_1_V_U               |mmult_hw_weight_bekP_597          |    24|
|1210  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_673      |    24|
|1211  |    weight_buf_5_2_V_U               |mmult_hw_weight_bekP_598          |    16|
|1212  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_672      |    16|
|1213  |    weight_buf_5_3_V_U               |mmult_hw_weight_bekP_599          |    24|
|1214  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_671      |    24|
|1215  |    weight_buf_5_4_V_U               |mmult_hw_weight_bekP_600          |    16|
|1216  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_670      |    16|
|1217  |    weight_buf_5_5_V_U               |mmult_hw_weight_bekP_601          |    24|
|1218  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_669      |    24|
|1219  |    weight_buf_5_6_V_U               |mmult_hw_weight_bekP_602          |    16|
|1220  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_668      |    16|
|1221  |    weight_buf_5_7_V_U               |mmult_hw_weight_bekP_603          |    26|
|1222  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_667      |    26|
|1223  |    weight_buf_6_0_V_U               |mmult_hw_weight_bekP_604          |    17|
|1224  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_666      |    17|
|1225  |    weight_buf_6_1_V_U               |mmult_hw_weight_bekP_605          |    24|
|1226  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_665      |    24|
|1227  |    weight_buf_6_2_V_U               |mmult_hw_weight_bekP_606          |    16|
|1228  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_664      |    16|
|1229  |    weight_buf_6_3_V_U               |mmult_hw_weight_bekP_607          |    24|
|1230  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_663      |    24|
|1231  |    weight_buf_6_4_V_U               |mmult_hw_weight_bekP_608          |    16|
|1232  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_662      |    16|
|1233  |    weight_buf_6_5_V_U               |mmult_hw_weight_bekP_609          |    24|
|1234  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_661      |    24|
|1235  |    weight_buf_6_6_V_U               |mmult_hw_weight_bekP_610          |    16|
|1236  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_660      |    16|
|1237  |    weight_buf_6_7_V_U               |mmult_hw_weight_bekP_611          |    26|
|1238  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_659      |    26|
|1239  |    weight_buf_7_0_V_U               |mmult_hw_weight_bekP_612          |    17|
|1240  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_658      |    17|
|1241  |    weight_buf_7_1_V_U               |mmult_hw_weight_bekP_613          |    28|
|1242  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_657      |    28|
|1243  |    weight_buf_7_2_V_U               |mmult_hw_weight_bekP_614          |    16|
|1244  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_656      |    16|
|1245  |    weight_buf_7_3_V_U               |mmult_hw_weight_bekP_615          |    24|
|1246  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_655      |    24|
|1247  |    weight_buf_7_4_V_U               |mmult_hw_weight_bekP_616          |    16|
|1248  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_654      |    16|
|1249  |    weight_buf_7_5_V_U               |mmult_hw_weight_bekP_617          |    24|
|1250  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_653      |    24|
|1251  |    weight_buf_7_6_V_U               |mmult_hw_weight_bekP_618          |    16|
|1252  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_652      |    16|
|1253  |    weight_buf_7_7_V_U               |mmult_hw_weight_bekP_619          |    26|
|1254  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_651      |    26|
|1255  |    weight_buf_8_0_V_U               |mmult_hw_weight_bekP_620          |    17|
|1256  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_650      |    17|
|1257  |    weight_buf_8_1_V_U               |mmult_hw_weight_bekP_621          |    24|
|1258  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_649      |    24|
|1259  |    weight_buf_8_2_V_U               |mmult_hw_weight_bekP_622          |    16|
|1260  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_648      |    16|
|1261  |    weight_buf_8_3_V_U               |mmult_hw_weight_bekP_623          |    24|
|1262  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_647      |    24|
|1263  |    weight_buf_8_4_V_U               |mmult_hw_weight_bekP_624          |    16|
|1264  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_646      |    16|
|1265  |    weight_buf_8_5_V_U               |mmult_hw_weight_bekP_625          |    24|
|1266  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_645      |    24|
|1267  |    weight_buf_8_6_V_U               |mmult_hw_weight_bekP_626          |    16|
|1268  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_644      |    16|
|1269  |    weight_buf_8_7_V_U               |mmult_hw_weight_bekP_627          |    27|
|1270  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_643      |    27|
|1271  |    weight_buf_9_0_V_U               |mmult_hw_weight_bekP_628          |    21|
|1272  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_642      |    21|
|1273  |    weight_buf_9_1_V_U               |mmult_hw_weight_bekP_629          |    24|
|1274  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_641      |    24|
|1275  |    weight_buf_9_2_V_U               |mmult_hw_weight_bekP_630          |    16|
|1276  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_640      |    16|
|1277  |    weight_buf_9_3_V_U               |mmult_hw_weight_bekP_631          |    24|
|1278  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_639      |    24|
|1279  |    weight_buf_9_4_V_U               |mmult_hw_weight_bekP_632          |    16|
|1280  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_638      |    16|
|1281  |    weight_buf_9_5_V_U               |mmult_hw_weight_bekP_633          |    24|
|1282  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_637      |    24|
|1283  |    weight_buf_9_6_V_U               |mmult_hw_weight_bekP_634          |    16|
|1284  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram_636      |    16|
|1285  |    weight_buf_9_7_V_U               |mmult_hw_weight_bekP_635          |    27|
|1286  |      mmult_hw_weight_bekP_ram_U     |mmult_hw_weight_bekP_ram          |    27|
+------+-------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1834.668 ; gain = 734.426 ; free physical = 1988 ; free virtual = 5138
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2646 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 1834.668 ; gain = 374.449 ; free physical = 2054 ; free virtual = 5204
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1834.676 ; gain = 734.426 ; free physical = 2056 ; free virtual = 5206
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3730 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2052 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 2048 instances

538 Infos, 333 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:02:01 . Memory (MB): peak = 1834.676 ; gain = 747.020 ; free physical = 2653 ; free virtual = 5805
INFO: [Common 17-1381] The checkpoint '/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.runs/system_mmult_hw_0_0_synth_1/system_mmult_hw_0_0.dcp' has been generated.
