Reporting registers that pass DFT rules
  debug_module/abstractauto_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/abstractauto_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/anyhalted_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/anyrunning_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/cmderr_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/cmderr_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/command_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/data0_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dm_state_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dm_state_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dm_state_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmcontrol_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_addr_r_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_addr_r_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_addr_r_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_addr_r_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_addr_r_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_addr_r_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_addr_r_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_en_sync1_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_en_sync2_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_rdata_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_state_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_state_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_state_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_state_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/dmi_wen_r_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf0_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/progbuf1_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  debug_module/wdata_r_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_addr_r_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  dmem_wen_r_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_postexecreq_r_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_stack_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  hart0_status_r_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  imem_addr_r_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  imem_addr_r_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  imem_addr_r_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  imem_addr_r_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  imem_addr_r_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  imem_addr_r_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_DX_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_IF_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/PC_WB_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/alu_out_WB_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[32] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[33] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[34] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[35] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[36] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[37] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[38] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[39] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[40] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[41] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[42] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[43] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[44] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[45] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[46] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[47] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[48] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[49] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[50] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[51] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[52] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[53] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[54] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[55] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[56] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[57] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[58] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[59] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[60] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[61] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[62] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[63] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/cycle_full_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dcsr_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dmode_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dpc_r_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/dscratch0_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[32] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[33] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[34] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[35] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[36] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[37] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[38] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[39] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[40] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[41] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[42] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[43] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[44] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[45] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[46] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[47] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[48] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[49] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[50] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[51] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[52] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[53] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[54] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[55] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[56] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[57] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[58] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[59] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[60] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[61] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[62] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[63] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/instret_full_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mbadaddr_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mecode_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mecode_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mecode_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mecode_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mepc_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mie_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mint_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mode_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mode_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mscratch_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/msip_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtip_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/mtvec_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/priv_stack_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/priv_stack_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/priv_stack_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/priv_stack_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/priv_stack_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/priv_stack_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/priv_stack_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/priv_stack_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/satp_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[32] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[33] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[34] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[35] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[36] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[37] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[38] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[39] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[40] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[41] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[42] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[43] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[44] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[45] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[46] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[47] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[48] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[49] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[50] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[51] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[52] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[53] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[54] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[55] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[56] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[57] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[58] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[59] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[60] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[61] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[62] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[63] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr/time_full_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/csr_rdata_WB_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/dmem_en_WB_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/had_ex_WB_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/prev_ex_code_WB_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/prev_ex_code_WB_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/prev_ex_code_WB_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/prev_killed_DX_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/prev_killed_WB_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/reg_to_wr_WB_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/reg_to_wr_WB_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/reg_to_wr_WB_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/reg_to_wr_WB_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/reg_to_wr_WB_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/replay_IF_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/store_in_WB_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/wb_src_sel_WB_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/wb_src_sel_WB_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/wfi_unkilled_WB_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/ctrl/wr_reg_unkilled_WB_reg 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/dmem_type_WB_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/dmem_type_WB_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/dmem_type_WB_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/inst_DX_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[10][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[11][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[12][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[13][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[14][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[15][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[16][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[17][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[18][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[19][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[1][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[20][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[21][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[22][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[23][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[24][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[25][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[26][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[27][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[28][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[29][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[2][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[30][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[31][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[3][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[4][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[5][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[6][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[7][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[8][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/regfile/data_reg[9][9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[0] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[10] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[11] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[12] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[13] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[14] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[15] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[16] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[17] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[18] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[19] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[1] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[20] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[21] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[22] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[23] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[24] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[25] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[26] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[27] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[28] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[29] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[2] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[30] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[31] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[3] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[4] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[5] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[6] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[7] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[8] 	PASS; Test clock: clk/rise; Mapped for DFT; 
  pipeline/store_data_WB_reg[9] 	PASS; Test clock: clk/rise; Mapped for DFT; 
Reporting registers that fail DFT rules
Reporting registers that are preserved or marked dont-scan
Reporting registers that are marked Abstract Segment Dont Scan
Reporting registers that are part of shift register segments
Reporting registers that are identified as lockup elements
Reporting registers that are level-sensitive elements
  pipeline/dmem_addr_r_reg[0] 
  pipeline/dmem_addr_r_reg[10] 
  pipeline/dmem_addr_r_reg[11] 
  pipeline/dmem_addr_r_reg[12] 
  pipeline/dmem_addr_r_reg[13] 
  pipeline/dmem_addr_r_reg[14] 
  pipeline/dmem_addr_r_reg[15] 
  pipeline/dmem_addr_r_reg[16] 
  pipeline/dmem_addr_r_reg[17] 
  pipeline/dmem_addr_r_reg[18] 
  pipeline/dmem_addr_r_reg[19] 
  pipeline/dmem_addr_r_reg[1] 
  pipeline/dmem_addr_r_reg[20] 
  pipeline/dmem_addr_r_reg[21] 
  pipeline/dmem_addr_r_reg[22] 
  pipeline/dmem_addr_r_reg[23] 
  pipeline/dmem_addr_r_reg[24] 
  pipeline/dmem_addr_r_reg[25] 
  pipeline/dmem_addr_r_reg[26] 
  pipeline/dmem_addr_r_reg[27] 
  pipeline/dmem_addr_r_reg[28] 
  pipeline/dmem_addr_r_reg[29] 
  pipeline/dmem_addr_r_reg[2] 
  pipeline/dmem_addr_r_reg[30] 
  pipeline/dmem_addr_r_reg[31] 
  pipeline/dmem_addr_r_reg[3] 
  pipeline/dmem_addr_r_reg[4] 
  pipeline/dmem_addr_r_reg[5] 
  pipeline/dmem_addr_r_reg[6] 
  pipeline/dmem_addr_r_reg[7] 
  pipeline/dmem_addr_r_reg[8] 
  pipeline/dmem_addr_r_reg[9] 
Reporting misc. non-scan registers
  ClkGate_RC_CG_HIER_INST0/RC_CGIC_INST 
  debug_module/ClkGate_RC_CG_HIER_INST1/RC_CGIC_INST 
  debug_module/ClkGate_RC_CG_HIER_INST2/RC_CGIC_INST 
  debug_module/ClkGate_RC_CG_HIER_INST3/RC_CGIC_INST 
  debug_module/ClkGate_RC_CG_HIER_INST4/RC_CGIC_INST 
  debug_module/ClkGate_RC_CG_HIER_INST5/RC_CGIC_INST 
  debug_module/ClkGate_RC_CG_HIER_INST6/RC_CGIC_INST 
  debug_module/ClkGate_RC_CG_HIER_INST7/RC_CGIC_INST 
  debug_module/ClkGate_RC_CG_HIER_INST8/RC_CGIC_INST 
  debug_module/ClkGate_RC_CG_HIER_INST9/RC_CGIC_INST 
  pipeline/ClkGate_RC_CG_DECLONE_HIER_INST/RC_CGIC_INST 
  pipeline/ClkGate_RC_CG_HIER_INST10/RC_CGIC_INST 
  pipeline/ClkGate_RC_CG_HIER_INST12/RC_CGIC_INST 
  pipeline/ClkGate_RC_CG_HIER_INST13/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST14/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST15/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST16/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST17/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST18/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST19/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST20/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST21/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST22/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST23/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST24/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST25/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST26/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST27/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST28/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST29/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST30/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST31/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST32/RC_CGIC_INST 
  pipeline/csr/ClkGate_RC_CG_HIER_INST33/RC_CGIC_INST 
  pipeline/ctrl/ClkGate_RC_CG_HIER_INST35/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST36/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST37/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST38/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST39/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST40/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST41/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST42/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST43/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST44/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST45/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST46/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST47/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST48/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST49/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST50/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST51/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST52/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST53/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST54/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST55/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST56/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST57/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST58/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST59/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST60/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST61/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST62/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST63/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST64/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST65/RC_CGIC_INST 
  pipeline/regfile/ClkGate_RC_CG_HIER_INST66/RC_CGIC_INST 
Summary: 
Total registers that pass DFT rules: 2063
Total registers that fail DFT rules: 0
Total registers that are marked preserved or dont-scan: 0
Total registers that are marked Abstract Segment dont-scan: 0
Total registers that are part of shift register segments: 0
Total registers that are lockup elements: 0
Total registers that are level-sensitive: 32
Total registers that are misc. non-scan: 66

