# Task 1: Arithmetic Logic and Data Movement Instructions
Implement a single-cycle processor with the following instructions:
addi, sw, lw, add, and, andi, or, ori, nor, sll, srl, mul
![alt text](./images/FullCycleProcessor.png)