{
  "design": {
    "design_info": {
      "boundary_crc": "0x85E110106E074C98",
      "device": "xc7a50ticsg324-1L",
      "gen_directory": "../../../../A7-50T_Temperature_Reader.gen/sources_1/bd/temp_reader_bd",
      "name": "temp_reader_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "mig_7series": "",
      "util_ds_buf_0": "",
      "clk_wiz_0": "",
      "axi_uartlite_0": "",
      "axi_gpio_seven_seg": "",
      "axi_gpio_btns": "",
      "axi_iic_0": "",
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_0_axi_intc": "",
      "microblaze_0_xlconcat": "",
      "mdm_1": "",
      "rst_clk_wiz_0_100M": "",
      "perif_interconnect": "",
      "rst_mig_7series": "",
      "ram_interconnect": ""
    },
    "interface_ports": {
      "ddr2_sdram": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "ddr2_sdram_dq",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "ddr2_sdram_dqs_p",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "ddr2_sdram_dqs_n",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "ddr2_sdram_addr",
            "direction": "O",
            "left": "12",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddr2_sdram_ba",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RAS_N": {
            "physical_name": "ddr2_sdram_ras_n",
            "direction": "O"
          },
          "CAS_N": {
            "physical_name": "ddr2_sdram_cas_n",
            "direction": "O"
          },
          "WE_N": {
            "physical_name": "ddr2_sdram_we_n",
            "direction": "O"
          },
          "CK_P": {
            "physical_name": "ddr2_sdram_ck_p",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_N": {
            "physical_name": "ddr2_sdram_ck_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "ddr2_sdram_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "ddr2_sdram_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "physical_name": "ddr2_sdram_dm",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddr2_sdram_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "usb_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "usb_uart_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "usb_uart_txd",
            "direction": "O"
          }
        }
      },
      "dual_seven_seg_led_disp": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "dual_seven_seg_led_disp_tri_o",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "seven_seg_led_an": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "seven_seg_led_an_tri_o",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "push_buttons_5bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "push_buttons_5bits_tri_i",
            "direction": "I",
            "left": "4",
            "right": "0"
          }
        }
      },
      "temp_sensor": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "temp_sensor_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "temp_sensor_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "temp_sensor_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "temp_sensor_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "temp_sensor_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "temp_sensor_sda_t",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "temp_reader_bd_CLK100MHZ",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "mig_7series": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "ip_revision": "1",
        "xci_name": "temp_reader_bd_mig_7series_0_0",
        "xci_path": "ip\\temp_reader_bd_mig_7series_0_0\\temp_reader_bd_mig_7series_0_0.xci",
        "inst_hier_path": "mig_7series",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "ddr2_sdram"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "7",
        "xci_name": "temp_reader_bd_util_ds_buf_0_0",
        "xci_path": "ip\\temp_reader_bd_util_ds_buf_0_0\\temp_reader_bd_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "BUFG"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "temp_reader_bd_clk_wiz_0_0",
        "xci_path": "ip\\temp_reader_bd_clk_wiz_0_0\\temp_reader_bd_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "114.829"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_MB"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_MIG"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "37",
        "xci_name": "temp_reader_bd_axi_uartlite_0_0",
        "xci_path": "ip\\temp_reader_bd_axi_uartlite_0_0\\temp_reader_bd_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_0",
        "parameters": {
          "UARTLITE_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_seven_seg": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "35",
        "xci_name": "temp_reader_bd_axi_gpio_0_0",
        "xci_path": "ip\\temp_reader_bd_axi_gpio_0_0\\temp_reader_bd_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_seven_seg",
        "parameters": {
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "GPIO2_BOARD_INTERFACE": {
            "value": "seven_seg_led_an"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "dual_seven_seg_led_disp"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_btns": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "35",
        "xci_name": "temp_reader_bd_axi_gpio_0_1",
        "xci_path": "ip\\temp_reader_bd_axi_gpio_0_1\\temp_reader_bd_axi_gpio_0_1.xci",
        "inst_hier_path": "axi_gpio_btns",
        "parameters": {
          "GPIO_BOARD_INTERFACE": {
            "value": "push_buttons_5bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "ip_revision": "9",
        "xci_name": "temp_reader_bd_axi_iic_0_0",
        "xci_path": "ip\\temp_reader_bd_axi_iic_0_0\\temp_reader_bd_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic_0",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "temp_sensor"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "ip_revision": "14",
        "xci_name": "temp_reader_bd_microblaze_0_0",
        "xci_path": "ip\\temp_reader_bd_microblaze_0_0\\temp_reader_bd_microblaze_0_0.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_CACHE_BYTE_SIZE": {
            "value": "16384"
          },
          "C_DCACHE_BYTE_SIZE": {
            "value": "32768"
          },
          "C_DCACHE_LINE_LEN": {
            "value": "8"
          },
          "C_DCACHE_VICTIMS": {
            "value": "8"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_ENABLE_CONVERSION": {
            "value": "0"
          },
          "C_ICACHE_LINE_LEN": {
            "value": "8"
          },
          "C_ICACHE_VICTIMS": {
            "value": "8"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_NUMBER_OF_RD_ADDR_BRK": {
            "value": "1"
          },
          "C_NUMBER_OF_WR_ADDR_BRK": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "9"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DC": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_IC": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > temp_reader_bd microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "temp_reader_bd_dlmb_v10_0",
            "xci_path": "ip\\temp_reader_bd_dlmb_v10_0\\temp_reader_bd_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "temp_reader_bd_ilmb_v10_0",
            "xci_path": "ip\\temp_reader_bd_ilmb_v10_0\\temp_reader_bd_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "25",
            "xci_name": "temp_reader_bd_dlmb_bram_if_cntlr_0",
            "xci_path": "ip\\temp_reader_bd_dlmb_bram_if_cntlr_0\\temp_reader_bd_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > temp_reader_bd microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "25",
            "xci_name": "temp_reader_bd_ilmb_bram_if_cntlr_0",
            "xci_path": "ip\\temp_reader_bd_ilmb_bram_if_cntlr_0\\temp_reader_bd_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "9",
            "xci_name": "temp_reader_bd_lmb_bram_0",
            "xci_path": "ip\\temp_reader_bd_lmb_bram_0\\temp_reader_bd_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "20",
        "xci_name": "temp_reader_bd_microblaze_0_axi_intc_0",
        "xci_path": "ip\\temp_reader_bd_microblaze_0_axi_intc_0\\temp_reader_bd_microblaze_0_axi_intc_0.xci",
        "inst_hier_path": "microblaze_0_axi_intc",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "temp_reader_bd_microblaze_0_xlconcat_0",
        "xci_path": "ip\\temp_reader_bd_microblaze_0_xlconcat_0\\temp_reader_bd_microblaze_0_xlconcat_0.xci",
        "inst_hier_path": "microblaze_0_xlconcat",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "27",
        "xci_name": "temp_reader_bd_mdm_1_0",
        "xci_path": "ip\\temp_reader_bd_mdm_1_0\\temp_reader_bd_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "rst_clk_wiz_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "temp_reader_bd_rst_clk_wiz_0_100M_0",
        "xci_path": "ip\\temp_reader_bd_rst_clk_wiz_0_100M_0\\temp_reader_bd_rst_clk_wiz_0_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_0_100M"
      },
      "perif_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "25",
        "xci_name": "temp_reader_bd_smartconnect_0_1",
        "xci_path": "ip\\temp_reader_bd_smartconnect_0_1\\temp_reader_bd_smartconnect_0_1.xci",
        "inst_hier_path": "perif_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "rst_mig_7series": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "temp_reader_bd_proc_sys_reset_0_0",
        "xci_path": "ip\\temp_reader_bd_proc_sys_reset_0_0\\temp_reader_bd_proc_sys_reset_0_0.xci",
        "inst_hier_path": "rst_mig_7series"
      },
      "ram_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "25",
        "xci_name": "temp_reader_bd_smartconnect_0_3",
        "xci_path": "ip\\temp_reader_bd_smartconnect_0_3\\temp_reader_bd_smartconnect_0_3.xci",
        "inst_hier_path": "ram_interconnect",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "2"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "dual_seven_seg_led_disp",
          "axi_gpio_seven_seg/GPIO"
        ]
      },
      "axi_gpio_0_GPIO1": {
        "interface_ports": [
          "push_buttons_5bits",
          "axi_gpio_btns/GPIO"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "seven_seg_led_an",
          "axi_gpio_seven_seg/GPIO2"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "temp_sensor",
          "axi_iic_0/IIC"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "microblaze_0_M_AXI_DC": {
        "interface_ports": [
          "ram_interconnect/S00_AXI",
          "microblaze_0/M_AXI_DC"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "perif_interconnect/S00_AXI"
        ]
      },
      "microblaze_0_M_AXI_IC": {
        "interface_ports": [
          "ram_interconnect/S01_AXI",
          "microblaze_0/M_AXI_IC"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "mig_7series_0_DDR2": {
        "interface_ports": [
          "ddr2_sdram",
          "mig_7series/DDR2"
        ]
      },
      "perif_interconnect_M01_AXI": {
        "interface_ports": [
          "perif_interconnect/M01_AXI",
          "axi_gpio_btns/S_AXI"
        ]
      },
      "perif_interconnect_M02_AXI": {
        "interface_ports": [
          "perif_interconnect/M02_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "perif_interconnect_M03_AXI": {
        "interface_ports": [
          "perif_interconnect/M03_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "perif_interconnect_M04_AXI": {
        "interface_ports": [
          "perif_interconnect/M04_AXI",
          "axi_gpio_seven_seg/S_AXI"
        ]
      },
      "ram_interconnect_M00_AXI": {
        "interface_ports": [
          "ram_interconnect/M00_AXI",
          "mig_7series/S_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "perif_interconnect/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      }
    },
    "nets": {
      "CLK100MHZ_1": {
        "ports": [
          "CLK100MHZ",
          "util_ds_buf_0/BUFG_I"
        ]
      },
      "axi_gpio_seven_seg_ip2intc_irpt": {
        "ports": [
          "axi_gpio_seven_seg/ip2intc_irpt",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "microblaze_0_xlconcat/In2"
        ]
      },
      "clk_wiz_0_clk_MIG": {
        "ports": [
          "clk_wiz_0/clk_MIG",
          "mig_7series/clk_ref_i"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_0_100M/dcm_locked"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_0_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_0/clk_MB",
          "microblaze_0/Clk",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_intc/processor_clk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_clk_wiz_0_100M/slowest_sync_clk",
          "perif_interconnect/aclk",
          "axi_gpio_btns/s_axi_aclk",
          "axi_gpio_seven_seg/s_axi_aclk",
          "axi_iic_0/s_axi_aclk",
          "axi_uartlite_0/s_axi_aclk",
          "ram_interconnect/aclk1"
        ]
      },
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "mig_7series_mmcm_locked": {
        "ports": [
          "mig_7series/mmcm_locked",
          "rst_mig_7series/dcm_locked"
        ]
      },
      "mig_7series_ui_clk": {
        "ports": [
          "mig_7series/ui_clk",
          "rst_mig_7series/slowest_sync_clk",
          "ram_interconnect/aclk"
        ]
      },
      "mig_7series_ui_clk_sync_rst": {
        "ports": [
          "mig_7series/ui_clk_sync_rst",
          "rst_mig_7series/ext_reset_in"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "mig_7series/sys_rst",
          "clk_wiz_0/resetn",
          "rst_clk_wiz_0_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_0_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_0_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_100M/peripheral_aresetn",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "perif_interconnect/aresetn",
          "axi_gpio_btns/s_axi_aresetn",
          "axi_gpio_seven_seg/s_axi_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn"
        ]
      },
      "rst_mig_7series_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series/peripheral_aresetn",
          "mig_7series/aresetn"
        ]
      },
      "util_ds_buf_0_BUFG_O": {
        "ports": [
          "util_ds_buf_0/BUFG_O",
          "mig_7series/sys_clk_i",
          "clk_wiz_0/clk_in1"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_btns_Reg": {
                "address_block": "/axi_gpio_btns/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_seven_seg_Reg": {
                "address_block": "/axi_gpio_seven_seg/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_memaddr": {
                "address_block": "/mig_7series/memmap/memaddr",
                "offset": "0x80000000",
                "range": "128M"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_mig_7series_memaddr": {
                "address_block": "/mig_7series/memmap/memaddr",
                "offset": "0x80000000",
                "range": "128M"
              }
            }
          }
        }
      }
    }
  }
}