============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Feb 20 2023  12:19:46 am
  Module:                 extend
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                        Leakage  Leakage 
     Type      Instances  Area Area % Power (nW) Power % 
---------------------------------------------------------
inverter              35 0.000    0.0      0.371    14.6 
logic                 76 0.000    0.0      2.169    85.4 
physical_cells         0 0.000    0.0      0.000     0.0 
---------------------------------------------------------
total                111 0.000    0.0      2.540   100.0 

