Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jun 21 15:27:03 2020
| Host         : DESKTOP-B38P1G4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Zynq_System_wrapper_timing_summary_routed.rpt -rpx Zynq_System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Zynq_System_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.384        0.000                      0                  210        0.203        0.000                      0                  210        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.384        0.000                      0                  210        0.203        0.000                      0                  210        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.596ns (32.491%)  route 3.316ns (67.509%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.756     3.888    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y1          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.456     4.344 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.823     5.166    Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.290    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.840 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.840    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.954 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.954    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.068    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2/CO[3]
                         net (fo=35, routed)          1.247     7.429    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2_n_0
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.553 r  Zynq_System_i/LogicSignalOut_0/inst/i[0]_i_1/O
                         net (fo=32, routed)          1.247     8.800    Zynq_System_i/LogicSignalOut_0/inst/i
    SLICE_X38Y3          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.578    13.428    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X38Y3          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[0]/C
                         clock pessimism              0.434    13.862    
                         clock uncertainty           -0.154    13.708    
    SLICE_X38Y3          FDRE (Setup_fdre_C_R)       -0.524    13.184    Zynq_System_i/LogicSignalOut_0/inst/i_reg[0]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.596ns (32.491%)  route 3.316ns (67.509%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.756     3.888    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y1          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.456     4.344 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.823     5.166    Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.290    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.840 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.840    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.954 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.954    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.068    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2/CO[3]
                         net (fo=35, routed)          1.247     7.429    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2_n_0
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.553 r  Zynq_System_i/LogicSignalOut_0/inst/i[0]_i_1/O
                         net (fo=32, routed)          1.247     8.800    Zynq_System_i/LogicSignalOut_0/inst/i
    SLICE_X38Y3          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.578    13.428    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X38Y3          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[1]/C
                         clock pessimism              0.434    13.862    
                         clock uncertainty           -0.154    13.708    
    SLICE_X38Y3          FDRE (Setup_fdre_C_R)       -0.524    13.184    Zynq_System_i/LogicSignalOut_0/inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.596ns (32.491%)  route 3.316ns (67.509%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.756     3.888    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y1          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.456     4.344 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.823     5.166    Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.290    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.840 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.840    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.954 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.954    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.068    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2/CO[3]
                         net (fo=35, routed)          1.247     7.429    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2_n_0
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.553 r  Zynq_System_i/LogicSignalOut_0/inst/i[0]_i_1/O
                         net (fo=32, routed)          1.247     8.800    Zynq_System_i/LogicSignalOut_0/inst/i
    SLICE_X38Y3          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.578    13.428    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X38Y3          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[2]/C
                         clock pessimism              0.434    13.862    
                         clock uncertainty           -0.154    13.708    
    SLICE_X38Y3          FDRE (Setup_fdre_C_R)       -0.524    13.184    Zynq_System_i/LogicSignalOut_0/inst/i_reg[2]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.596ns (32.491%)  route 3.316ns (67.509%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.756     3.888    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y1          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.456     4.344 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.823     5.166    Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.290    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.840 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.840    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.954 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.954    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.068    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2/CO[3]
                         net (fo=35, routed)          1.247     7.429    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2_n_0
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.553 r  Zynq_System_i/LogicSignalOut_0/inst/i[0]_i_1/O
                         net (fo=32, routed)          1.247     8.800    Zynq_System_i/LogicSignalOut_0/inst/i
    SLICE_X38Y3          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.578    13.428    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X38Y3          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[3]/C
                         clock pessimism              0.434    13.862    
                         clock uncertainty           -0.154    13.708    
    SLICE_X38Y3          FDRE (Setup_fdre_C_R)       -0.524    13.184    Zynq_System_i/LogicSignalOut_0/inst/i_reg[3]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.596ns (33.451%)  route 3.175ns (66.549%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.756     3.888    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y1          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.456     4.344 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.823     5.166    Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.290    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.840 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.840    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.954 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.954    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.068    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2/CO[3]
                         net (fo=35, routed)          1.247     7.429    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2_n_0
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.553 r  Zynq_System_i/LogicSignalOut_0/inst/i[0]_i_1/O
                         net (fo=32, routed)          1.106     8.659    Zynq_System_i/LogicSignalOut_0/inst/i
    SLICE_X38Y4          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.578    13.428    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X38Y4          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[4]/C
                         clock pessimism              0.434    13.862    
                         clock uncertainty           -0.154    13.708    
    SLICE_X38Y4          FDRE (Setup_fdre_C_R)       -0.524    13.184    Zynq_System_i/LogicSignalOut_0/inst/i_reg[4]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.596ns (33.451%)  route 3.175ns (66.549%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.756     3.888    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y1          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.456     4.344 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.823     5.166    Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.290    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.840 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.840    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.954 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.954    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.068    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2/CO[3]
                         net (fo=35, routed)          1.247     7.429    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2_n_0
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.553 r  Zynq_System_i/LogicSignalOut_0/inst/i[0]_i_1/O
                         net (fo=32, routed)          1.106     8.659    Zynq_System_i/LogicSignalOut_0/inst/i
    SLICE_X38Y4          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.578    13.428    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X38Y4          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[5]/C
                         clock pessimism              0.434    13.862    
                         clock uncertainty           -0.154    13.708    
    SLICE_X38Y4          FDRE (Setup_fdre_C_R)       -0.524    13.184    Zynq_System_i/LogicSignalOut_0/inst/i_reg[5]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.596ns (33.451%)  route 3.175ns (66.549%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.756     3.888    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y1          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.456     4.344 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.823     5.166    Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.290    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.840 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.840    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.954 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.954    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.068    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2/CO[3]
                         net (fo=35, routed)          1.247     7.429    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2_n_0
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.553 r  Zynq_System_i/LogicSignalOut_0/inst/i[0]_i_1/O
                         net (fo=32, routed)          1.106     8.659    Zynq_System_i/LogicSignalOut_0/inst/i
    SLICE_X38Y4          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.578    13.428    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X38Y4          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[6]/C
                         clock pessimism              0.434    13.862    
                         clock uncertainty           -0.154    13.708    
    SLICE_X38Y4          FDRE (Setup_fdre_C_R)       -0.524    13.184    Zynq_System_i/LogicSignalOut_0/inst/i_reg[6]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.596ns (33.451%)  route 3.175ns (66.549%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.756     3.888    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y1          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.456     4.344 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.823     5.166    Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.290    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.840 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.840    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.954 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.954    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.068    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2/CO[3]
                         net (fo=35, routed)          1.247     7.429    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2_n_0
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.553 r  Zynq_System_i/LogicSignalOut_0/inst/i[0]_i_1/O
                         net (fo=32, routed)          1.106     8.659    Zynq_System_i/LogicSignalOut_0/inst/i
    SLICE_X38Y4          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.578    13.428    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X38Y4          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[7]/C
                         clock pessimism              0.434    13.862    
                         clock uncertainty           -0.154    13.708    
    SLICE_X38Y4          FDRE (Setup_fdre_C_R)       -0.524    13.184    Zynq_System_i/LogicSignalOut_0/inst/i_reg[7]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.596ns (33.560%)  route 3.160ns (66.440%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.756     3.888    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y1          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.456     4.344 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.823     5.166    Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.290    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.840 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.840    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.954 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.954    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.068    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2/CO[3]
                         net (fo=35, routed)          1.247     7.429    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2_n_0
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.553 r  Zynq_System_i/LogicSignalOut_0/inst/i[0]_i_1/O
                         net (fo=32, routed)          1.090     8.644    Zynq_System_i/LogicSignalOut_0/inst/i
    SLICE_X38Y6          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.578    13.428    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X38Y6          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[12]/C
                         clock pessimism              0.434    13.862    
                         clock uncertainty           -0.154    13.708    
    SLICE_X38Y6          FDRE (Setup_fdre_C_R)       -0.524    13.184    Zynq_System_i/LogicSignalOut_0/inst/i_reg[12]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/i_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.596ns (33.560%)  route 3.160ns (66.440%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.756     3.888    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y1          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.456     4.344 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.823     5.166    Zynq_System_i/LogicSignalOut_0/inst/count_reg[3]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.290    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_i_7_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.840 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.840    Zynq_System_i/LogicSignalOut_0/inst/count1_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.954 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.954    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.068    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2/CO[3]
                         net (fo=35, routed)          1.247     7.429    Zynq_System_i/LogicSignalOut_0/inst/count1_carry__2_n_0
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.553 r  Zynq_System_i/LogicSignalOut_0/inst/i[0]_i_1/O
                         net (fo=32, routed)          1.090     8.644    Zynq_System_i/LogicSignalOut_0/inst/i
    SLICE_X38Y6          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.578    13.428    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X38Y6          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/i_reg[13]/C
                         clock pessimism              0.434    13.862    
                         clock uncertainty           -0.154    13.708    
    SLICE_X38Y6          FDRE (Setup_fdre_C_R)       -0.524    13.184    Zynq_System_i/LogicSignalOut_0/inst/i_reg[13]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  4.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/hour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/hour_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.811%)  route 0.132ns (41.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.595     1.514    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X41Y1          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/hour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Zynq_System_i/LogicSignalOut_0/inst/hour_reg[1]/Q
                         net (fo=20, routed)          0.132     1.788    Zynq_System_i/LogicSignalOut_0/inst/hour[1]
    SLICE_X40Y1          LUT3 (Prop_lut3_I2_O)        0.048     1.836 r  Zynq_System_i/LogicSignalOut_0/inst/hour[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    Zynq_System_i/LogicSignalOut_0/inst/hour[2]_i_1_n_0
    SLICE_X40Y1          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/hour_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.864     1.902    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X40Y1          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/hour_reg[2]/C
                         clock pessimism             -0.374     1.527    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.105     1.632    Zynq_System_i/LogicSignalOut_0/inst/hour_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/second_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/second_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.018%)  route 0.143ns (42.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.590     1.509    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X36Y11         FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/second_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Zynq_System_i/LogicSignalOut_0/inst/second_reg[0]/Q
                         net (fo=8, routed)           0.143     1.794    Zynq_System_i/LogicSignalOut_0/inst/second[0]
    SLICE_X37Y11         LUT5 (Prop_lut5_I2_O)        0.049     1.843 r  Zynq_System_i/LogicSignalOut_0/inst/second[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    Zynq_System_i/LogicSignalOut_0/inst/second[3]_i_1_n_0
    SLICE_X37Y11         FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/second_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.859     1.897    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y11         FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/second_reg[3]/C
                         clock pessimism             -0.374     1.522    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.107     1.629    Zynq_System_i/LogicSignalOut_0/inst/second_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/second_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/second_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.590     1.509    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X36Y11         FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/second_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Zynq_System_i/LogicSignalOut_0/inst/second_reg[0]/Q
                         net (fo=8, routed)           0.142     1.793    Zynq_System_i/LogicSignalOut_0/inst/second[0]
    SLICE_X37Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.838 r  Zynq_System_i/LogicSignalOut_0/inst/second[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    Zynq_System_i/LogicSignalOut_0/inst/second[1]_i_1_n_0
    SLICE_X37Y11         FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/second_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.859     1.897    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y11         FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/second_reg[1]/C
                         clock pessimism             -0.374     1.522    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.091     1.613    Zynq_System_i/LogicSignalOut_0/inst/second_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/second_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/second_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.590     1.509    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X36Y11         FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/second_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Zynq_System_i/LogicSignalOut_0/inst/second_reg[0]/Q
                         net (fo=8, routed)           0.143     1.794    Zynq_System_i/LogicSignalOut_0/inst/second[0]
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.839 r  Zynq_System_i/LogicSignalOut_0/inst/second[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    Zynq_System_i/LogicSignalOut_0/inst/second[2]_i_1_n_0
    SLICE_X37Y11         FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/second_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.859     1.897    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y11         FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/second_reg[2]/C
                         clock pessimism             -0.374     1.522    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.092     1.614    Zynq_System_i/LogicSignalOut_0/inst/second_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/hour_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/hour_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.295%)  route 0.157ns (45.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.595     1.514    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X41Y2          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/hour_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Zynq_System_i/LogicSignalOut_0/inst/hour_reg[0]/Q
                         net (fo=16, routed)          0.157     1.812    Zynq_System_i/LogicSignalOut_0/inst/hour[0]
    SLICE_X40Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.857 r  Zynq_System_i/LogicSignalOut_0/inst/hour[5]_i_1/O
                         net (fo=1, routed)           0.000     1.857    Zynq_System_i/LogicSignalOut_0/inst/hour[5]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/hour_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.864     1.902    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X40Y2          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/hour_reg[5]/C
                         clock pessimism             -0.374     1.527    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.091     1.618    Zynq_System_i/LogicSignalOut_0/inst/hour_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/min_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/min_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.189ns (50.006%)  route 0.189ns (49.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.592     1.511    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X39Y3          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Zynq_System_i/LogicSignalOut_0/inst/min_reg[1]/Q
                         net (fo=21, routed)          0.189     1.841    Zynq_System_i/LogicSignalOut_0/inst/min[1]
    SLICE_X39Y5          LUT5 (Prop_lut5_I1_O)        0.048     1.889 r  Zynq_System_i/LogicSignalOut_0/inst/min[3]_i_1/O
                         net (fo=1, routed)           0.000     1.889    Zynq_System_i/LogicSignalOut_0/inst/min[3]_i_1_n_0
    SLICE_X39Y5          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.861     1.899    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X39Y5          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/min_reg[3]/C
                         clock pessimism             -0.371     1.527    
    SLICE_X39Y5          FDRE (Hold_fdre_C_D)         0.107     1.634    Zynq_System_i/LogicSignalOut_0/inst/min_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.591     1.510    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y7          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[27]/Q
                         net (fo=3, routed)           0.118     1.769    Zynq_System_i/LogicSignalOut_0/inst/count_reg[27]
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    Zynq_System_i/LogicSignalOut_0/inst/count_reg[24]_i_1_n_4
    SLICE_X37Y7          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.860     1.898    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y7          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[27]/C
                         clock pessimism             -0.387     1.510    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.105     1.615    Zynq_System_i/LogicSignalOut_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.592     1.511    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y4          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[15]/Q
                         net (fo=3, routed)           0.119     1.772    Zynq_System_i/LogicSignalOut_0/inst/count_reg[15]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    Zynq_System_i/LogicSignalOut_0/inst/count_reg[12]_i_1_n_4
    SLICE_X37Y4          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.861     1.899    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y4          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[15]/C
                         clock pessimism             -0.387     1.511    
    SLICE_X37Y4          FDRE (Hold_fdre_C_D)         0.105     1.616    Zynq_System_i/LogicSignalOut_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.592     1.511    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y5          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[19]/Q
                         net (fo=3, routed)           0.119     1.772    Zynq_System_i/LogicSignalOut_0/inst/count_reg[19]
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    Zynq_System_i/LogicSignalOut_0/inst/count_reg[16]_i_1_n_4
    SLICE_X37Y5          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.861     1.899    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y5          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[19]/C
                         clock pessimism             -0.387     1.511    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.105     1.616    Zynq_System_i/LogicSignalOut_0/inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Zynq_System_i/LogicSignalOut_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_System_i/LogicSignalOut_0/inst/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.592     1.511    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y3          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.773    Zynq_System_i/LogicSignalOut_0/inst/count_reg[11]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    Zynq_System_i/LogicSignalOut_0/inst/count_reg[8]_i_1_n_4
    SLICE_X37Y3          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    Zynq_System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.861     1.899    Zynq_System_i/LogicSignalOut_0/inst/clk
    SLICE_X37Y3          FDRE                                         r  Zynq_System_i/LogicSignalOut_0/inst/count_reg[11]/C
                         clock pessimism             -0.387     1.511    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.105     1.616    Zynq_System_i/LogicSignalOut_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zynq_System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Zynq_System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y5     Zynq_System_i/LogicSignalOut_0/inst/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y5     Zynq_System_i/LogicSignalOut_0/inst/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y5     Zynq_System_i/LogicSignalOut_0/inst/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y1     Zynq_System_i/LogicSignalOut_0/inst/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y6     Zynq_System_i/LogicSignalOut_0/inst/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y6     Zynq_System_i/LogicSignalOut_0/inst/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y6     Zynq_System_i/LogicSignalOut_0/inst/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y6     Zynq_System_i/LogicSignalOut_0/inst/count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y7     Zynq_System_i/LogicSignalOut_0/inst/count_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y5     Zynq_System_i/LogicSignalOut_0/inst/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y5     Zynq_System_i/LogicSignalOut_0/inst/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y5     Zynq_System_i/LogicSignalOut_0/inst/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y6     Zynq_System_i/LogicSignalOut_0/inst/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y6     Zynq_System_i/LogicSignalOut_0/inst/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y6     Zynq_System_i/LogicSignalOut_0/inst/count_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y6     Zynq_System_i/LogicSignalOut_0/inst/count_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y7     Zynq_System_i/LogicSignalOut_0/inst/count_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y3     Zynq_System_i/LogicSignalOut_0/inst/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y3     Zynq_System_i/LogicSignalOut_0/inst/i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y5     Zynq_System_i/LogicSignalOut_0/inst/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y5     Zynq_System_i/LogicSignalOut_0/inst/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y5     Zynq_System_i/LogicSignalOut_0/inst/count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y1     Zynq_System_i/LogicSignalOut_0/inst/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y6     Zynq_System_i/LogicSignalOut_0/inst/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y6     Zynq_System_i/LogicSignalOut_0/inst/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y6     Zynq_System_i/LogicSignalOut_0/inst/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y6     Zynq_System_i/LogicSignalOut_0/inst/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y7     Zynq_System_i/LogicSignalOut_0/inst/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y3     Zynq_System_i/LogicSignalOut_0/inst/count_reg[9]/C



