[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DRV8412DDWR production of TEXAS INSTRUMENTS from the text:GVDD\nGVDDPVDD\nPVDDMM\nControllerRESET_AB\nPWM_B\nOC_ADJ\nGNDGND_A\nGND_B\nOUT_B\nPVDD_B\nAGND\nVREG\nM3\nM2BST_B\nBST_C\nPVDD_C\nOUT_C\nRESET_CD\nPWM_D\nVDD\nGVDD_COUT_D\nPVDD_D\nBST_D\nGVDD_DPWM_C GND_DM1 GND_CGVDD_B\nOTW\nFAULT\nPWM_AGVDD_A\nBST_A\nPVDD_A\nOUT_A\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nDRV84x2 DualFull-Bridge PWMMotor Driver\n11Features\n1•High-Efficiency Power Stage (upto97%) With\nLow RDS(on) MOSFETs (110 mΩatTJ=25°C)\n•Operating Supply Voltage upto52V\n•DRV8412 (Power Pad Down): upto2×3-A\nContinuous Output Current (2×6-APeak) inDual\nFull-Bridge Mode or6-AContinuous Current in\nParallel Mode (12-A Peak)\n•DRV8432 (Power Pad Up): upto2×7-A\nContinuous Output Current (2×12-A Peak) in\nDual Full-Bridge Mode or14-A Continuous\nCurrent inParallel Mode (24-A Peak)\n•PWM Operating Frequency upto500kHz\n•Integrated Self-Protection Circuits Including\nUndervoltage, Overtemperature, Overload, and\nShort Circuit\n•Programmable Cycle-by-Cycle Current Limit\nProtection\n•Independent Supply andGround Pins forEach\nHalf Bridge\n•Intelligent Gate Drive andCross Conduction\nPrevention\n•NoExternal Snubber orSchottky Diode is\nRequired\n2Applications\n•Brushed DCandStepper Motors\n•Three-Phase Permanent Magnet Synchronous\nMotors\n•Robotic andHaptic Control System\n•Actuators andPumps\n•Precision Instruments\n•TEC Drivers\n•LED Lighting Drivers\n3Description\nTheDRV841x2 arehigh-performance, integrated dual\nfull-bridge motor driver with anadvanced protection\nsystem.\nBecause ofthelowRDS(on) oftheH-Bridge MOSFETs\nand intelligent gate drive design, theefficiency of\nthese motor drivers can beupto97%. This high\nefficiency enables theuseofsmaller power supplies\nand heatsinks, and thedevices aregood candidates\nforenergy-efficient applications.The DRV841x2 requires twopower supplies, one at\n12VforGVDD andVDD, andanother upto50Vfor\nPVDD. The DRV841x2 canoperate atupto500-kHz\nswitching frequency while still maintaining precise\ncontrol andhigh efficiency. The devices also have an\ninnovative protection system safeguarding thedevice\nagainst awide range offault conditions that could\ndamage thesystem. These safeguards are short-\ncircuit protection, overcurrent protection, undervoltage\nprotection, and two-stage thermal protection. The\nDRV841x2 hasacurrent-limiting circuit that prevents\ndevice shutdown during load transients such asmotor\nstart-up. Aprogrammable overcurrent detector allows\nadjustable current limit and protection level tomeet\ndifferent motor requirements.\nThe DRV841x2 has unique independent supply and\nground pins foreach half-bridge. These pins make it\npossible toprovide current measurement through\nexternal shunt resistor and support multiple motors\nwith different power supply voltage requirements.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nDRV8412 HTSSOP (44) 14.00 mmx6.10 mm\nDRV8432 HSSOP (36) 15.90 mmx11.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Application Diagram\n2DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 6\n6.1 Absolute Maximum Ratings ...................................... 6\n6.2 ESD Ratings ............................................................ 6\n6.3 Recommended Operating Conditions ....................... 6\n6.4 Thermal Information .................................................. 7\n6.5 Package Heat Dissipation Ratings ............................ 7\n6.6 Package Power Deratings (DRV8412) ..................... 7\n6.7 Electrical Characteristics ........................................... 8\n6.8 Typical Characteristics .............................................. 9\n7Detailed Description ............................................ 10\n7.1 Overview ................................................................. 10\n7.2 Functional Block Diagram ....................................... 11\n7.3 Feature Description ................................................. 12\n7.4 Device Functional Modes ........................................ 158Application andImplementation ........................ 17\n8.1 Application Information ............................................ 17\n8.2 Typical Applications ................................................ 17\n9Power Supply Recommendations ...................... 24\n9.1 Bulk Capacitance .................................................... 24\n9.2 Power Supplies ....................................................... 24\n9.3 System Power-Up andPower-Down Sequence .....25\n9.4 System Design Recommendations ......................... 25\n10Layout ................................................................... 27\n10.1 Layout Guidelines ................................................. 27\n10.2 Layout Example .................................................... 27\n10.3 Thermal Considerations ........................................ 30\n11Device andDocumentation Support ................. 32\n11.1 Related Links ........................................................ 32\n11.2 Trademarks ........................................................... 32\n11.3 Electrostatic Discharge Caution ............................ 32\n11.4 Glossary ................................................................ 32\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 32\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(January 2014) toRevision G Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\nChanges from Revision E(October 2013) toRevision F Page\n•Changed GND_A, GND_B, GND_C, andGND_D pins description toremove text"requires close decoupling\ncapacitor toground "................................................................................................................................................................ 4\n•Changed thetON_MIN description toinclude "forcharging theBootstrap capacitor "................................................................ 6\n•Added texttotheOvercurrent (OC) Protection section -"Itisimportant tonote... "............................................................ 13\nChanges from Revision D(July 2011) toRevision E Page\n•Added lastsentence indescription ofThermal Pad inPinFunctions table. .......................................................................... 5\n•Added THERMAL INFORMATION table ................................................................................................................................ 7\n•Added anew paragraph inDIFFERENT OPERATIONAL MODES section: Inoperation modes.....DC logic level. ........... 15\nChanges from Revision C(May 2010) toRevision D Page\n•Changed from 80mΩto110mΩinfirstFeature ................................................................................................................... 1\n•Changed from 50Vto52Vinsecond Feature ...................................................................................................................... 1\n•Deleted (70VAbsolute Maximum) from second Feature ...................................................................................................... 1\n•Added LED Lighting Drivers toApplications ........................................................................................................................... 1\n•Added Includes metallization bond wire andpinresistance toRDS(on) testconditions ........................................................... 8\n•Changed RDS(on) typfrom 80mΩto110mΩ.......................................................................................................................... 8\n3DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated•Added textto5thparagraph ofOvercurrent (OC) Protection section .................................................................................. 13\n•Deleted Output Inductor Selection section andmoved information intoOvercurrent (OC) Protection section .................... 13\n•Changed Figure 8................................................................................................................................................................. 17\n•Changed Figure 16.............................................................................................................................................................. 21\n•Deleted Application Diagram Example forThree Phase PMSM PVDD Sense Operation andApplication Diagram\nExample forThree Phase PMSM GND Sense Operation figures ........................................................................................ 22\n•Added Figure 18.................................................................................................................................................................. 23\n•Changed Figure 20.............................................................................................................................................................. 28\nChanges from Revision B(Jan 2010) toRevision C Page\n•Deleted allDRV8422 related descriptions from thisdata sheet ............................................................................................. 1\n•Changed DRV8432 pinout ...................................................................................................................................................... 4\n•Added Thermal Pad andHeat slug rows toendofPinFunctions table. Also added T=thermal innote ............................... 5\n•Added second paragraph toBootstrap Capacitor....section ................................................................................................. 12\n•Deleted orGVDD undervoltage from DEVICE RESET section second paragraph ............................................................. 14\nChanges from Revision A(December 2009) toRevision B Page\n•Added TA=125°Cpower rating of1.0Wtopackage power deratings table ........................................................................ 7\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22GVDD_C\nVDD\nNC\nNC\nPWM_D\nRESET_CD\nPWM_C\nOC_ADJGNDAGNDVREGM3M2M1\nPWM_B\nRESET_AB\nPWM_A\nNCFAULT\nNC\nOTW\nGVDD_BDRV8412\nDDW Package\n(Top View)\nGVDD_D\nBST_D\nNC\nPVDD_D\nPVDD_D\nOUT_D\nGND_D\nGND_C\nOUT_C\nPVDD_C\nBST_C\nBST_B\nPVDD_B\nOUT_B\nGND_B\nGND_A\nOUT_A\nPVDD_A\nPVDD_A\nNC\nBST_A\nGVDD_A44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\n24\n231\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n1836\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\n24\n23\n22\n21\n20\n19GVDD_B\nFAULT\nRESET_AB\nRESET_CDPWM_B\nPWM_DPWM_COTW\nGNDPWM_A\nAGNDOC_ADJ\nM3\nVDD\nGVDD_CVREG\nM2\nM1GVDD_A\nBST_A\nPVDD_A\nOUT_A\nGND_A\nGND_B\nOUT_B\nPVDD_B\nBST_B\nPVDD_CBST_C\nOUT_C\nGND_C\nGND_D\nOUT_D\nPVDD_D\nBST_D\nGVDD_DDRV8432\nDKD Package\n(Top View)\n4DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated(1) I=input, O=output, P=power, T=thermal5PinConfiguration andFunctions\nPinFunctions\nPIN\nI/OTYPE(1)DESCRIPTION\nNAME DRV8412 DRV8432\nAGND 12 9 P Analog ground\nBST_A 24 35 P High side bootstrap supply (BST), external capacitor toOUT_A required\nBST_B 33 28 P High side bootstrap supply (BST), external capacitor toOUT_B required\nBST_C 34 27 P High side bootstrap supply (BST), external capacitor toOUT_C required\nBST_D 43 20 P High side bootstrap supply (BST), external capacitor toOUT_D required\nGND 13 8 P Ground\nGND_A 29 32 P Power ground forhalf-bridge A\nGND_B 30 31 P Power ground forhalf-bridge B\nGND_C 37 24 P Power ground forhalf-bridge C\nGND_D 38 23 P Power ground forhalf-bridge D\nGVDD_A 23 36 P Gate-drive voltage supply\nGVDD_B 22 1 P Gate-drive voltage supply\nGVDD_C 1 18 P Gate-drive voltage supply\nGVDD_D 44 19 P Gate-drive voltage supply\nM1 8 13 I Mode selection pin\nM2 9 12 I Mode selection pin\nM3 10 11 I Reserved mode selection pin,AGND connection isrecommended\nNC 3,4,19,20,25,42 — — Noconnection pin.Ground connection isrecommended\nOC_ADJ 14 7 O Analog overcurrent programming pin,requires resistor toAGND\nOTW 21 2 O Overtemperature warning signal, open-drain, active-low. Aninternal pullup resistor\ntoVREG (3.3V)isprovided onoutput. Level compliance for5-Vlogic canbe\nobtained byadding external pullup resistor to5V\nOUT_A 28 33 O Output, half-bridge A\nOUT_B 31 30 O Output, half-bridge B\nOUT_C 36 25 O Output, half-bridge C\n5DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/OTYPE(1)DESCRIPTION\nNAME DRV8412 DRV8432\nOUT_D 39 22 O Output, half-bridge D\nPVDD_A 26,27 34 P Power supply input forhalf-bridge Arequires close decoupling capacitor toground.\nPVDD_B 32 29 P Power supply input forhalf-bridge Brequires close decoupling capacitor togound.\nPVDD_C 35 26 P Power supply input forhalf-bridge Crequires close decoupling capacitor toground.\nPVDD_D 40,41 21 P Power supply input forhalf-bridge Drequires close decoupling capacitor toground.\nPWM_A 17 4 I Input signal forhalf-bridge A\nPWM_B 15 6 I Input signal forhalf-bridge B\nPWM_C 7 14 I Input signal forhalf-bridge C\nPWM_D 5 16 I Input signal forhalf-bridge D\nRESET_AB 16 5 I Reset signal forhalf-bridge Aandhalf-bridge B,active-low\nRESET_CD 6 15 I Reset signal forhalf-bridge Candhalf-bridge D,active-low\nFAULT 18 3 O Fault signal, open-drain, active-low. Aninternal pullup resistor toVREG (3.3V)is\nprovided onoutput. Level compliance for5-Vlogic canbeobtained byadding\nexternal pullup resistor to5V\nVDD 2 17 P Power supply fordigital voltage regulator requires capacitor toground for\ndecoupling.\nVREG 11 10 P Digital regulator supply filter pinrequires 0.1-μFcapacitor toAGND.\nTHERMAL PAD — N/A T Solder theexposed thermal padtothelanding padonthepcb. Connect landing\npadtobottom side ofpcbthrough viaforbetter thermal dissipation. This padshould\nbeconnected toGND.\nHEAT SLUG N/A — T Mount heat sink with thermal interface ontopoftheheat slug forbest thermal\nperformance.\nMode Selection Pins\nMODE PINS OUTPUT\nCONFIGURATIONDESCRIPTION\nM3 M2 M1\n0 0 0 2FBor4HBDual fullbridges (two PWM inputs each fullbridge) orfourhalfbridges with\ncycle-by-cycle current limit\n0 0 1 2FBor4HBDual fullbridges (two PWM inputs each fullbridge) orfourhalfbridges with\nOClatching shutdown (nocycle-by-cycle current limit)\n0 1 0 1PFB Parallel fullbridge with cycle-by-cycle current limit\n0 1 1 2FBDual fullbridges (one PWM input each fullbridge with complementary PWM\nonsecond halfbridge) with cycle-by-cycle current limit\n1 x x Reserved\n6DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) These arethemaximum allowed voltages fortransient spikes. Absolute maximum DCvoltages arelower.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVDD toGND –0.3 13.2 V\nGVDD_X toGND –0.3 13.2 V\nPVDD_X toGND_X(2)–0.3 70 V\nOUT_X toGND_X(2)–0.3 70 V\nBST_X toGND_X(2)–0.3 80 V\nTransient peak output current (per pin), pulse width limited by\ninternal overcurrent protection circuit16 A\nTransient peak output current forlatch shut down (per pin) 20 A\nVREG toAGND –0.3 4.2 V\nGND_X toGND –0.3 0.3 V\nGND toAGND –0.3 0.3 V\nPWM_X toGND –0.3 VREG+0.5 V\nOC_ADJ, M1,M2,M3toAGND –0.3 4.2 V\nRESET_X, FAULT, OTW toGND –0.3 7 V\nContinuous sink current (FAULT, OTW) 9 mA\nOperating junction temperature, TJ –40 150\n°C\nStorage temperature, Tstg –55 150\n(1) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeCharged device model (CDM), perJEDEC specification JESD22-C101,\nallpins(1) ±1500 V\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nPVDD_X Half bridge X(A,B,C,orD)DCsupply voltage 0 50 52.5\nV GVDD_X Supply forlogic regulators andgate-drive circuitry 10.8 12 13.2\nVDD Digital regulator supply voltage 10.8 12 13.2\nIO_PULSE Pulsed peak current peroutput pin(could belimited bythermal) 15 A\nIO Continuous current peroutput pin(DRV8432) 9 mA\nFSW PWM switching frequency 500 kHz\nROCP_CBC OCprogramming resistor range incycle-by-cycle current limit modes 24 200\nkΩ\nROCP_OCL OCprogramming resistor range inOClatching shutdown modes 22 200\nCBST Bootstrap capacitor range 33 220 nF\ntON_MIN Minimum PWM pulse duration, lowside, forcharging theBootstrap capacitor 50 ns\nTA Operating ambient temperature –40 85 °C\n7DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated(1) formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)DRV8412 DRV8432\nUNITDDW\nPACKAGEDKD\nPACKAGE\n44PINS 36PINS\nRθJA Junction-to-ambient thermal resistance 24.513.3\n(with heat sink)\n°C/WRθJC(top) Junction-to-case (top) thermal resistance 7.8 0.4\nRθJB Junction-to-board thermal resistance 5.5 13.3\nψJT Junction-to-top characterization parameter 0.1 0.4\nψJB Junction-to-board characterization parameter 5.4 13.3\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0.2 N/A\n6.5 Package Heat Dissipation Ratings\nPARAMETER DRV8412 DRV8432\nRθJC,junction-to-case (power pad/heat slug) thermal\nresistance1.1°C/W 0.9°C/W\nRθJA,junction-to-ambient thermal resistance 25°C/WThis device isnotintended tobeused without a\nheatsink. Therefore, RθJAisnotspecified. See the\nThermal Information section.\nExposed power pad/heat slug area 34mm280mm2\n(1) Based onEVM board layout6.6 Package Power Deratings (DRV8412)(1)\nPACKAGETA=25°C\nPOWER\nRATINGDERATING\nFACTOR\nABOVE TA=\n25°CTA=70°CPOWER\nRATINGTA=85°CPOWER\nRATINGTA=125°CPOWER\nRATING\n44-PIN TSSOP (DDW) 5.0W 40.0 mW/ °C 3.2W 2.6W 1.0W\n8DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated(1) Specified bydesign6.7 Electrical Characteristics\nTA=25°C,PVDD =50V,GVDD =VDD =12V,fSw=400kHz, unless otherwise noted. Allperformance isinaccordance\nwith recommended operating conditions unless otherwise specified.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINTERNAL VOLTAGE REGULATOR AND CURRENT CONSUMPTION\nVREG Voltage regulator, only used asareference node VDD =12V 2.95 3.3 3.65 V\nIVDD VDD supply currentIdle, reset mode 9 12 mA\nOperating, 50% duty cycle 10.5\nIGVDD_X Gate supply current perhalf-bridgeReset mode 1.7 2.5 mA\nOperating, 50% duty cycle 8\nIPVDD_X Half-bridge X(A,B,C,orD)idlecurrent Reset mode 0.7 1 mA\nOUTPUT STAGE\nRDS(on)MOSFET drain-to-source resistance, lowside (LS)TJ=25°C,GVDD =12V,Includes metallization\nbond wire andpinresistance110\nmΩ\nMOSFET drain-to-source resistance, high side (HS)TJ=25°C,GVDD =12V,Includes metallization\nbond wire andpinresistance110\nVF Diode forward voltage drop TJ=25°C-125°C,IO=5A 1 V\ntR Output risetime Resistive load, IO=5A 14\nnstF Output falltime Resistive load, IO=5A 14\ntPD_ON Propagation delay when FET ison Resistive load, IO=5A 38\ntPD_OFF Propagation delay when FET isoff Resistive load, IO=5A 38\ntDT Dead time between HSandLSFETs Resistive load, IO=5A 5.5\nI/OPROTECTION\nVuvp,GGate supply voltage GVDD_X undervoltage\nprotection threshold8.5\nV\nVuvp,hyst(1)Hysteresis forgate supply undervoltage event 0.8\nOTW(1)Overtemperature warning 115 125 135\n°COTW hyst(1)Hysteresis temperature toreset OTW event 25\nOTSD(1)Overtemperature shut down 150\nOTE-\nOTW differential(1)OTE-OTW overtemperature detect temperature\ndifference25\nOTSD HYST(1) Hysteresis temperature forFAULT tobereleased\nfollowing anOTSD event25\nIOC Overcurrent limit protection Resistor —programmable, nominal, ROCP=27kΩ 9.7 A\nIOCT Overcurrent response timeTime from application ofshort condition toHi-Z of\naffected FET(s)250 ns\nRPDInternal pulldown resistor attheoutput ofeach half-\nbridgeConnected when RESET_AB orRESET_CD is\nactive toprovide bootstrap capacitor charge1 kΩ\nSTATIC DIGITAL SPECIFICATIONS\nVIH High-level input voltage PWM_A, PWM_B, PWM_C, PWM_D, M1,M2,M3 2 3.6\nVVIH High-level input voltage RESET_AB, RESET_CD 2 5.5\nVIL Low-level input voltagePWM_A, PWM_B, PWM_C, PWM_D, M1,M2,M3,\nRESET_AB, RESET_CD0.8\nllkg Input leakage current –100 100μA\nOTW /FAULT\nRINT_PUInternal pullup resistance, OTW toVREG, FAULT to\nVREG20 26 35 kΩ\nVOH High-level output voltageInternal pullup resistor only 2.95 3.3 3.65\nV External pullup of4.7kΩto5V 4.5 5\nVOL Low-level output voltage IO=4mA 0.2 0.4\n0100\n102030405060708090\nOutput Duty Cycle (%)\nInput Duty Cycle (%)90 60 100 0 70 40 20 10 30 50 80\n1.6\n0.40.60.81.0\nT – Junction Temperature – CJoNormalized R / (R at 25 C)DS(on) DS(on)o\n80 40 120 –40 60 20 –20 0 1001.21.4\n140\n–15\n0123\nVoltage (V)Current (A)\n1.2 0.8 0 1 0.6 0.2 0.446\n0100\n405060708090\nEfficiency (%)\nSwitching Frequency (kHz)0 100 150 200 250 300 350 400 450 500 50102030\n1.10\n0.961.00\n0.981.021.04\nGate Drive (V)Normalized R / (R at 12 V)DS(on) DS(on)\n11.0 10.0 8.0 10.5 9.5 8.5 9.0 11.51.061.08\n12\n9DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated6.8 Typical Characteristics\nFullBridge Load =5A PVDD =50V Tc=75°C\nFigure 1.Efficiency vsSwitching Frequency (DRV8432)TJ=25°C\nFigure 2.Normalized RDS(On) vsGate Drive\nGVDD =12V\nFigure 3.Normalized Rds(On) vsJunction TemperatureTJ=25°C\nFigure 4.Drain ToSource Diode Forward OnCharacteristics\nfs=500kHz TC=25°C\nFigure 5.Output Duty Cycle vsInput Duty Cycle\n10DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe DRV841x2 isahigh performance, integrated dual fullbridge motor driver with anadvanced protection\nsystem.\nBecause ofthelowRDS(on) oftheH-Bridge MOSFETs and intelligent gate drive design, theefficiency ofthese\nmotor drivers canbeupto97%, which enables theuseofsmaller power supplies andheatsinks, andaregood\ncandidates forenergy efficient applications.\nTemp.\nSenseM1\nM2\nRESET_ABFAULTOTW\nAGND\nOC_ADJVREG VREGVDD\nM3Power\nOn\nResetUnder-\nvoltage\nProtection\nGND\nPWM_D OUT_D\nGND_DPVDD_DBST_D\nTimingGate\nDrivePWM\nRcv.Overload\nProtectionIsense\nGVDD_DRESET_CD4\nProtection\nand\nI/O□Logic\nPWM_C OUT_C\nGND_CPVDD_CBST_C\nTimingGate\nDriveCtrl.PWM\nRcv.GVDD_C\nPWM_B OUT_B\nGND_BPVDD_BBST_B\nTimingGate\nDriveCtrl.PWM\nRcv.GVDD_B\nPWM_A OUT_A\nGND_APVDD_ABST_A\nTimingGate\nDriveCtrl.PWM\nRcv.GVDD_ACtrl.\nFB/PFB−Configuration\nPulldown Resistor\nFB/PFB−Configuration\nPulldown□Resistor\nFB/PFB−Configuration\nPulldown□Resistor\nFB/PFB−Configuration\nPulldown□ResistorInternal□Pullup\nResistors□to□VREG4\n11DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated7.2 Functional Block Diagram\n12DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Error Reporting\nThe FAULT and OTW pins are both active-low, open-drain outputs. Their function isforprotection-mode\nsignaling toaPWM controller orother system-control device.\nAny fault resulting indevice shutdown, such asovertemperatue shutdown, overcurrent shutdown, or\nundervoltage protection, issignaled bytheFAULT pingoing low. Likewise, OTW goes lowwhen thedevice\njunction temperature exceeds 125°C(see Table 1).\nTable 1.Protection Mode Signal Descriptions\nFAULT OTW DESCRIPTION\n0 0 Overtemperature warning and(overtemperature shut-down orovercurrent shut-down orundervoltage\nprotection) occurred\n0 1 Overcurrent shut-down orGVDD undervoltage protection occurred\n1 0 Overtemperature warning\n1 1 Device under normal operation\nTIrecommends monitoring theOTW signal using thesystem microcontroller and responding toanOTW signal\nbyreducing theload current toprevent further heating ofthedevice resulting indevice overtemperature\nshutdown (OTSD).\nToreduce external component count, aninternal pullup resistor toVREG (3.3 V)isprovided onboth FAULT and\nOTW outputs. Level compliance for5-Vlogic canbeobtained byadding external pullup resistors to5V(see the\nElectrical Characteristics section ofthisdata sheet forfurther specifications).\n7.3.2 Device Protection System\nTheDRV841x2 contains advanced protection circuitry carefully designed tofacilitate system integration andease\nofuse, aswell astosafeguard thedevice from permanent failure duetoawide range offault conditions such as\nshort circuits, overcurrent, overtemperature, and undervoltage. The DRV841x2 responds toafault by\nimmediately setting thehalfbridge outputs inahigh-impedance (Hi-Z) state andasserting theFAULT pinlow. In\nsituations other than overcurrent orovertemperature, thedevice automatically recovers when thefault condition\nhas been removed orthegate supply voltage has increased. Forhighest possible reliability, reset thedevice\nexternally nosooner than 1second after theshutdown when recovering from anovercurrent shut down (OCSD)\norOTSD fault.\n7.3.2.1 Bootstrap Capacitor Undervoltage Protection\nWhen thedevice runs atalowswitching frequency (forexample, less than 10kHz with a100-nF bootstrap\ncapacitor), thebootstrap capacitor voltage might notbeable tomaintain aproper voltage level forthehigh-side\ngate driver. Abootstrap capacitor undervoltage protection circuit (BST_UVP) willprevent potential failure ofthe\nhigh-side MOSFET. When thevoltage onthebootstrap capacitors isless than therequired value forsafe\noperation, theDRV841x2 willinitiate bootstrap capacitor recharge sequences (turn offhigh side FET forashort\nperiod) until thebootstrap capacitors areproperly charged forsafe operation. This function may also beactivated\nwhen PWM duty cycle istoohigh (forexample, less than 20nsofftime at10kHz). Note thatbootstrap capacitor\nmight notbeable tobecharged ifnoload orextremely light load ispresented atoutput during BST_UVP\noperation, soitisrecommended toturn onthelowside FET foratleast 50nsforeach PWM cycle toavoid\nBST_UVP operation ifpossible.\nForapplications with lower than 10-kHz switching frequency and nottotrigger BST_UVP protection, alarger\nbootstrap capacitor canbeused (forexample, 1-µFcapacitor for800-Hz operation). When using abootstrap cap\nlarger than 220 nF,itisrecommended toadd 5-Ωresistors between 12-V GVDD power supply and GVDD_X\npins tolimit theinrush current ontheinternal bootstrap circuitry.\n7.3.2.2 Overcurrent (OC) Protection\nTheDRV841x2 hasindependent, fast-reacting current detectors with programmable tripthreshold (OC threshold)\nonallhigh-side and low-side power-stage FETs. There aretwo settings forOC protection through mode\nselection pins: cycle-by-cycle (CBC) current limiting mode andOClatching (OCL) shut down mode.\n__minPVDD Toc delayLocIpeak Iave/c215/c61/c45\n13DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedFeature Description (continued)\nInCBC current limiting mode, thedetector outputs aremonitored bytwoprotection systems. The firstprotection\nsystem controls thepower stage inorder toprevent theoutput current from further increasing, thatis,itperforms\naCBC current-limiting function rather than prematurely shutting down thedevice. This feature could effectively\nlimit theinrush current during motor start-up ortransient without damaging thedevice. During short topower and\nshort toground conditions, thecurrent limit circuitry might notbeable tocontrol thecurrent toaproper level, a\nsecond protection system triggers alatching shutdown, resulting intherelated halfbridge being setinthehigh-\nimpedance (Hi-Z) state. Current limiting andovercurrent protection areindependent forhalf-bridges A,B,C,and,\nD,respectively.\nFigure 6illustrates cycle-by-cycle operation with high side OCevent andFigure 7shows cycle-by-cycle operation\nwith lowside OC. Dashed lines aretheoperation waveforms when noCBC event istriggered and solid lines\nshow thewaveforms when CBC event istriggered. InCBC current limiting mode, when lowside FET OCis\ndetected, thedevice willturnofftheaffected lowside FET andkeep thehigh side FET atthesame halfbridge off\nuntil thenext PWM cycle; when high side FET OCisdetected, thedevice willturn offtheaffected high side FET\nandturnonthelowside FET atthehalfbridge until next PWM cycle.\nItisimportant tonote that iftheinput toahalfbridge isheld toaconstant value when anover current event\noccurs inCBC, then theassociated halfbridge willbeinaHI-Z state upon theover current event ending. Cycling\nIN_X willallow OUT_X toresume normal operation.\nInOClatching shut down mode, theCBC current limit anderror recovery circuits aredisabled andanovercurrent\ncondition willcause thedevice toshutdown immediately. After shutdown, RESET_AB and/or RESET_CD must\nbeasserted torestore normal operation after theovercurrent condition isremoved.\nForadded flexibility, theOCthreshold isprogrammable using asingle external resistor connected between the\nOC_ADJ pinand GND pin.See Table 2forinformation onthecorrelation between programming-resistor value\nandtheOCthreshold. The values inTable 2show typical OCthresholds foragiven resistor. Assuming afixed\nresistance ontheOC_ADJ pinacross multiple devices, a20% device-to-device variation inOC threshold\nmeasurements ispossible. Therefore, thisfeature isdesigned forsystem protection and notforprecise current\ncontrol. Itshould benoted that aproperly functioning overcurrent detector assumes thepresence ofaproper\ninductor orpower ferrite bead atthepower-stage output. Short-circuit protection isnotguaranteed with direct\nshort attheoutput pins ofthepower stage.\nFornormal operation, inductance inmotor (assume larger than 10µH)issufficient toprovide lowdi/dt output (for\nexample, forEMI) and proper protection during overload condition (CBC current limiting feature). Sono\nadditional output inductors areneeded during normal operation.\nHowever during ashort condition, themotor (orother load) isshorted, sotheload inductance isnotpresent in\nthesystem anymore; thecurrent inthedevice canreach such ahigh level thatmay exceed theabsmax current\nrating duetoextremely lowimpendence intheshort circuit path andhigh di/dt before ocdetection circuit kicks in.\nSoaferrite bead orinductor isrecommended tousetheshort-circuit protection feature inDRV841x2. With an\nexternal inductance orferrite bead, thecurrent willriseatamuch slower rate and reach alower current level\nbefore ocprotection starts. The device willthen either operate CBC current limit orOCshut down automatically\n(when current iswellabove thecurrent limit threshold) toprotect thesystem.\nForasystem thathaslimited space, apower ferrite bead canbeused instead ofaninductor. The current rating\nofferrite bead hastobehigher than theRMS current ofthesystem atnormal operation. Aferrite bead designed\nforvery high frequency isNOT recommended. Aminimum impedance of10Ωorhigher isrecommended at10\nMHz orlower frequency toeffectively limit thecurrent rising rateduring short circuit condition.\nThe TDK MPZ2012S300A (with size of0805 inch type) have been tested inoursystem tomeet ashort circuit\ncondition intheDRV8412. Butother ferrite beads thathave similar frequency characteristics canbeused aswell.\nForhigher power applications, such asintheDRV8432, there might belimited options toselect suitable ferrite\nbead with high current rating. Ifanadequate ferrite bead cannot befound, aninductor canbeused.\nTheinductance canbecalculated as:\nwhere\n•Toc_delay =250nS\n14DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedFeature Description (continued)\n•Ipeak =15A(below absmax rating) (1)\nBecause aninductor usually saturates after reaching itscurrent rating, itisrecommended touseaninductor with\nadoubled value oraninductor with acurrent rating wellabove theoperating condition.\n(1) Recommended touseinOCLatching Mode OnlyTable 2.Programming-Resistor Values andOC\nThreshold\nOC-ADJUST RESISTOR\nVALUES (kΩ)MAXIMUM CURRENT BEFORE OC\nOCCURS (A)\n22(1)11.6\n24 10.7\n27 9.7\n30 8.8\n36 7.4\n39 6.9\n43 6.3\n47 5.8\n56 4.9\n68 4.1\n82 3.4\n100 2.8\n120 2.4\n150 1.9\n200 1.4\n7.3.2.3 Overtemperature Protection\nThe DRV841x2 hasatwo-level temperature-protection system that asserts anactive-low warning signal (OTW)\nwhen thedevice junction temperature exceeds 125°C(nominal) and, ifthedevice junction temperature exceeds\n150°C(nominal), thedevice isputintothermal shutdown, resulting inallhalf-bridge outputs being setinthehigh-\nimpedance (Hi-Z) state and FAULT being asserted low. OTSD islatched inthis case and RESET_AB and\nRESET_CD must beasserted lowtoclear thelatch.\n7.3.2.4 Undervoltage Protection (UVP) andPower-On Reset (POR)\nThe UVP and POR circuits oftheDRV841x2 fully protect thedevice inany power-up/down and brownout\nsituation. While powering up,thePOR circuit resets theovercurrent circuit andensures thatallcircuits arefully\noperational when theGVDD_X andVDD supply voltages reach 9.8V(typical). Although GVDD_X andVDD are\nindependently monitored, asupply voltage drop below theUVP threshold onanyVDD orGVDD_X pinresults in\nallhalf-bridge outputs immediately being setinthehigh-impedance (Hi-Z) state andFAULT being asserted low.\nThe device automatically resumes operation when allsupply voltage onthebootstrap capacitors have increased\nabove theUVP threshold.\n7.3.3 Device Reset\nTwo reset pins areprovided forindependent control ofhalf-bridges A/BandC/D. When RESET_AB isasserted\nlow, allfour power-stage FETs inhalf-bridges Aand Bareforced intoahigh-impedance (Hi-Z) state. Likewise,\nasserting RESET_CD lowforces allfour power-stage FETs inhalf-bridges CandDintoahigh- impedance state.\nToaccommodate bootstrap charging prior toswitching start, asserting thereset inputs low enables weak\npulldown ofthehalf-bridge outputs.\nArising-edge transition onreset input allows thedevice toresume operation after ashut-down fault. For\nexample, when either orboth half-bridge AandBhave OCshutdown, alowtohigh transition ofRESET_AB pin\nwillclear thefault and FAULT pin;when either orboth half-bridge Cand Dhave OCshutdown, alowtohigh\ntransition ofRESET_CD pinwillclear thefault andFAULT pinaswell. When anOTSD occurs, both RESET_AB\nandRESET_CD need tohave alowtohigh transition toclear thefault andFAULT signal.\nPWM_HS\nPWM_LSLoad\nCurrentCurrent□Limit\nT_HS T_OCPVDD\nGND_XPWM_HS\nPWM_LSLoad\nT_LSCBC□with□High□Side□OC During□T_OC□Period\n15DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated7.4 Device Functional Modes\nTheDRV841x2 supports fourdifferent modes ofoperation:\n1.Dual fullbridges (FB) (two PWM inputs each fullbridge) orfourhalfbridges (HB) with CBC current limit\n2.Dual fullbridges (two PWM inputs each fullbridge) orfour halfbridges with OClatching shutdown (noCBC\ncurrent limit)\n3.Parallel fullbridge (PFB) with CBC current limit\n4.Dual fullbridges (one PWM input each fullbridge) with CBC current limit\nInmode 1and2,PWM_A controls halfbridge A,PWM_B controls halfbridge B,andsoforth Figure 8shows an\napplication example forfullbridge mode operation.\nInparallel fullbridge mode (mode 3),PWM_A controls both halfbridges AandB,andPWM_B controls both half\nbridges CandD,while PWM_C andPWM_D pins arenotused (recommended toconnect toground). Bridges A\nandBaresynchronized internally (even during CBC), andsoarebridges CandD.OUT_A andOUT_B should\nbeconnected together andOUT_C andOUT_D should beconnected together after theoutput inductor orferrite\nbead. IfRESET_AB orRESET_CD arelow, allfour outputs become high-impedance. Figure 15shows an\nexample ofparallel fullbridge mode connection.\nInmode 4,one PWM signal controls one fullbridge torelieve some I/Oresource from MCU, that is,PWM_A\ncontrols half bridges Aand Band PWM_C controls half bridges Cand D.Inthismode, theoperation ofhalf\nbridge Biscomplementary tohalfbridge A,andtheoperation ofhalfbridge Discomplementary tohalfbridge C.\nForexample, when PWM_A ishigh, high side FET inhalfbridge Aandlowside FET inhalfbridge Bwillbeon\nandlowside FET inhalfbridge Aandhigh side FET inhalfbridge Bwillbeoff.Since PWM_B andPWM_D pins\narenotused inthismode, itisrecommended toconnect them toground.\nInoperation modes 1,2,and 4(CBC current limit isused), once theCBC current limit ishit,thedriver willbe\ndeactivated until thenext PWM cycle starts. However, inorder fortheoutput toberecovered, thePWM input\ncorresponding tothat driver inCBC must betoggled. Because ofthis, CBC mode does notsupport operation\nwhen onehalf-bridge PWM input istiedtodclogic level.\nBecause each half bridge has independent supply and ground pins, ashunt sensing resistor can beinserted\nbetween PVDD toPVDD_X orGND_X toGND (ground plane). Ahigh side shunt resistor between PVDD and\nPVDD_X isrecommended fordifferential current sensing because ahigh bias voltage onthelowside sensing\ncould affect device operation. Iflowside sensing has tobeused, ashunt resistor value of10mΩorless or\nsense voltage 100mVorless isrecommended.\nDashed line: normal operation; solid line: CBC event\nFigure 6.Cycle-by-Cycle Operation With High-Side OC\nPWM_HS\nPWM_LSLoad\nCurrentCurrent□LimitCBC□with□Low□Side□OC\nT_LS T_OCPVDD\nGND_XDuring□T_OC□Period\nPWM_HS\nPWM_LSLoad\nT_HS\n16DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedDashed line: normal operation; solid line: CBC event\nFigure 7.Cycle-by-Cycle Operation With Low-Side OC\nGVDD\nGVDDPVDD\nPVDD1000 uF3.3\n10 nF\n100 nF\n100 nF\n100 nF\n100 nF1uF\n1uF1uF\n1uF1uF\n100 nF\n47 uF330 uF\nMMController\n(MSP430\nC2000 or\nStellaris MCU)RESET_AB\nPWM_B\nOC_ADJ\nGNDGND_A\nGND_B\nOUT_B\nPVDD_B\nAGND\nVREG\nM3\nM2BST_B\nBST_C\nPVDD_C\nOUT_C\nRESET_CD\nPWM_D\nVDD\nGVDD_COUT_D\nPVDD_D\nBST_D\nGVDD_DPWM_C GND_DM1 GND_CGVDD_B\nOTW\nFAULT\nPWM_AGVDD_A\nBST_A\nPVDD_A\nOUT_ARsense_AB (option)\nRsense_CD (option)100nF\n100nF\n100nF\n100nFRoc_adj\n1\n17DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nTheDRV841x2 devices aretypically used todrive 2brushed DCor1stepper motor.\nThe DRV841x2 canbeused forstepper motor applications asillustrated inFigure 16;they canbealso used in\nthree phase permanent magnet synchronous motor (PMSM) andsinewave brushless DCmotor applications.\nFigure 17shows anexample ofaTEC driver application. Thesame configuration canalso beused forDCoutput\napplications.\n8.2 Typical Applications\n8.2.1 FullBridge Mode Operation\nFigure 8.Application Diagram Example forFullBridge Mode Operation Schematic\n18DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated8.2.1.1 Design Requirements\nThis section describes design considerations.\nTable 3.Design Parameters\nDESIGN PARAMETER REFERENCE EXAMPLE VALUE\nMotor voltage PVDD_x 24V\nMotor current (peak andRMS) IPVDD 6-Apeak, 3ARMS\nOvercurrent threshold OCTH OC_ADJ =27kΩ,9.7A\nBridge mode M1M2 Parallel fullbridge\n8.2.1.2 Detailed Design Procedure\n8.2.1.2.1 Motor Voltage\nHigher voltages generally have theadvantage ofcausing current tochange faster through theinductive windings,\nwhich allows forhigher RPMs. Lower voltages allow formore accurate control ofphase currents.\n8.2.1.2.2 Current Requirement of12-V Power Supply\nThe DRV83x2 requires a12-V power supply forGVDD andVDD pins. The total supply current isrelatively lowat\nroom temperature (less than 50mA), butthecurrent could increase significantly when thedevice temperature\ngoes toohigh (forexample, above 125°C),especially atheavy load conditions duetosubstrate current collection\nby12-V guard rings. TIrecommends designing the12-V power supply with acurrent capability atleast 5-10% of\ntheload current, andnoless than 100mAtoassure thedevice performance across alltemperature ranges.\n8.2.1.2.3 Voltage ofDecoupling Capacitor\nThe voltage ofthedecoupling capacitors should beselected inaccordance with good design practices.\nTemperature, ripple current, andvoltage overshoot must beconsidered. Thehigh frequency decoupling capacitor\nshould useceramic capacitor with X5R orbetter rating. Fora50-V application, aminimum voltage rating of63V\nisrecommended.\n8.2.1.2.4 Overcurrent Threshold\nWhen choosing theresistor value forOC_ADJ, consider thepeak current allowed under normal system behavior,\ntheresistor tolerance, and that theTable 2currents have a±10% tolerance. Forexample, if6Aisthehighest\nsystem current allowed across allnormal behavior, a27-kΩOC_ADJ resistor with 10% tolerance isareasonable\nchoice, asitwould settheOC THtoapproximately 8Ato12A.\n8.2.1.2.5 Sense Resistor\nForoptimal performance, thesense resistor must be:\n•Surface-mount\n•Low inductance\n•Rated forhigh enough power\n•Placed closely tothemotor driver\nThe power dissipated bythesense resistor equals IRMS2xR.Forexample, ifpeak motor current is3A,RMS\nmotor current is2A,anda0.05-Ωsense resistor isused, theresistor willdissipate 2A²×0.05Ω=0.2W.The\npower increases quickly with higher current levels.\nResistors typically have arated power within some ambient temperature range, along with ade-rated power\ncurve forhigh ambient temperatures. When aPCB isshared with other components generating heat, margin\nshould beadded. Always measure theactual sense resistor temperature inafinal system, along with thepower\nMOSFETs, asthose areoften thehottest components.\nBecause power resistors arelarger andmore expensive than standard resistors, usemultiple standard resistors\ninparallel, between thesense node andground. This distributes thecurrent andheat dissipation.\n19DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated8.2.1.3 Application Curves\nFigure 9.Brushed DCDriving Figure 10.Stepper Control, FullStepping, 24V\nFigure 11.Stepper Control, FullStepping, 12V Figure 12.Stepper Control, Half Stepping, 12V\nFigure 13.Stepper Control, 128Microstepping, 12V Figure 14.PWM_A toOUTA\nGVDD\nGVDDPVDD\nPVDD1000□uF\nLoc\nLoc\nLoc\nLoc3.3\n10□nF\n100□nF\n100□nF\n100□nF\n100□nF1uF\n1uF1uF\n1uF1uF\n100□nF\n47□uF330□uF\nMController\n(MSP430\nC2000□or\nStellaris□MCU)RESET_AB\nPWM_B\nOC_ADJ\nGNDGND_A\nGND_B\nOUT_B\nPVDD_B\nAGND\nVREG\nM3\nM2BST_B\nBST_C\nPVDD_C\nOUT_C\nRESET_CD\nPWM_D\nVDD\nGVDD_COUT_D\nPVDD_D\nBST_D\nGVDD_DPWM_C GND_DM1 GND_CGVDD_B\nOTW\nFAULT\nPWM_AGVDD_A\nBST_A\nPVDD_A\nOUT_ARsense_AB\n(option)\nRsense_CD\n(option)100nF\n100nF\n100nF\n100nFRoc_adj\n1\n20DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated8.2.2 Parallel FullBridge Mode Operation\nPWM_A controls OUT_A andOUT_B; PWM_B controls OUT_C andOUT_D.\nFigure 15.Application Diagram Example forParallel FullBridge Mode Operation Schematic\nGVDD\nGVDDPVDD\nPVDD1000 uF3.3\n10 nF\n100 nF\n100 nF\n100 nF\n100 nF1uF\n1uF1uF\n1uF1uF\n100 nF\n47 uF330 uF\nController\n(MSP430\nC2000 or\nStellaris MCU)RESET_AB\nPWM_B\nOC_ADJ\nGNDGND_A\nGND_B\nOUT_B\nPVDD_B\nAGND\nVREG\nM3\nM2BST_B\nBST_C\nPVDD_C\nOUT_C\nRESET_CD\nPWM_D\nVDD\nGVDD_COUT_D\nPVDD_D\nBST_D\nGVDD_DPWM_C GND_DM1 GND_CGVDD_B\nOTW\nFAULT\nPWM_AGVDD_A\nBST_A\nPVDD_A\nOUT_A\n100nF\n100nF\n100nF\n100nFM\nRoc_adj\n1\n21DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated8.2.3 Stepper Motor Operation\nFigure 16.Application Diagram Example forStepper Motor Operation Schematic\nGVDD\nGVDDPVDD\nPVDD1000□uF\n4.7□uH\n4.7□uH\n4.7□uH\n4.7□uH3.3\n10□nF\n100□nF\n100□nF\n100□nF\n100□nF1uF\n1uF1uF\n1uF1uF\n100□nF\n47□uF330□uF\nTEC\nControllerRESET_AB\nPWM_B\nOC_ADJ\nGNDGND_A\nGND_B\nOUT_B\nPVDD_B\nAGND\nVREG\nM3\nM2BST_B\nBST_C\nPVDD_C\nOUT_C\nRESET_CD\nPWM_D\nVDD\nGVDD_COUT_D\nPVDD_D\nBST_D\nGVDD_DPWM_C GND_DM1 GND_CGVDD_B\nOTW\nFAULT\nPWM_AGVDD_A\nBST_A\nPVDD_A\nOUT_A\n100nF\n100nF\n100nF\n100nF47□uF47□uF\n47□uF\n47□uFTEC 47□uF1Roc_adj\n22DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated8.2.4 TEC Driver\nFigure 17.Application Diagram Example forTEC Driver Schematic\nRESET_AB\nDRV8412RESET_CD\nPWM_A\nPWM_B\nPWM_C\nPWM_D\nFAULT\nOTW\nOC_ADJ\nM1\nM2\nM3\nAGND\nGND\nGND_A\nGND_B\nGND_C\nGND_DGVDD_AGVDD_B GVDD_C GVDD_DVDDPVDD_A\nPVDD_B\nPVDD_C\nPVDD_D\nBST_A\nOUT_A\nBST_B\nBST_C\nBST_DOUT_B\nOUT_C\nOUT_D\nVREG12V Up to 50VVIN\nVLED\n23DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated8.2.5 LED Lighting Driver\nFigure 18.Application Diagram Example forLED Lighting Driver Schematic\nLocal \nBulk CapacitorParasitic Wire\nInductance\n+\n±Motor \nDriverPower Supply Motor Drive System\nVM\nGND+\nIC Bypass \nCapacitor\n24DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated9Power Supply Recommendations\n9.1 Bulk Capacitance\nHaving anappropriate local bulk capacitance isanimportant factor inmotor drive system design. Itisgenerally\nbeneficial tohave more bulk capacitance, while thedisadvantages areincreased cost andphysical size.\nTheamount oflocal capacitance needed depends onavariety offactors, including:\n•Thehighest current required bythemotor system\n•Thepower supply ’scapacitance andability tosource current\n•Theamount ofparasitic inductance between thepower supply andmotor system\n•Theacceptable voltage ripple\n•Thetype ofmotor used (Brushed DC,Brushless DC,Stepper)\n•Themotor braking method\nThe inductance between thepower supply and themotor drive system limits therate current canchange from\nthepower supply. Ifthelocal bulk capacitance istoosmall, thesystem responds toexcessive current demands\nordumps from themotor with achange involtage. When adequate bulk capacitance isused, themotor voltage\nremains stable andhigh current canbequickly supplied.\nThe data sheet generally provides arecommended value, butsystem-level testing isrequired todetermine the\nappropriate sized bulk capacitor.\nFigure 19.Example Setup ofMotor Drive System With External Power Supply\nThe voltage rating forbulk capacitors should behigher than theoperating voltage, toprovide margin forcases\nwhen themotor transfers energy tothesupply.\n9.2 Power Supplies\nTofacilitate system design, theDRV841x2 needs only a12-V supply inaddition toH-Bridge power supply\n(PVDD). Aninternal voltage regulator provides suitable voltage levels forthedigital and low-voltage analog\ncircuitry. Additionally, thehigh-side gate drive requires afloating voltage supply, which isaccommodated bybuilt-\ninbootstrap circuitry requiring external bootstrap capacitor.\nToprovide symmetrical electrical characteristics, thePWM signal path, including gate drive andoutput stage, is\ndesigned asidentical, independent half-bridges. Forthis reason, each half-bridge has aseparate gate drive\nsupply (GVDD_X), abootstrap pin(BST_X), andapower-stage supply pin(PVDD_X). Furthermore, anadditional\npin(VDD) isprovided assupply forallcommon circuits. Special attention should bepaid toplace alldecoupling\ncapacitors asclose totheir associated pins aspossible. Ingeneral, inductance between thepower supply pins\nanddecoupling capacitors must beavoided. Furthermore, decoupling capacitors need ashort ground path back\ntothedevice.\n25DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedPower Supplies (continued)\nForaproperly functioning bootstrap circuit, asmall ceramic capacitor (anX5R orbetter) must beconnected from\neach bootstrap pin(BST_X) tothepower-stage output pin(OUT_X). When thepower-stage output islow, the\nbootstrap capacitor ischarged through aninternal diode connected between thegate-drive power-supply pin\n(GVDD_X) and thebootstrap pin. When thepower-stage output ishigh, thebootstrap capacitor potential is\nshifted above theoutput potential andthus provides asuitable voltage supply forthehigh-side gate driver. Inan\napplication with PWM switching frequencies intherange from 10kHz to500 kHz, theuseof100-nF ceramic\ncapacitors (X5R orbetter), size 0603 or0805, isrecommended forthebootstrap supply. These 100-nF\ncapacitors ensure sufficient energy storage, even during minimal PWM duty cycles, tokeep thehigh-side power\nstage FET fully turned onduring theremaining part ofthePWM cycle. Inanapplication running ataswitching\nfrequency lower than 10kHz, thebootstrap capacitor might need tobeincreased invalue.\nSpecial attention should bepaid tothepower-stage power supply; this includes component selection, PCB\nplacement, and routing. Asindicated, each half-bridge hasindependent power-stage supply pin(PVDD_X). For\noptimal electrical performance, EMI compliance, and system reliability, itisimportant that each PVDD_X pinis\ndecoupled with aceramic capacitor (X5R orbetter) placed asclose aspossible toeach supply pin. Itis\nrecommended tofollow thePCB layout oftheDRV841x2 EVM board.\nThe 12-V supply should befrom alow-noise, low-output-impedance voltage regulator. Likewise, the50-V power-\nstage supply isassumed tohave lowoutput impedance andlownoise. The power-supply sequence isnotcritical\nasfacilitated bytheinternal power-on-reset circuit. Moreover, theDRV841x2 isfully protected against erroneous\npower-stage turn-on duetoparasitic gate charging. Thus, voltage-supply ramp rates (dv/dt) arenon-critical within\nthespecified voltage range (see Recommended Operating Conditions ofthisdata sheet).\n9.3 System Power-Up andPower-Down Sequence\n9.3.1 Powering Up\nTheDRV841x2 does notrequire apower-up sequence. Theoutputs oftheH-bridges remain inahigh impedance\nstate until thegate-drive supply voltage GVDD_X andVDD voltage areabove theundervoltage protection (UVP)\nvoltage threshold (see theElectrical Characteristics section ofthisdata sheet). Although notspecifically required,\nholding RESET_AB and RESET_CD inalowstate while powering upthedevice isrecommended. This allows\naninternal circuit tocharge theexternal bootstrap capacitors byenabling aweak pulldown ofthehalf-bridge\noutput.\n9.3.2 Powering Down\nThe DRV841x2 does notrequire apower-down sequence. The device remains fully operational aslong asthe\ngate-drive supply (GVDD_X) voltage and VDD voltage areabove theUVP voltage threshold (see theElectrical\nCharacteristics section ofthis data sheet). Although notspecifically required, itisagood practice tohold\nRESET_AB andRESET_CD lowduring power down toprevent anyunknown state during thistransition.\n9.4 System Design Recommendations\n9.4.1 VREG Pin\nThe VREG pinisused forinternal logic and notrecommended tobeused asavoltage source forexternal\ncircuitry.\n9.4.2 VDD Pin\nThe transient current inVDD pincould besignificantly higher than average current through that pin. Alow\nresistive path toGVDD should beused. A22-µFto47-µFcapacitor should beplaced onVDD pinbeside the\n100-nF to1-µFdecoupling capacitor toprovide aconstant voltage during transient.\n9.4.3 OTW Pin\nOTW reporting indicates thedevice approaching high junction temperature. This signal canbeused with MCU to\ndecrease system power when OTW islowinorder toprevent OTshut down atahigher temperature.\n26DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedSystem Design Recommendations (continued)\n9.4.4 Mode Select Pin\nMode select pins (M1, M2,andM3)should beconnected toeither VREG (forlogic high) orAGND forlogic low. It\nisnotrecommended toconnect mode pins toboard ground if1-Ωresistor isused between AGND andGND.\n9.4.5 Parallel Mode Operation\nForadevice operated inparallel mode, aminimum of30nHto100nHinductance oraferrite bead isrequired\nafter theoutput pins (forexample, OUT_A and OUT_B) before connecting thetwochannels together. This will\nhelp toprevent anyshoot through between twoparalleled channels during switching transient duetomismatch of\nparalleled channels (forexample, processor variation, unsymmetrical PCB layout, etc).\n9.4.6 TEC Driver Application\nForTEC driver orother non-motor related applications (forexample, resistive load ordcoutput), alow-pass LC\nfilter canbeused tomeet therequirement.\n27DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\n10.1.1 PCB Material Recommendation\nFR-4 Glass Epoxy material with 2oz.copper onboth topandbottom layer isrecommended forimproved thermal\nperformance (better heat sinking) andless noise susceptibility (lower PCB trace inductance).\n10.1.2 Ground Plane\nBecause ofthepower level ofthese devices, itisrecommended touseabigunbroken single ground plane for\nthewhole system /board. The ground plane canbeeasily made atbottom PCB layer. Inorder tominimize the\nimpedance and inductance ofground traces, thetraces from ground pins should keep asshort and wide as\npossible before connected tobottom ground plane through vias. Multiple vias aresuggested toreduce the\nimpedance ofvias. Trytoclear thespace around thedevice asmuch aspossible especially atbottom PCB side\ntoimprove theheat spreading.\n10.1.3 Decoupling Capacitor\nHigh frequency decoupling capacitors (100 nF)onPVDD_X pins should beplaced close tothese pins andwith a\nshort ground return path tominimize theinductance onthePCB trace.\n10.1.4 AGND\nAGND isalocalized internal ground forlogic signals. A1-Ωresistor isrecommended tobeconnected between\nGND and AGND toisolate thenoise from board ground toAGND. There areother two components are\nconnected tothis local ground: 0.1-µFcapacitor between VREG toAGND and Roc_adj resistor between\nOC_ADJ and AGND. Capacitor forVREG should beplaced close toVREG and AGND pinand connected\nwithout vias.\n10.2 Layout Example\n10.2.1 Current Shunt Resistor\nIfcurrent shunt resistor isconnected between GND_X toGND orPVDD_X toPVDD, make sure there isonly one\nsingle path toconnect each GND_X orPVDD_X pintoshunt resistor, andthepath isshort andsymmetrical on\neach sense path tominimize themeasurement error duetoadditional resistance onthetrace.\nAnexample oftheschematic andPCB layout ofDRV8412 areshown inFigure 20,Figure 21,andFigure 22.\nGNDGND\nGND\nGND\nGNDOUTD\nOrange\nOUTC\nOrange\nOUTB\nOrange\nOUTA\nOrange\nGND\nGNDGVDDGNDGVDD\nGND\nGNDGND GND\nGNDC16\n08050.1ufd/100V\nC19\n08050.1ufd/100V\nC21\n08050.1ufd/100V\nC24\n08050.1ufd/100VPVDD\nPVDD\nPVDD\nPVDDR5\n0603 47KC10\n06030.1ufd/16V\nC9\n06031.0ufd/16VC14\n06031.0ufd/16V\nC13\n06031.0ufd/16V\nC11\nFC47ufd/16V+C15\n08050.1ufd/100V\nC18\n08050.1ufd/100V\nC20\n08050.1ufd/100V\nC23\n08050.1ufd/100VR7\n08051.0 1/4WC12\n06030.1ufd/16V\nU1\nPowerPad\nHTSSOP44-DDW1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22 23242526272829303132333435363738394041424344\nDRV8412DDWU1\nJ1\n87654321\nGNDPVDD\n1000ufd/63VC1\nVZ+RedPVDD\nGND\nBlack21J2\nGRAY\n6A/250VGVDD\nGNDC5\n06030.1ufd/16VC4\nM330ufd/16V+\nGND1.0ufd/16V\n0603C8GVDDGVDD = 12V\n28DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedLayout Example (continued)\nFigure 20.DRV8412 Schematic Example\n29DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedLayout Example (continued)\nT1:PVDD decoupling capacitors C16, C19, C21, andC24 should beplaced very close toPVDD_X pins andground\nreturn path.\nT2:VREG decoupling capacitor C10 should beplaced very close toVREG abdAGND pins.\nT3:Clear thespace above andbelow thedevice asmuch aspossible toimprove thethermal spreading.\nT4:Add many vias toreduce theimpedance ofground path through toptobottom side. Make traces aswide as\npossible forground path such asGND_X path.\nFigure 21.Printed Circuit Board –TopLayer\n30DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedLayout Example (continued)\nB1:Donotblock theheat transfer path atbottom side. Clear asmuch space aspossible forbetter heat spreading.\nFigure 22.Printed Circuit Board –Bottom Layer\n10.3 Thermal Considerations\nThe thermally enhanced package provided with theDRV8432 isdesigned tointerface directly toheat sink using\nathermal interface compound, (forexample, Ceramique from Arctic Silver, TIMTronics 413, and soforth). The\nheat sink then absorbs heat from theICsandcouples ittothelocal air.Itisalso agood practice toconnect the\nheatsink tosystem ground onthePCB board toreduce theground noise.\nRθJAisasystem thermal resistance from junction toambient air.Assuch, itisasystem parameter with the\nfollowing components:\n•RθJC(thethermal resistance from junction tocase, orinthisexample thepower padorheat slug)\n•Thermal grease thermal resistance\n•Heat sink thermal resistance\n31DRV8412 ,DRV8432\nwww.ti.com SLES242G –DECEMBER 2009 –REVISED DECEMBER 2014\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments IncorporatedThermal Considerations (continued)\nThe thermal grease thermal resistance canbecalculated from theexposed power padorheat slug area andthe\nthermal grease manufacturer\'s area thermal resistance (expressed in°C-in2/Wor°C-mm2/W). The approximate\nexposed heat slug size isasfollows:\n•DRV8432, 36-pin PSOP3 ……0.124 in2(80mm2)\nThe thermal resistance ofthermal pads isconsidered higher than athin thermal grease layer and isnot\nrecommended. Thermal tape has aneven higher thermal resistance and should notbeused atall.Heat sink\nthermal resistance ispredicted bytheheat sink vendor, modeled using acontinuous flow dynamics (CFD) model,\normeasured.\nThus thesystem RθJA=RθJC+thermal grease resistance +heat sink resistance.\nSee theTIapplication report, ICPackage Thermal Metrics (SPRA953 ),formore thermal information.\n10.3.1 DRV8412 Thermal ViaDesign Recommendation\nThermal padoftheDRV8412 isattached atbottom ofdevice toimprove thethermal capability ofthedevice. The\nthermal padhastobesoldered with avery good coverage onPCB inorder todeliver thepower specified inthe\ndatasheet. The figure below shows therecommended thermal viaandland pattern design fortheDRV8412. For\nadditional information, see TIapplication report, PowerPad Made Easy (SLMA004 )and PowerPad Layout\nGuidelines (SOLA120 ).\nFigure 23.DRV8412 Thermal ViaFootprint\n32DRV8412 ,DRV8432\nSLES242G –DECEMBER 2009 –REVISED DECEMBER 2014 www.ti.com\nProduct Folder Links: DRV8412 DRV8432Submit Documentation Feedback Copyright ©2009 –2014, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 4.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nDRV8412 Click here Click here Click here Click here Click here\nDRV8432 Click here Click here Click here Click here Click here\n11.2 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n11.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDRV8412DDW ACTIVE HTSSOP DDW 4435RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 DRV8412\nDRV8412DDWR ACTIVE HTSSOP DDW 442000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 DRV8412\nDRV8432DKD ACTIVE HSSOP DKD 3629RoHS & Green NIPDAU Level-4-260C-72 HR -40 to 85 DRV8432\nDRV8432DKDR ACTIVE HSSOP DKD 36500RoHS & Green NIPDAU Level-4-260C-72 HR -40 to 85 DRV8432\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDRV8412DDWR HTSSOP DDW 442000 330.0 24.4 8.615.61.812.024.0 Q1\nDRV8432DKDR HSSOP DKD 36500 330.0 24.414.716.44.020.024.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDRV8412DDWR HTSSOP DDW 442000 350.0 350.0 43.0\nDRV8432DKDR HSSOP DKD 36500 350.0 350.0 43.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nDRV8412DDW DDW HTSSOP 44 35 530 11.89 3600 4.9\nDRV8432DKD DKD HSSOP 36 29 508 18.54 6350 8.13PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\n\nwww.ti.comPACKAGE OUTLINE\nC\n TYP14.5\n13.9\n34X 0.65\n36X 0.380.252X\n11.05\n(0.28) TYP\n0- 80.30.112.712.6\n5.95.8\n3.63.1\n0.35\nGAGE PLANE\n1.10.8A\nNOTE 316.015.8\nB\nNOTE 411.110.9(2.95)\n(0.15)EXPOSED THERMAL PADPowerPAD    SSOP - 3.6 mm max height DKD0036A\nPLASTIC SMALL OUTLINE\n4222166/B   06/2017\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. The exposed thermal pad is designed to be attached to an external heatsink. PowerPAD is a trademark of Texas Instruments.TM\n136\n0.12 C A B1918PIN 1 ID AREA\nEXPOSEDTHERMAL PADSEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  1.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n(13.2)\n0.05 MAX\nAROUND0.05 MINAROUND36X (2)\n36X (0.45)\n34X (0.65)\n(R0.05) TYPPowerPAD    SSOP - 3.6 mm max height DKD0036A\nPLASTIC SMALL OUTLINE\n4222166/B   06/2017SYMM\nSYMMSEE DETAILS\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:6X1\n18 1936TM\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALEEXPOSED\nMETALOPENINGSOLDER MASK METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSEDMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n36X (2)\n36X (0.45)\n34X (0.65)\n(13.2)(R0.05) TYPPowerPAD    SSOP - 3.6 mm max height DKD0036A\nPLASTIC SMALL OUTLINE\n4222166/B   06/2017\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE:6XSYMM\nSYMM1\n18 1936\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.PowerPAD   TSSOP - 1.2 mm max height DDW 44\nPLASTIC SMALL OUTLINE 6.1 x 14, 0.635 mm pitch\n4224876/A\nwww.ti.comPACKAGE OUTLINE\nC8.3\n7.9 TYP\n42X 0.635\n44X 0.270.172X\n13.335\n(0.15) TYP\n0- 80.150.051.2 MAX4.313.45\n8.267.400.25\nGAGE PLANE\n0.750.50A\n14.113.9\nNOTE 3\nB6.26.0\n2X (0.6)\nNOTE 52X (0.45) MAXNOTE 5PowerPAD     TSSOP - 1.2 mm max height DDW0044B\nPLASTIC SMALL OUTLINE\n4218832/A   03/2019\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Features may differ or may not be present.PowerPAD is a trademark of Texas Instruments.TM\n144\n0.08 C A B2322PIN 1 IDAREA\nSEATING PLANE0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  1.250\nEXPOSEDTHERMAL PAD\n45\n1 4423 22\nwww.ti.comEXAMPLE BOARD LAYOUT\n(7.5)\n0.05 MAX\nAROUND0.05 MINAROUND44X (1.45)\n44X (0.4)\n42X (0.635)\n(R0.05) TYP(4.31)\n(8.26)(5.2)\nNOTE 9\n(14)\nNOTE 9\n(0.2) TYP\nVIA\n(1.15)TYP(1.1) TYPPowerPAD     TSSOP - 1.2 mm max height DDW0044B\nPLASTIC SMALL OUTLINE\n4218832/A   03/2019SYMM\nSYMMSEE DETAILS\nLAND PATTERN EXAMPLE\nSCALE:6X1\n22 2344\nMETAL COVEREDBY SOLDER MASKSOLDER MASKDEFINED PAD\n45\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004). 8. Size of metal pad may vary due to creepage requirement. TM\nMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALEOPENINGSOLDER MASK METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n44X (1.45)\n44X (0.4)(4.31)\n(8.26)\nBASED ON\n0.125 THICK\nSTENCIL\n(7.5)42X (0.635)PowerPAD     TSSOP - 1.2 mm max height DDW0044B\nPLASTIC SMALL OUTLINE\n4218832/A   03/20193.64 X 6.98 0.1753.93 X 7.54 0.154.31 X 8.26 (SHOWN) 0.1254.82 X 9.23 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n   9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   10. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nPAD 45:\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE:6XSYMMSYMM1\n22 2344BASED ON\n0.125 THICK\nSTENCIL\nBY SOLDER MASKMETAL COVEREDSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES45\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DRV8412DDWR

#### Key Specifications:
- **Voltage Ratings:**
  - Operating Supply Voltage (PVDD): Up to 52V
  - GVDD and VDD: 10.8V to 13.2V
- **Current Ratings:**
  - Continuous Output Current: Up to 2×3A (6A in Parallel Mode)
  - Peak Output Current: Up to 2×6A (12A in Parallel Mode)
- **Power Consumption:**
  - Idle Current: 9-12 mA (VDD supply)
  - Operating Current: 10.5 mA (50% duty cycle)
- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 150°C
  - Ambient Temperature (TA): -40°C to 85°C
- **Package Type:**
  - HTSSOP (44 pins)
- **Special Features:**
  - High-efficiency power stage (up to 97%)
  - Integrated self-protection circuits (undervoltage, overtemperature, overload, short circuit)
  - Programmable cycle-by-cycle current limit protection
  - Intelligent gate drive and cross conduction prevention
  - No external snubber or Schottky diode required
- **Moisture Sensitive Level (MSL):**
  - Level 3 (JEDEC J-STD-020E)

#### Description:
The **DRV8412DDWR** is a high-performance, integrated dual full-bridge motor driver designed for driving brushed DC and stepper motors. It features an advanced protection system that enhances reliability and efficiency. The device utilizes low RDS(on) MOSFETs, allowing for high efficiency (up to 97%), which is beneficial for energy-efficient applications. The DRV8412 can operate at PWM frequencies up to 500 kHz, providing precise control over motor operations.

#### Typical Applications:
- **Brushed DC and Stepper Motors:** The DRV8412 is ideal for applications requiring precise motor control, such as robotics and automation.
- **Three-Phase Permanent Magnet Synchronous Motors:** Suitable for applications in electric vehicles and industrial drives.
- **Robotic and Haptic Control Systems:** Used in devices requiring fine motor control and feedback.
- **Actuators and Pumps:** Effective in applications where precise movement and control are necessary.
- **Precision Instruments:** Utilized in devices that require accurate positioning and control.
- **Thermoelectric Cooler (TEC) Drivers:** Can be used in temperature control applications.
- **LED Lighting Drivers:** Suitable for applications requiring efficient power management in lighting systems.

This summary encapsulates the essential characteristics and applications of the DRV8412DDWR, making it a versatile choice for various motor control applications.