<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/arruk/riscv/RTL/PRIMER25k/src/alu.v<br>
/home/arruk/riscv/RTL/PRIMER25k/src/clockworks.v<br>
/home/arruk/riscv/RTL/PRIMER25k/src/core.sv<br>
/home/arruk/riscv/RTL/PRIMER25k/src/gowin_dpb/gowin_dpb.v<br>
/home/arruk/riscv/RTL/PRIMER25k/src/mem.sv<br>
/home/arruk/riscv/RTL/PRIMER25k/src/soc.v<br>
/home/arruk/riscv/RTL/PRIMER25k/src/uart_tx.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan  8 20:45:41 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>SOC</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.523s, Elapsed time = 0h 0m 0.523s, Peak memory usage = 108.191MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.073s, Elapsed time = 0h 0m 0.073s, Peak memory usage = 108.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.024s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 108.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.047s, Elapsed time = 0h 0m 0.047s, Peak memory usage = 108.441MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 194.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.15s, Elapsed time = 0h 0m 0.15s, Peak memory usage = 196.566MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.476s, Elapsed time = 0h 0m 0.476s, Peak memory usage = 196.566MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.211s, Elapsed time = 0h 0m 0.211s, Peak memory usage = 196.566MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 205.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.124s, Elapsed time = 0h 0m 0.124s, Peak memory usage = 205.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.133s, Elapsed time = 0h 0m 0.133s, Peak memory usage = 205.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 31s, Elapsed time = 0h 0m 31s, Peak memory usage = 230.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 230.441MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 267.273MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 38s, Elapsed time = 0h 0m 38s, Peak memory usage = 267.273MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1725</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1364</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>355</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>13510</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>231</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>3928</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>9351</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>480</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>480</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>267</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>267</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>56</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>24</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>14260(13993 LUT, 267 ALU) / 23040</td>
<td>62%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1725 / 23280</td>
<td>8%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1725 / 23280</td>
<td>8%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>56 / 56</td>
<td>100%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>100.000(MHz)</td>
<td>74.363(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1813</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s110/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s110/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s54/I1</td>
</tr>
<tr>
<td>2.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s54/O</td>
</tr>
<tr>
<td>2.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s26/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s26/O</td>
</tr>
<tr>
<td>3.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s12/I1</td>
</tr>
<tr>
<td>3.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s12/O</td>
</tr>
<tr>
<td>3.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s5/I1</td>
</tr>
<tr>
<td>3.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s5/O</td>
</tr>
<tr>
<td>3.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_ALUin2_0_s2/I2</td>
</tr>
<tr>
<td>4.390</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/a_e_ALUin2_0_s2/F</td>
</tr>
<tr>
<td>4.765</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_ALUin2_0_s4/I2</td>
</tr>
<tr>
<td>5.226</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>CPU/a_e_ALUin2_0_s4/F</td>
</tr>
<tr>
<td>5.601</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>6.128</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>6.503</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>7.065</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>7.115</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>7.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>7.165</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>7.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>7.215</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>7.265</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>7.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>7.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>7.365</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>7.365</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>7.415</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>7.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>7.465</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>7.565</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>7.615</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>7.615</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>7.665</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>7.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>7.715</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>7.715</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>7.765</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>7.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>7.865</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>7.865</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>7.915</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>7.915</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>7.965</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>7.965</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>8.015</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>8.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>8.065</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>8.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>8.115</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>8.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>8.215</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>8.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>8.315</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>8.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>8.365</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>8.365</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>8.415</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>8.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>8.465</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>8.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>8.709</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>9.084</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s8/I1</td>
</tr>
<tr>
<td>9.600</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s8/F</td>
</tr>
<tr>
<td>9.975</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s6/I0</td>
</tr>
<tr>
<td>10.501</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s6/F</td>
</tr>
<tr>
<td>10.876</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>11.338</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>11.713</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s0/I2</td>
</tr>
<tr>
<td>12.174</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>12.549</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>13.450</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_2_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1813</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_2_s0/CLK</td>
</tr>
<tr>
<td>10.002</td>
<td>-0.373</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/b_de_IR_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.067, 54.054%; route: 5.625, 43.021%; tC2Q: 0.382, 2.925%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1813</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s110/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s110/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s54/I1</td>
</tr>
<tr>
<td>2.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s54/O</td>
</tr>
<tr>
<td>2.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s26/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s26/O</td>
</tr>
<tr>
<td>3.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s12/I1</td>
</tr>
<tr>
<td>3.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s12/O</td>
</tr>
<tr>
<td>3.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s5/I1</td>
</tr>
<tr>
<td>3.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s5/O</td>
</tr>
<tr>
<td>3.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_ALUin2_0_s2/I2</td>
</tr>
<tr>
<td>4.390</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/a_e_ALUin2_0_s2/F</td>
</tr>
<tr>
<td>4.765</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_ALUin2_0_s4/I2</td>
</tr>
<tr>
<td>5.226</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>CPU/a_e_ALUin2_0_s4/F</td>
</tr>
<tr>
<td>5.601</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>6.128</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>6.503</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>7.065</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>7.115</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>7.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>7.165</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>7.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>7.215</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>7.265</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>7.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>7.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>7.365</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>7.365</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>7.415</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>7.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>7.465</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>7.565</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>7.615</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>7.615</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>7.665</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>7.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>7.715</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>7.715</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>7.765</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>7.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>7.865</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>7.865</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>7.915</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>7.915</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>7.965</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>7.965</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>8.015</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>8.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>8.065</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>8.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>8.115</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>8.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>8.215</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>8.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>8.315</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>8.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>8.365</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>8.365</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>8.415</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>8.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>8.465</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>8.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>8.709</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>9.084</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s8/I1</td>
</tr>
<tr>
<td>9.600</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s8/F</td>
</tr>
<tr>
<td>9.975</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s6/I0</td>
</tr>
<tr>
<td>10.501</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s6/F</td>
</tr>
<tr>
<td>10.876</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>11.338</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>11.713</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s0/I2</td>
</tr>
<tr>
<td>12.174</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>12.549</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>13.450</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_5_s0/SET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1813</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_5_s0/CLK</td>
</tr>
<tr>
<td>10.002</td>
<td>-0.373</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/b_de_IR_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.067, 54.054%; route: 5.625, 43.021%; tC2Q: 0.382, 2.925%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1813</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s110/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s110/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s54/I1</td>
</tr>
<tr>
<td>2.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s54/O</td>
</tr>
<tr>
<td>2.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s26/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s26/O</td>
</tr>
<tr>
<td>3.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s12/I1</td>
</tr>
<tr>
<td>3.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s12/O</td>
</tr>
<tr>
<td>3.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s5/I1</td>
</tr>
<tr>
<td>3.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s5/O</td>
</tr>
<tr>
<td>3.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_ALUin2_0_s2/I2</td>
</tr>
<tr>
<td>4.390</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/a_e_ALUin2_0_s2/F</td>
</tr>
<tr>
<td>4.765</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_ALUin2_0_s4/I2</td>
</tr>
<tr>
<td>5.226</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>CPU/a_e_ALUin2_0_s4/F</td>
</tr>
<tr>
<td>5.601</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>6.128</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>6.503</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>7.065</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>7.115</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>7.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>7.165</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>7.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>7.215</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>7.265</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>7.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>7.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>7.365</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>7.365</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>7.415</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>7.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>7.465</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>7.565</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>7.615</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>7.615</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>7.665</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>7.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>7.715</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>7.715</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>7.765</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>7.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>7.865</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>7.865</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>7.915</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>7.915</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>7.965</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>7.965</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>8.015</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>8.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>8.065</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>8.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>8.115</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>8.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>8.215</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>8.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>8.315</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>8.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>8.365</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>8.365</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>8.415</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>8.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>8.465</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>8.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>8.709</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>9.084</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s8/I1</td>
</tr>
<tr>
<td>9.600</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s8/F</td>
</tr>
<tr>
<td>9.975</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s6/I0</td>
</tr>
<tr>
<td>10.501</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s6/F</td>
</tr>
<tr>
<td>10.876</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>11.338</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>11.713</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s0/I2</td>
</tr>
<tr>
<td>12.174</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>12.549</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>13.450</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_7_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1813</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_7_s0/CLK</td>
</tr>
<tr>
<td>10.002</td>
<td>-0.373</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/b_de_IR_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.067, 54.054%; route: 5.625, 43.021%; tC2Q: 0.382, 2.925%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1813</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s110/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s110/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s54/I1</td>
</tr>
<tr>
<td>2.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s54/O</td>
</tr>
<tr>
<td>2.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s26/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s26/O</td>
</tr>
<tr>
<td>3.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s12/I1</td>
</tr>
<tr>
<td>3.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s12/O</td>
</tr>
<tr>
<td>3.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s5/I1</td>
</tr>
<tr>
<td>3.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s5/O</td>
</tr>
<tr>
<td>3.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_ALUin2_0_s2/I2</td>
</tr>
<tr>
<td>4.390</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/a_e_ALUin2_0_s2/F</td>
</tr>
<tr>
<td>4.765</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_ALUin2_0_s4/I2</td>
</tr>
<tr>
<td>5.226</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>CPU/a_e_ALUin2_0_s4/F</td>
</tr>
<tr>
<td>5.601</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>6.128</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>6.503</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>7.065</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>7.115</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>7.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>7.165</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>7.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>7.215</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>7.265</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>7.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>7.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>7.365</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>7.365</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>7.415</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>7.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>7.465</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>7.565</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>7.615</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>7.615</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>7.665</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>7.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>7.715</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>7.715</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>7.765</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>7.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>7.865</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>7.865</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>7.915</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>7.915</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>7.965</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>7.965</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>8.015</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>8.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>8.065</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>8.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>8.115</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>8.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>8.215</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>8.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>8.315</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>8.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>8.365</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>8.365</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>8.415</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>8.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>8.465</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>8.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>8.709</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>9.084</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s8/I1</td>
</tr>
<tr>
<td>9.600</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s8/F</td>
</tr>
<tr>
<td>9.975</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s6/I0</td>
</tr>
<tr>
<td>10.501</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s6/F</td>
</tr>
<tr>
<td>10.876</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>11.338</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>11.713</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s0/I2</td>
</tr>
<tr>
<td>12.174</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>12.549</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>13.450</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_8_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1813</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_8_s0/CLK</td>
</tr>
<tr>
<td>10.002</td>
<td>-0.373</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/b_de_IR_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.067, 54.054%; route: 5.625, 43.021%; tC2Q: 0.382, 2.925%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1813</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>CPU/reg_file_reg_file_RAMREG_15_G[0]_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s110/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s110/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s54/I1</td>
</tr>
<tr>
<td>2.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s54/O</td>
</tr>
<tr>
<td>2.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s26/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s26/O</td>
</tr>
<tr>
<td>3.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s12/I1</td>
</tr>
<tr>
<td>3.093</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s12/O</td>
</tr>
<tr>
<td>3.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s5/I1</td>
</tr>
<tr>
<td>3.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/reg_file_RAMOUT_0_G[0]_s5/O</td>
</tr>
<tr>
<td>3.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_ALUin2_0_s2/I2</td>
</tr>
<tr>
<td>4.390</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/a_e_ALUin2_0_s2/F</td>
</tr>
<tr>
<td>4.765</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_ALUin2_0_s4/I2</td>
</tr>
<tr>
<td>5.226</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>CPU/a_e_ALUin2_0_s4/F</td>
</tr>
<tr>
<td>5.601</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_0_s1/I0</td>
</tr>
<tr>
<td>6.128</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_0_s1/F</td>
</tr>
<tr>
<td>6.503</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_0_s/I1</td>
</tr>
<tr>
<td>7.065</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_0_s/COUT</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_1_s/CIN</td>
</tr>
<tr>
<td>7.115</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_1_s/COUT</td>
</tr>
<tr>
<td>7.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_2_s/CIN</td>
</tr>
<tr>
<td>7.165</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_2_s/COUT</td>
</tr>
<tr>
<td>7.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_3_s/CIN</td>
</tr>
<tr>
<td>7.215</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_3_s/COUT</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_4_s/CIN</td>
</tr>
<tr>
<td>7.265</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_4_s/COUT</td>
</tr>
<tr>
<td>7.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_5_s/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>7.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>7.365</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>7.365</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>7.415</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>7.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>7.465</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>7.565</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>7.615</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>7.615</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>7.665</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>7.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>7.715</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>7.715</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>7.765</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>7.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>7.865</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>7.865</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>7.915</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>7.915</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>7.965</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>7.965</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>8.015</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>8.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>8.065</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>8.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>8.115</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>8.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>8.165</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>8.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>8.215</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>8.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>8.315</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>8.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>8.365</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>8.365</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>8.415</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>8.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>8.465</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>8.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>8.709</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>9.084</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s8/I1</td>
</tr>
<tr>
<td>9.600</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s8/F</td>
</tr>
<tr>
<td>9.975</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s6/I0</td>
</tr>
<tr>
<td>10.501</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s6/F</td>
</tr>
<tr>
<td>10.876</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>11.338</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>11.713</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_JoB_s0/I2</td>
</tr>
<tr>
<td>12.174</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>12.549</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>13.450</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_9_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1813</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_9_s0/CLK</td>
</tr>
<tr>
<td>10.002</td>
<td>-0.373</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/b_de_IR_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.067, 54.054%; route: 5.625, 43.021%; tC2Q: 0.382, 2.925%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
