// Seed: 1597817897
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output supply1 id_2
    , id_9,
    input tri id_3,
    input supply0 id_4
    , id_10,
    output uwire id_5,
    output supply0 id_6,
    output uwire id_7
);
  wire id_11;
  initial #1 id_5 = id_10;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    input tri1 id_2
    , id_6, id_7, id_8,
    input wire id_3,
    output wor id_4
);
  wand id_9;
  wire id_10;
  supply1 id_11;
  module_0(
      id_2, id_7, id_1, id_7, id_7, id_1, id_8, id_8
  );
  tri0 id_12 = 1 - id_9;
  always @(negedge id_6) id_1 = id_12;
  id_13(
      .id_0(), .id_1(!id_11)
  );
  uwire id_14 = 1;
  assign id_7 = id_12;
endmodule
