#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ad5bd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ace120 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1b0b0d0 .functor NOT 1, L_0x1b0c6b0, C4<0>, C4<0>, C4<0>;
L_0x1b0c410 .functor XOR 1, L_0x1b0c2b0, L_0x1b0c370, C4<0>, C4<0>;
L_0x1b0c5a0 .functor XOR 1, L_0x1b0c410, L_0x1b0c4d0, C4<0>, C4<0>;
v0x1b0a400_0 .net *"_ivl_10", 0 0, L_0x1b0c4d0;  1 drivers
v0x1b0a500_0 .net *"_ivl_12", 0 0, L_0x1b0c5a0;  1 drivers
v0x1b0a5e0_0 .net *"_ivl_2", 0 0, L_0x1b0c210;  1 drivers
v0x1b0a6d0_0 .net *"_ivl_4", 0 0, L_0x1b0c2b0;  1 drivers
v0x1b0a7b0_0 .net *"_ivl_6", 0 0, L_0x1b0c370;  1 drivers
v0x1b0a8e0_0 .net *"_ivl_8", 0 0, L_0x1b0c410;  1 drivers
v0x1b0a9c0_0 .var "clk", 0 0;
v0x1b0aa60_0 .var/2u "stats1", 159 0;
v0x1b0ab20_0 .var/2u "strobe", 0 0;
v0x1b0ac70_0 .net "tb_match", 0 0, L_0x1b0c6b0;  1 drivers
v0x1b0ad30_0 .net "tb_mismatch", 0 0, L_0x1b0b0d0;  1 drivers
v0x1b0adf0_0 .net "x", 0 0, v0x1b07cf0_0;  1 drivers
v0x1b0ae90_0 .net "y", 0 0, v0x1b07db0_0;  1 drivers
v0x1b0af30_0 .net "z_dut", 0 0, L_0x1b0c0d0;  1 drivers
v0x1b0b000_0 .net "z_ref", 0 0, L_0x1b0b240;  1 drivers
L_0x1b0c210 .concat [ 1 0 0 0], L_0x1b0b240;
L_0x1b0c2b0 .concat [ 1 0 0 0], L_0x1b0b240;
L_0x1b0c370 .concat [ 1 0 0 0], L_0x1b0c0d0;
L_0x1b0c4d0 .concat [ 1 0 0 0], L_0x1b0b240;
L_0x1b0c6b0 .cmp/eeq 1, L_0x1b0c210, L_0x1b0c5a0;
S_0x1ad4210 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1ace120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b0b1a0 .functor NOT 1, v0x1b07db0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0b240 .functor OR 1, v0x1b07cf0_0, L_0x1b0b1a0, C4<0>, C4<0>;
v0x1ad70b0_0 .net *"_ivl_0", 0 0, L_0x1b0b1a0;  1 drivers
v0x1ad7150_0 .net "x", 0 0, v0x1b07cf0_0;  alias, 1 drivers
v0x1b077f0_0 .net "y", 0 0, v0x1b07db0_0;  alias, 1 drivers
v0x1b07890_0 .net "z", 0 0, L_0x1b0b240;  alias, 1 drivers
S_0x1b079d0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1ace120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1b07c10_0 .net "clk", 0 0, v0x1b0a9c0_0;  1 drivers
v0x1b07cf0_0 .var "x", 0 0;
v0x1b07db0_0 .var "y", 0 0;
E_0x1adc920 .event negedge, v0x1b07c10_0;
E_0x1adcb60/0 .event negedge, v0x1b07c10_0;
E_0x1adcb60/1 .event posedge, v0x1b07c10_0;
E_0x1adcb60 .event/or E_0x1adcb60/0, E_0x1adcb60/1;
S_0x1b07e50 .scope module, "top_module1" "top_module" 3 76, 4 1 0, S_0x1ace120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b0bea0 .functor OR 1, L_0x1b0b4a0, L_0x1b0b6f0, C4<0>, C4<0>;
L_0x1b0bf30 .functor OR 1, L_0x1b0b8e0, L_0x1b0bd40, C4<0>, C4<0>;
L_0x1b0bfc0 .functor AND 1, L_0x1b0bea0, L_0x1b0bf30, C4<1>, C4<1>;
L_0x1b0c0d0 .functor XOR 1, v0x1b07cf0_0, L_0x1b0bfc0, C4<0>, C4<0>;
v0x1b09a40_0 .net "a1_z", 0 0, L_0x1b0b4a0;  1 drivers
v0x1b09ae0_0 .net "a2_z", 0 0, L_0x1b0b8e0;  1 drivers
v0x1b09bb0_0 .net "and_out", 0 0, L_0x1b0bfc0;  1 drivers
v0x1b09c80_0 .net "b1_z", 0 0, L_0x1b0b6f0;  1 drivers
v0x1b09d50_0 .net "b2_z", 0 0, L_0x1b0bd40;  1 drivers
v0x1b09e40_0 .net "or_out1", 0 0, L_0x1b0bea0;  1 drivers
v0x1b09ee0_0 .net "or_out2", 0 0, L_0x1b0bf30;  1 drivers
v0x1b09f80_0 .net "x", 0 0, v0x1b07cf0_0;  alias, 1 drivers
v0x1b0a020_0 .net "y", 0 0, v0x1b07db0_0;  alias, 1 drivers
v0x1b0a150_0 .net "z", 0 0, L_0x1b0c0d0;  alias, 1 drivers
S_0x1b08030 .scope module, "a1" "A" 4 9, 4 25 0, S_0x1b07e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b0b410 .functor XOR 1, v0x1b07cf0_0, v0x1b07db0_0, C4<0>, C4<0>;
L_0x1b0b4a0 .functor AND 1, L_0x1b0b410, v0x1b07cf0_0, C4<1>, C4<1>;
v0x1b082a0_0 .net *"_ivl_0", 0 0, L_0x1b0b410;  1 drivers
v0x1b083a0_0 .net "x", 0 0, v0x1b07cf0_0;  alias, 1 drivers
v0x1b084b0_0 .net "y", 0 0, v0x1b07db0_0;  alias, 1 drivers
v0x1b085a0_0 .net "z", 0 0, L_0x1b0b4a0;  alias, 1 drivers
S_0x1b086a0 .scope module, "a2" "A" 4 12, 4 25 0, S_0x1b07e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b0b850 .functor XOR 1, v0x1b07cf0_0, v0x1b07db0_0, C4<0>, C4<0>;
L_0x1b0b8e0 .functor AND 1, L_0x1b0b850, v0x1b07cf0_0, C4<1>, C4<1>;
v0x1b088f0_0 .net *"_ivl_0", 0 0, L_0x1b0b850;  1 drivers
v0x1b089f0_0 .net "x", 0 0, v0x1b07cf0_0;  alias, 1 drivers
v0x1b08ab0_0 .net "y", 0 0, v0x1b07db0_0;  alias, 1 drivers
v0x1b08b50_0 .net "z", 0 0, L_0x1b0b8e0;  alias, 1 drivers
S_0x1b08c50 .scope module, "b1" "B" 4 10, 4 34 0, S_0x1b07e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b0b5d0 .functor AND 1, v0x1b07cf0_0, v0x1b07db0_0, C4<1>, C4<1>;
L_0x1b0b660 .functor XOR 1, v0x1b07cf0_0, v0x1b07db0_0, C4<0>, C4<0>;
L_0x1b0b6f0 .functor OR 1, L_0x1b0b5d0, L_0x1b0b660, C4<0>, C4<0>;
v0x1b08ed0_0 .net *"_ivl_0", 0 0, L_0x1b0b5d0;  1 drivers
v0x1b08fb0_0 .net *"_ivl_2", 0 0, L_0x1b0b660;  1 drivers
v0x1b09090_0 .net "x", 0 0, v0x1b07cf0_0;  alias, 1 drivers
v0x1b09160_0 .net "y", 0 0, v0x1b07db0_0;  alias, 1 drivers
v0x1b09290_0 .net "z", 0 0, L_0x1b0b6f0;  alias, 1 drivers
S_0x1b093b0 .scope module, "b2" "B" 4 13, 4 34 0, S_0x1b07e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b0ba10 .functor AND 1, v0x1b07cf0_0, v0x1b07db0_0, C4<1>, C4<1>;
L_0x1b0baa0 .functor XOR 1, v0x1b07cf0_0, v0x1b07db0_0, C4<0>, C4<0>;
L_0x1b0bd40 .functor OR 1, L_0x1b0ba10, L_0x1b0baa0, C4<0>, C4<0>;
v0x1b095b0_0 .net *"_ivl_0", 0 0, L_0x1b0ba10;  1 drivers
v0x1b096b0_0 .net *"_ivl_2", 0 0, L_0x1b0baa0;  1 drivers
v0x1b09790_0 .net "x", 0 0, v0x1b07cf0_0;  alias, 1 drivers
v0x1b09830_0 .net "y", 0 0, v0x1b07db0_0;  alias, 1 drivers
v0x1b098d0_0 .net "z", 0 0, L_0x1b0bd40;  alias, 1 drivers
S_0x1b0a250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1ace120;
 .timescale -12 -12;
E_0x1adcdb0 .event anyedge, v0x1b0ab20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b0ab20_0;
    %nor/r;
    %assign/vec4 v0x1b0ab20_0, 0;
    %wait E_0x1adcdb0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b079d0;
T_1 ;
    %wait E_0x1adcb60;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1b07db0_0, 0;
    %assign/vec4 v0x1b07cf0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1b079d0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1adc920;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1ace120;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b0a9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b0ab20_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ace120;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b0a9c0_0;
    %inv;
    %store/vec4 v0x1b0a9c0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1ace120;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b07c10_0, v0x1b0ad30_0, v0x1b0adf0_0, v0x1b0ae90_0, v0x1b0b000_0, v0x1b0af30_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ace120;
T_6 ;
    %load/vec4 v0x1b0aa60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1b0aa60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b0aa60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1b0aa60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b0aa60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b0aa60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b0aa60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1ace120;
T_7 ;
    %wait E_0x1adcb60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b0aa60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b0aa60_0, 4, 32;
    %load/vec4 v0x1b0ac70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1b0aa60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b0aa60_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b0aa60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b0aa60_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1b0b000_0;
    %load/vec4 v0x1b0b000_0;
    %load/vec4 v0x1b0af30_0;
    %xor;
    %load/vec4 v0x1b0b000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1b0aa60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b0aa60_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1b0aa60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b0aa60_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/mt2015_q4/iter3/response0/top_module.sv";
