# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do seven_seg_decoder_decimal_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work gate_work 
# Modifying /home/ubuntu/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {seven_seg_decoder_decimal.vo}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:21:23 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." seven_seg_decoder_decimal.vo 
# -- Compiling module seven_seg_decoder_decimal
# -- Compiling module hard_block
# 
# Top level modules:
# 	seven_seg_decoder_decimal
# End time: 07:21:23 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/ubuntu/Documents/Quartus_Projects/seven_seg_decoder_decimal {/home/ubuntu/Documents/Quartus_Projects/seven_seg_decoder_decimal/tb_seven_seg_decoder_decimal.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 07:21:23 on Mar 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ubuntu/Documents/Quartus_Projects/seven_seg_decoder_decimal" /home/ubuntu/Documents/Quartus_Projects/seven_seg_decoder_decimal/tb_seven_seg_decoder_decimal.v 
# -- Compiling module tb_seven_seg_decoder_decimal
# 
# Top level modules:
# 	tb_seven_seg_decoder_decimal
# End time: 07:21:24 on Mar 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  tb_seven_seg_decoder_decimal
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" tb_seven_seg_decoder_decimal 
# Start time: 07:21:24 on Mar 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_seven_seg_decoder_decimal(fast)
# Loading work.seven_seg_decoder_decimal(fast)
# Loading work.hard_block(fast)
# Loading cycloneive_ver.cycloneive_io_obuf(fast)
# Loading cycloneive_ver.cycloneive_io_ibuf(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__1)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__2)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__3)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__4)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__5)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__6)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : /home/ubuntu/Documents/Quartus_Projects/seven_seg_decoder_decimal/tb_seven_seg_decoder_decimal.v(23)
#    Time: 130 ns  Iteration: 0  Instance: /tb_seven_seg_decoder_decimal
# Break in Module tb_seven_seg_decoder_decimal at /home/ubuntu/Documents/Quartus_Projects/seven_seg_decoder_decimal/tb_seven_seg_decoder_decimal.v line 23
# Causality operation skipped due to absence of debug database file
# End time: 07:22:04 on Mar 30,2024, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
