// Seed: 826506152
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    input tri id_8,
    output wire id_9,
    input tri1 id_10
    , id_13,
    input uwire id_11
);
  always @((1'd0)) id_9 = 1;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input wor id_4,
    output tri1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output wor id_8
);
  wire id_10;
  wire id_11;
  module_0(
      id_0, id_7, id_0, id_7, id_7, id_7, id_7, id_5, id_0, id_5, id_0, id_7
  );
endmodule
