EMBOSS_001	shiver_result_ConsensusRound1_GapsFilled	439	NNN	.	439
EMBOSS_001	shiver_result_ConsensusRound1_GapsFilled	515	NNN	.	512
EMBOSS_001	shiver_result_ConsensusRound1_GapsFilled	3665	NNN	.	3659
EMBOSS_001	shiver_result_ConsensusRound1_GapsFilled	3833	NNNNNN	.	3824
EMBOSS_001	shiver_result_ConsensusRound1_GapsFilled	3932	NNNNNN	.	3917
EMBOSS_001	shiver_result_ConsensusRound1_GapsFilled	4343	NNN	.	4322
EMBOSS_001	shiver_result_ConsensusRound1_GapsFilled	5652	NNN	.	5628
EMBOSS_001	shiver_result_ConsensusRound1_GapsFilled	6503	NNNNNNNNN	.	6476
EMBOSS_001	shiver_result_ConsensusRound1_GapsFilled	7485	NNN	.	7449
EMBOSS_001	shiver_result_ConsensusRound1_GapsFilled	7948	NNN	.	7909
EMBOSS_001	shiver_result_ConsensusRound1_GapsFilled	8198	T	C	8156
EMBOSS_001	shiver_result_ConsensusRound1_GapsFilled	8462	NNNNNN	.	8420
