================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.4
  Build 1412921 on Wed Nov 18 09:58:55 AM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2015.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'raph' on host 'raph-VirtualBox0' (Linux_x86_64 version 3.13.0-74-generic) on Tue Jan 05 23:36:55 CET 2016
            in directory '/home/raph/HLS_OpenCV/hardware/hls_ip'
@I [HLS-10] Creating and opening project '/home/raph/HLS_OpenCV/hardware/hls_ip/hls_ip'.
@W [HLS-40] Cannot find design file './src/top.cpp'
@W [HLS-40] Cannot find design file './src/top.h'
@I [HLS-10] Creating and opening solution '/home/raph/HLS_OpenCV/hardware/hls_ip/hls_ip/solution'.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@W [HLS-40] Cannot find source file ./src/top.h; skipping it.
@W [HLS-40] Cannot find source file ./src/top.cpp; skipping it.
@E [HLS-70] Cannot find any design unit to elaborate.
Error in linking the design.
    while executing
"source script.tcl"
    invoked from within
"hls::main script.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
