-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Wed Mar 27 20:37:25 2024
-- Host        : WFXA4BB6DB88619 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ dma_axis_ip_example_equalizer_0_0_sim_netlist.vhdl
-- Design      : dma_axis_ip_example_equalizer_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_control_s_axi is
  port (
    midfreq_coefs : out STD_LOGIC_VECTOR ( 62 downto 0 );
    highfreq_coefs : out STD_LOGIC_VECTOR ( 62 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    lowfreq_coefs : out STD_LOGIC_VECTOR ( 62 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_3\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^highfreq_coefs\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \int_highfreq_coefs[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_highfreq_coefs[63]_i_1_n_3\ : STD_LOGIC;
  signal int_highfreq_coefs_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_highfreq_coefs_reg01_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_highfreq_coefs_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_lowfreq_coefs[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_lowfreq_coefs[31]_i_3_n_3\ : STD_LOGIC;
  signal int_lowfreq_coefs_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_lowfreq_coefs_reg06_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_lowfreq_coefs_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_midfreq_coefs[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_midfreq_coefs[63]_i_1_n_3\ : STD_LOGIC;
  signal int_midfreq_coefs_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_midfreq_coefs_reg03_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_midfreq_coefs_reg_n_3_[0]\ : STD_LOGIC;
  signal \^lowfreq_coefs\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \^midfreq_coefs\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \rdata[0]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_3\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[10]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[11]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[12]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[13]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[14]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[15]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[16]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[17]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[18]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[19]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[20]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[21]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[22]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[23]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[24]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[25]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[26]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[28]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[29]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[30]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[31]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[32]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[33]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[34]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[35]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[36]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[37]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[38]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[39]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[40]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[41]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[42]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[43]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[44]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[45]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[46]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[47]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[48]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[49]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[50]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[51]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[52]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[53]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[54]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[55]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[56]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[57]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[58]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[59]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[60]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[61]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[62]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[63]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_highfreq_coefs[9]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[10]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[11]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[12]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[13]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[14]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[15]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[16]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[17]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[18]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[19]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[20]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[21]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[22]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[23]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[24]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[25]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[26]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[27]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[28]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[29]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[30]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[31]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[32]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[33]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[34]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[35]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[36]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[37]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[38]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[39]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[40]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[41]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[42]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[43]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[44]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[45]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[46]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[47]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[48]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[49]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[50]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[51]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[52]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[53]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[54]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[55]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[56]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[57]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[58]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[59]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[60]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[61]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[62]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[63]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_lowfreq_coefs[9]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[10]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[11]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[12]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[13]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[14]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[15]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[16]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[17]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[18]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[19]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[20]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[21]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[22]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[23]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[24]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[25]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[26]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[27]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[28]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[29]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[31]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[32]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[33]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[34]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[35]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[36]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[37]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[38]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[39]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[40]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[41]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[42]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[43]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[44]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[45]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[46]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[47]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[48]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[49]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[50]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[51]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[52]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[53]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[54]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[55]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[56]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[57]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[58]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[59]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[60]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[61]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[62]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[63]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_midfreq_coefs[9]_i_1\ : label is "soft_lutpair28";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  highfreq_coefs(62 downto 0) <= \^highfreq_coefs\(62 downto 0);
  lowfreq_coefs(62 downto 0) <= \^lowfreq_coefs\(62 downto 0);
  midfreq_coefs(62 downto 0) <= \^midfreq_coefs\(62 downto 0);
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_3\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_3\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_3\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_3\,
      Q => \^s_axi_control_rvalid\,
      R => SR(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FFD1D1"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^s_axi_control_bvalid\,
      I2 => s_axi_control_BREADY,
      I3 => s_axi_control_AWVALID,
      I4 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_3\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_3\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_WVALID,
      O => \FSM_onehot_wstate[3]_i_1_n_3\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_3\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_3\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_3\,
      Q => \^s_axi_control_bvalid\,
      R => SR(0)
    );
\int_highfreq_coefs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_highfreq_coefs_reg_n_3_[0]\,
      O => int_highfreq_coefs_reg01_out(0)
    );
\int_highfreq_coefs[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(9),
      O => int_highfreq_coefs_reg01_out(10)
    );
\int_highfreq_coefs[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(10),
      O => int_highfreq_coefs_reg01_out(11)
    );
\int_highfreq_coefs[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(11),
      O => int_highfreq_coefs_reg01_out(12)
    );
\int_highfreq_coefs[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(12),
      O => int_highfreq_coefs_reg01_out(13)
    );
\int_highfreq_coefs[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(13),
      O => int_highfreq_coefs_reg01_out(14)
    );
\int_highfreq_coefs[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(14),
      O => int_highfreq_coefs_reg01_out(15)
    );
\int_highfreq_coefs[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(15),
      O => int_highfreq_coefs_reg01_out(16)
    );
\int_highfreq_coefs[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(16),
      O => int_highfreq_coefs_reg01_out(17)
    );
\int_highfreq_coefs[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(17),
      O => int_highfreq_coefs_reg01_out(18)
    );
\int_highfreq_coefs[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(18),
      O => int_highfreq_coefs_reg01_out(19)
    );
\int_highfreq_coefs[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(0),
      O => int_highfreq_coefs_reg01_out(1)
    );
\int_highfreq_coefs[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(19),
      O => int_highfreq_coefs_reg01_out(20)
    );
\int_highfreq_coefs[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(20),
      O => int_highfreq_coefs_reg01_out(21)
    );
\int_highfreq_coefs[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(21),
      O => int_highfreq_coefs_reg01_out(22)
    );
\int_highfreq_coefs[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(22),
      O => int_highfreq_coefs_reg01_out(23)
    );
\int_highfreq_coefs[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(23),
      O => int_highfreq_coefs_reg01_out(24)
    );
\int_highfreq_coefs[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(24),
      O => int_highfreq_coefs_reg01_out(25)
    );
\int_highfreq_coefs[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(25),
      O => int_highfreq_coefs_reg01_out(26)
    );
\int_highfreq_coefs[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(26),
      O => int_highfreq_coefs_reg01_out(27)
    );
\int_highfreq_coefs[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(27),
      O => int_highfreq_coefs_reg01_out(28)
    );
\int_highfreq_coefs[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(28),
      O => int_highfreq_coefs_reg01_out(29)
    );
\int_highfreq_coefs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(1),
      O => int_highfreq_coefs_reg01_out(2)
    );
\int_highfreq_coefs[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(29),
      O => int_highfreq_coefs_reg01_out(30)
    );
\int_highfreq_coefs[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \waddr_reg_n_3_[5]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => \waddr_reg_n_3_[2]\,
      I4 => \int_lowfreq_coefs[31]_i_3_n_3\,
      O => \int_highfreq_coefs[31]_i_1_n_3\
    );
\int_highfreq_coefs[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(30),
      O => int_highfreq_coefs_reg01_out(31)
    );
\int_highfreq_coefs[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(31),
      O => int_highfreq_coefs_reg0(0)
    );
\int_highfreq_coefs[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(32),
      O => int_highfreq_coefs_reg0(1)
    );
\int_highfreq_coefs[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(33),
      O => int_highfreq_coefs_reg0(2)
    );
\int_highfreq_coefs[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(34),
      O => int_highfreq_coefs_reg0(3)
    );
\int_highfreq_coefs[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(35),
      O => int_highfreq_coefs_reg0(4)
    );
\int_highfreq_coefs[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(36),
      O => int_highfreq_coefs_reg0(5)
    );
\int_highfreq_coefs[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(37),
      O => int_highfreq_coefs_reg0(6)
    );
\int_highfreq_coefs[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(38),
      O => int_highfreq_coefs_reg0(7)
    );
\int_highfreq_coefs[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(2),
      O => int_highfreq_coefs_reg01_out(3)
    );
\int_highfreq_coefs[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(39),
      O => int_highfreq_coefs_reg0(8)
    );
\int_highfreq_coefs[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(40),
      O => int_highfreq_coefs_reg0(9)
    );
\int_highfreq_coefs[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(41),
      O => int_highfreq_coefs_reg0(10)
    );
\int_highfreq_coefs[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(42),
      O => int_highfreq_coefs_reg0(11)
    );
\int_highfreq_coefs[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(43),
      O => int_highfreq_coefs_reg0(12)
    );
\int_highfreq_coefs[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(44),
      O => int_highfreq_coefs_reg0(13)
    );
\int_highfreq_coefs[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(45),
      O => int_highfreq_coefs_reg0(14)
    );
\int_highfreq_coefs[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(46),
      O => int_highfreq_coefs_reg0(15)
    );
\int_highfreq_coefs[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(47),
      O => int_highfreq_coefs_reg0(16)
    );
\int_highfreq_coefs[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(48),
      O => int_highfreq_coefs_reg0(17)
    );
\int_highfreq_coefs[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(3),
      O => int_highfreq_coefs_reg01_out(4)
    );
\int_highfreq_coefs[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(49),
      O => int_highfreq_coefs_reg0(18)
    );
\int_highfreq_coefs[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(50),
      O => int_highfreq_coefs_reg0(19)
    );
\int_highfreq_coefs[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(51),
      O => int_highfreq_coefs_reg0(20)
    );
\int_highfreq_coefs[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(52),
      O => int_highfreq_coefs_reg0(21)
    );
\int_highfreq_coefs[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(53),
      O => int_highfreq_coefs_reg0(22)
    );
\int_highfreq_coefs[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^highfreq_coefs\(54),
      O => int_highfreq_coefs_reg0(23)
    );
\int_highfreq_coefs[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(55),
      O => int_highfreq_coefs_reg0(24)
    );
\int_highfreq_coefs[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(56),
      O => int_highfreq_coefs_reg0(25)
    );
\int_highfreq_coefs[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(57),
      O => int_highfreq_coefs_reg0(26)
    );
\int_highfreq_coefs[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(58),
      O => int_highfreq_coefs_reg0(27)
    );
\int_highfreq_coefs[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(4),
      O => int_highfreq_coefs_reg01_out(5)
    );
\int_highfreq_coefs[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(59),
      O => int_highfreq_coefs_reg0(28)
    );
\int_highfreq_coefs[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(60),
      O => int_highfreq_coefs_reg0(29)
    );
\int_highfreq_coefs[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(61),
      O => int_highfreq_coefs_reg0(30)
    );
\int_highfreq_coefs[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \waddr_reg_n_3_[5]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => \int_lowfreq_coefs[31]_i_3_n_3\,
      O => \int_highfreq_coefs[63]_i_1_n_3\
    );
\int_highfreq_coefs[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^highfreq_coefs\(62),
      O => int_highfreq_coefs_reg0(31)
    );
\int_highfreq_coefs[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(5),
      O => int_highfreq_coefs_reg01_out(6)
    );
\int_highfreq_coefs[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^highfreq_coefs\(6),
      O => int_highfreq_coefs_reg01_out(7)
    );
\int_highfreq_coefs[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(7),
      O => int_highfreq_coefs_reg01_out(8)
    );
\int_highfreq_coefs[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^highfreq_coefs\(8),
      O => int_highfreq_coefs_reg01_out(9)
    );
\int_highfreq_coefs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(0),
      Q => \int_highfreq_coefs_reg_n_3_[0]\,
      R => SR(0)
    );
\int_highfreq_coefs_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(10),
      Q => \^highfreq_coefs\(9),
      R => SR(0)
    );
\int_highfreq_coefs_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(11),
      Q => \^highfreq_coefs\(10),
      R => SR(0)
    );
\int_highfreq_coefs_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(12),
      Q => \^highfreq_coefs\(11),
      R => SR(0)
    );
\int_highfreq_coefs_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(13),
      Q => \^highfreq_coefs\(12),
      R => SR(0)
    );
\int_highfreq_coefs_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(14),
      Q => \^highfreq_coefs\(13),
      R => SR(0)
    );
\int_highfreq_coefs_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(15),
      Q => \^highfreq_coefs\(14),
      R => SR(0)
    );
\int_highfreq_coefs_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(16),
      Q => \^highfreq_coefs\(15),
      R => SR(0)
    );
\int_highfreq_coefs_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(17),
      Q => \^highfreq_coefs\(16),
      R => SR(0)
    );
\int_highfreq_coefs_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(18),
      Q => \^highfreq_coefs\(17),
      R => SR(0)
    );
\int_highfreq_coefs_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(19),
      Q => \^highfreq_coefs\(18),
      R => SR(0)
    );
\int_highfreq_coefs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(1),
      Q => \^highfreq_coefs\(0),
      R => SR(0)
    );
\int_highfreq_coefs_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(20),
      Q => \^highfreq_coefs\(19),
      R => SR(0)
    );
\int_highfreq_coefs_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(21),
      Q => \^highfreq_coefs\(20),
      R => SR(0)
    );
\int_highfreq_coefs_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(22),
      Q => \^highfreq_coefs\(21),
      R => SR(0)
    );
\int_highfreq_coefs_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(23),
      Q => \^highfreq_coefs\(22),
      R => SR(0)
    );
\int_highfreq_coefs_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(24),
      Q => \^highfreq_coefs\(23),
      R => SR(0)
    );
\int_highfreq_coefs_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(25),
      Q => \^highfreq_coefs\(24),
      R => SR(0)
    );
\int_highfreq_coefs_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(26),
      Q => \^highfreq_coefs\(25),
      R => SR(0)
    );
\int_highfreq_coefs_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(27),
      Q => \^highfreq_coefs\(26),
      R => SR(0)
    );
\int_highfreq_coefs_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(28),
      Q => \^highfreq_coefs\(27),
      R => SR(0)
    );
\int_highfreq_coefs_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(29),
      Q => \^highfreq_coefs\(28),
      R => SR(0)
    );
\int_highfreq_coefs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(2),
      Q => \^highfreq_coefs\(1),
      R => SR(0)
    );
\int_highfreq_coefs_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(30),
      Q => \^highfreq_coefs\(29),
      R => SR(0)
    );
\int_highfreq_coefs_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(31),
      Q => \^highfreq_coefs\(30),
      R => SR(0)
    );
\int_highfreq_coefs_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(0),
      Q => \^highfreq_coefs\(31),
      R => SR(0)
    );
\int_highfreq_coefs_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(1),
      Q => \^highfreq_coefs\(32),
      R => SR(0)
    );
\int_highfreq_coefs_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(2),
      Q => \^highfreq_coefs\(33),
      R => SR(0)
    );
\int_highfreq_coefs_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(3),
      Q => \^highfreq_coefs\(34),
      R => SR(0)
    );
\int_highfreq_coefs_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(4),
      Q => \^highfreq_coefs\(35),
      R => SR(0)
    );
\int_highfreq_coefs_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(5),
      Q => \^highfreq_coefs\(36),
      R => SR(0)
    );
\int_highfreq_coefs_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(6),
      Q => \^highfreq_coefs\(37),
      R => SR(0)
    );
\int_highfreq_coefs_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(7),
      Q => \^highfreq_coefs\(38),
      R => SR(0)
    );
\int_highfreq_coefs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(3),
      Q => \^highfreq_coefs\(2),
      R => SR(0)
    );
\int_highfreq_coefs_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(8),
      Q => \^highfreq_coefs\(39),
      R => SR(0)
    );
\int_highfreq_coefs_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(9),
      Q => \^highfreq_coefs\(40),
      R => SR(0)
    );
\int_highfreq_coefs_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(10),
      Q => \^highfreq_coefs\(41),
      R => SR(0)
    );
\int_highfreq_coefs_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(11),
      Q => \^highfreq_coefs\(42),
      R => SR(0)
    );
\int_highfreq_coefs_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(12),
      Q => \^highfreq_coefs\(43),
      R => SR(0)
    );
\int_highfreq_coefs_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(13),
      Q => \^highfreq_coefs\(44),
      R => SR(0)
    );
\int_highfreq_coefs_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(14),
      Q => \^highfreq_coefs\(45),
      R => SR(0)
    );
\int_highfreq_coefs_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(15),
      Q => \^highfreq_coefs\(46),
      R => SR(0)
    );
\int_highfreq_coefs_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(16),
      Q => \^highfreq_coefs\(47),
      R => SR(0)
    );
\int_highfreq_coefs_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(17),
      Q => \^highfreq_coefs\(48),
      R => SR(0)
    );
\int_highfreq_coefs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(4),
      Q => \^highfreq_coefs\(3),
      R => SR(0)
    );
\int_highfreq_coefs_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(18),
      Q => \^highfreq_coefs\(49),
      R => SR(0)
    );
\int_highfreq_coefs_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(19),
      Q => \^highfreq_coefs\(50),
      R => SR(0)
    );
\int_highfreq_coefs_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(20),
      Q => \^highfreq_coefs\(51),
      R => SR(0)
    );
\int_highfreq_coefs_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(21),
      Q => \^highfreq_coefs\(52),
      R => SR(0)
    );
\int_highfreq_coefs_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(22),
      Q => \^highfreq_coefs\(53),
      R => SR(0)
    );
\int_highfreq_coefs_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(23),
      Q => \^highfreq_coefs\(54),
      R => SR(0)
    );
\int_highfreq_coefs_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(24),
      Q => \^highfreq_coefs\(55),
      R => SR(0)
    );
\int_highfreq_coefs_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(25),
      Q => \^highfreq_coefs\(56),
      R => SR(0)
    );
\int_highfreq_coefs_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(26),
      Q => \^highfreq_coefs\(57),
      R => SR(0)
    );
\int_highfreq_coefs_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(27),
      Q => \^highfreq_coefs\(58),
      R => SR(0)
    );
\int_highfreq_coefs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(5),
      Q => \^highfreq_coefs\(4),
      R => SR(0)
    );
\int_highfreq_coefs_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(28),
      Q => \^highfreq_coefs\(59),
      R => SR(0)
    );
\int_highfreq_coefs_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(29),
      Q => \^highfreq_coefs\(60),
      R => SR(0)
    );
\int_highfreq_coefs_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(30),
      Q => \^highfreq_coefs\(61),
      R => SR(0)
    );
\int_highfreq_coefs_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[63]_i_1_n_3\,
      D => int_highfreq_coefs_reg0(31),
      Q => \^highfreq_coefs\(62),
      R => SR(0)
    );
\int_highfreq_coefs_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(6),
      Q => \^highfreq_coefs\(5),
      R => SR(0)
    );
\int_highfreq_coefs_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(7),
      Q => \^highfreq_coefs\(6),
      R => SR(0)
    );
\int_highfreq_coefs_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(8),
      Q => \^highfreq_coefs\(7),
      R => SR(0)
    );
\int_highfreq_coefs_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_highfreq_coefs[31]_i_1_n_3\,
      D => int_highfreq_coefs_reg01_out(9),
      Q => \^highfreq_coefs\(8),
      R => SR(0)
    );
\int_lowfreq_coefs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_lowfreq_coefs_reg_n_3_[0]\,
      O => int_lowfreq_coefs_reg06_out(0)
    );
\int_lowfreq_coefs[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(9),
      O => int_lowfreq_coefs_reg06_out(10)
    );
\int_lowfreq_coefs[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(10),
      O => int_lowfreq_coefs_reg06_out(11)
    );
\int_lowfreq_coefs[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(11),
      O => int_lowfreq_coefs_reg06_out(12)
    );
\int_lowfreq_coefs[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(12),
      O => int_lowfreq_coefs_reg06_out(13)
    );
\int_lowfreq_coefs[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(13),
      O => int_lowfreq_coefs_reg06_out(14)
    );
\int_lowfreq_coefs[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(14),
      O => int_lowfreq_coefs_reg06_out(15)
    );
\int_lowfreq_coefs[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(15),
      O => int_lowfreq_coefs_reg06_out(16)
    );
\int_lowfreq_coefs[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(16),
      O => int_lowfreq_coefs_reg06_out(17)
    );
\int_lowfreq_coefs[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(17),
      O => int_lowfreq_coefs_reg06_out(18)
    );
\int_lowfreq_coefs[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(18),
      O => int_lowfreq_coefs_reg06_out(19)
    );
\int_lowfreq_coefs[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(0),
      O => int_lowfreq_coefs_reg06_out(1)
    );
\int_lowfreq_coefs[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(19),
      O => int_lowfreq_coefs_reg06_out(20)
    );
\int_lowfreq_coefs[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(20),
      O => int_lowfreq_coefs_reg06_out(21)
    );
\int_lowfreq_coefs[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(21),
      O => int_lowfreq_coefs_reg06_out(22)
    );
\int_lowfreq_coefs[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(22),
      O => int_lowfreq_coefs_reg06_out(23)
    );
\int_lowfreq_coefs[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(23),
      O => int_lowfreq_coefs_reg06_out(24)
    );
\int_lowfreq_coefs[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(24),
      O => int_lowfreq_coefs_reg06_out(25)
    );
\int_lowfreq_coefs[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(25),
      O => int_lowfreq_coefs_reg06_out(26)
    );
\int_lowfreq_coefs[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(26),
      O => int_lowfreq_coefs_reg06_out(27)
    );
\int_lowfreq_coefs[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(27),
      O => int_lowfreq_coefs_reg06_out(28)
    );
\int_lowfreq_coefs[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(28),
      O => int_lowfreq_coefs_reg06_out(29)
    );
\int_lowfreq_coefs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(1),
      O => int_lowfreq_coefs_reg06_out(2)
    );
\int_lowfreq_coefs[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(29),
      O => int_lowfreq_coefs_reg06_out(30)
    );
\int_lowfreq_coefs[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \waddr_reg_n_3_[4]\,
      I1 => \waddr_reg_n_3_[5]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => \int_lowfreq_coefs[31]_i_3_n_3\,
      O => \int_lowfreq_coefs[31]_i_1_n_3\
    );
\int_lowfreq_coefs[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(30),
      O => int_lowfreq_coefs_reg06_out(31)
    );
\int_lowfreq_coefs[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \waddr_reg_n_3_[1]\,
      I1 => \waddr_reg_n_3_[0]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_WVALID,
      O => \int_lowfreq_coefs[31]_i_3_n_3\
    );
\int_lowfreq_coefs[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(31),
      O => int_lowfreq_coefs_reg0(0)
    );
\int_lowfreq_coefs[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(32),
      O => int_lowfreq_coefs_reg0(1)
    );
\int_lowfreq_coefs[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(33),
      O => int_lowfreq_coefs_reg0(2)
    );
\int_lowfreq_coefs[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(34),
      O => int_lowfreq_coefs_reg0(3)
    );
\int_lowfreq_coefs[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(35),
      O => int_lowfreq_coefs_reg0(4)
    );
\int_lowfreq_coefs[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(36),
      O => int_lowfreq_coefs_reg0(5)
    );
\int_lowfreq_coefs[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(37),
      O => int_lowfreq_coefs_reg0(6)
    );
\int_lowfreq_coefs[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(38),
      O => int_lowfreq_coefs_reg0(7)
    );
\int_lowfreq_coefs[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(2),
      O => int_lowfreq_coefs_reg06_out(3)
    );
\int_lowfreq_coefs[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(39),
      O => int_lowfreq_coefs_reg0(8)
    );
\int_lowfreq_coefs[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(40),
      O => int_lowfreq_coefs_reg0(9)
    );
\int_lowfreq_coefs[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(41),
      O => int_lowfreq_coefs_reg0(10)
    );
\int_lowfreq_coefs[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(42),
      O => int_lowfreq_coefs_reg0(11)
    );
\int_lowfreq_coefs[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(43),
      O => int_lowfreq_coefs_reg0(12)
    );
\int_lowfreq_coefs[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(44),
      O => int_lowfreq_coefs_reg0(13)
    );
\int_lowfreq_coefs[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(45),
      O => int_lowfreq_coefs_reg0(14)
    );
\int_lowfreq_coefs[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(46),
      O => int_lowfreq_coefs_reg0(15)
    );
\int_lowfreq_coefs[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(47),
      O => int_lowfreq_coefs_reg0(16)
    );
\int_lowfreq_coefs[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(48),
      O => int_lowfreq_coefs_reg0(17)
    );
\int_lowfreq_coefs[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(3),
      O => int_lowfreq_coefs_reg06_out(4)
    );
\int_lowfreq_coefs[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(49),
      O => int_lowfreq_coefs_reg0(18)
    );
\int_lowfreq_coefs[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(50),
      O => int_lowfreq_coefs_reg0(19)
    );
\int_lowfreq_coefs[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(51),
      O => int_lowfreq_coefs_reg0(20)
    );
\int_lowfreq_coefs[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(52),
      O => int_lowfreq_coefs_reg0(21)
    );
\int_lowfreq_coefs[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(53),
      O => int_lowfreq_coefs_reg0(22)
    );
\int_lowfreq_coefs[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^lowfreq_coefs\(54),
      O => int_lowfreq_coefs_reg0(23)
    );
\int_lowfreq_coefs[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(55),
      O => int_lowfreq_coefs_reg0(24)
    );
\int_lowfreq_coefs[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(56),
      O => int_lowfreq_coefs_reg0(25)
    );
\int_lowfreq_coefs[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(57),
      O => int_lowfreq_coefs_reg0(26)
    );
\int_lowfreq_coefs[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(58),
      O => int_lowfreq_coefs_reg0(27)
    );
\int_lowfreq_coefs[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(4),
      O => int_lowfreq_coefs_reg06_out(5)
    );
\int_lowfreq_coefs[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(59),
      O => int_lowfreq_coefs_reg0(28)
    );
\int_lowfreq_coefs[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(60),
      O => int_lowfreq_coefs_reg0(29)
    );
\int_lowfreq_coefs[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(61),
      O => int_lowfreq_coefs_reg0(30)
    );
\int_lowfreq_coefs[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \waddr_reg_n_3_[4]\,
      I1 => \waddr_reg_n_3_[5]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => \int_lowfreq_coefs[31]_i_3_n_3\,
      O => p_0_in
    );
\int_lowfreq_coefs[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^lowfreq_coefs\(62),
      O => int_lowfreq_coefs_reg0(31)
    );
\int_lowfreq_coefs[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(5),
      O => int_lowfreq_coefs_reg06_out(6)
    );
\int_lowfreq_coefs[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^lowfreq_coefs\(6),
      O => int_lowfreq_coefs_reg06_out(7)
    );
\int_lowfreq_coefs[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(7),
      O => int_lowfreq_coefs_reg06_out(8)
    );
\int_lowfreq_coefs[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^lowfreq_coefs\(8),
      O => int_lowfreq_coefs_reg06_out(9)
    );
\int_lowfreq_coefs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(0),
      Q => \int_lowfreq_coefs_reg_n_3_[0]\,
      R => SR(0)
    );
\int_lowfreq_coefs_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(10),
      Q => \^lowfreq_coefs\(9),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(11),
      Q => \^lowfreq_coefs\(10),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(12),
      Q => \^lowfreq_coefs\(11),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(13),
      Q => \^lowfreq_coefs\(12),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(14),
      Q => \^lowfreq_coefs\(13),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(15),
      Q => \^lowfreq_coefs\(14),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(16),
      Q => \^lowfreq_coefs\(15),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(17),
      Q => \^lowfreq_coefs\(16),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(18),
      Q => \^lowfreq_coefs\(17),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(19),
      Q => \^lowfreq_coefs\(18),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(1),
      Q => \^lowfreq_coefs\(0),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(20),
      Q => \^lowfreq_coefs\(19),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(21),
      Q => \^lowfreq_coefs\(20),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(22),
      Q => \^lowfreq_coefs\(21),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(23),
      Q => \^lowfreq_coefs\(22),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(24),
      Q => \^lowfreq_coefs\(23),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(25),
      Q => \^lowfreq_coefs\(24),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(26),
      Q => \^lowfreq_coefs\(25),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(27),
      Q => \^lowfreq_coefs\(26),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(28),
      Q => \^lowfreq_coefs\(27),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(29),
      Q => \^lowfreq_coefs\(28),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(2),
      Q => \^lowfreq_coefs\(1),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(30),
      Q => \^lowfreq_coefs\(29),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(31),
      Q => \^lowfreq_coefs\(30),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(0),
      Q => \^lowfreq_coefs\(31),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(1),
      Q => \^lowfreq_coefs\(32),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(2),
      Q => \^lowfreq_coefs\(33),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(3),
      Q => \^lowfreq_coefs\(34),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(4),
      Q => \^lowfreq_coefs\(35),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(5),
      Q => \^lowfreq_coefs\(36),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(6),
      Q => \^lowfreq_coefs\(37),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(7),
      Q => \^lowfreq_coefs\(38),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(3),
      Q => \^lowfreq_coefs\(2),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(8),
      Q => \^lowfreq_coefs\(39),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(9),
      Q => \^lowfreq_coefs\(40),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(10),
      Q => \^lowfreq_coefs\(41),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(11),
      Q => \^lowfreq_coefs\(42),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(12),
      Q => \^lowfreq_coefs\(43),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(13),
      Q => \^lowfreq_coefs\(44),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(14),
      Q => \^lowfreq_coefs\(45),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(15),
      Q => \^lowfreq_coefs\(46),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(16),
      Q => \^lowfreq_coefs\(47),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(17),
      Q => \^lowfreq_coefs\(48),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(4),
      Q => \^lowfreq_coefs\(3),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(18),
      Q => \^lowfreq_coefs\(49),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(19),
      Q => \^lowfreq_coefs\(50),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(20),
      Q => \^lowfreq_coefs\(51),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(21),
      Q => \^lowfreq_coefs\(52),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(22),
      Q => \^lowfreq_coefs\(53),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(23),
      Q => \^lowfreq_coefs\(54),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(24),
      Q => \^lowfreq_coefs\(55),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(25),
      Q => \^lowfreq_coefs\(56),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(26),
      Q => \^lowfreq_coefs\(57),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(27),
      Q => \^lowfreq_coefs\(58),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(5),
      Q => \^lowfreq_coefs\(4),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(28),
      Q => \^lowfreq_coefs\(59),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(29),
      Q => \^lowfreq_coefs\(60),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(30),
      Q => \^lowfreq_coefs\(61),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_lowfreq_coefs_reg0(31),
      Q => \^lowfreq_coefs\(62),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(6),
      Q => \^lowfreq_coefs\(5),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(7),
      Q => \^lowfreq_coefs\(6),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(8),
      Q => \^lowfreq_coefs\(7),
      R => SR(0)
    );
\int_lowfreq_coefs_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_lowfreq_coefs[31]_i_1_n_3\,
      D => int_lowfreq_coefs_reg06_out(9),
      Q => \^lowfreq_coefs\(8),
      R => SR(0)
    );
\int_midfreq_coefs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_midfreq_coefs_reg_n_3_[0]\,
      O => int_midfreq_coefs_reg03_out(0)
    );
\int_midfreq_coefs[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(9),
      O => int_midfreq_coefs_reg03_out(10)
    );
\int_midfreq_coefs[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(10),
      O => int_midfreq_coefs_reg03_out(11)
    );
\int_midfreq_coefs[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(11),
      O => int_midfreq_coefs_reg03_out(12)
    );
\int_midfreq_coefs[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(12),
      O => int_midfreq_coefs_reg03_out(13)
    );
\int_midfreq_coefs[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(13),
      O => int_midfreq_coefs_reg03_out(14)
    );
\int_midfreq_coefs[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(14),
      O => int_midfreq_coefs_reg03_out(15)
    );
\int_midfreq_coefs[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(15),
      O => int_midfreq_coefs_reg03_out(16)
    );
\int_midfreq_coefs[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(16),
      O => int_midfreq_coefs_reg03_out(17)
    );
\int_midfreq_coefs[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(17),
      O => int_midfreq_coefs_reg03_out(18)
    );
\int_midfreq_coefs[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(18),
      O => int_midfreq_coefs_reg03_out(19)
    );
\int_midfreq_coefs[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(0),
      O => int_midfreq_coefs_reg03_out(1)
    );
\int_midfreq_coefs[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(19),
      O => int_midfreq_coefs_reg03_out(20)
    );
\int_midfreq_coefs[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(20),
      O => int_midfreq_coefs_reg03_out(21)
    );
\int_midfreq_coefs[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(21),
      O => int_midfreq_coefs_reg03_out(22)
    );
\int_midfreq_coefs[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(22),
      O => int_midfreq_coefs_reg03_out(23)
    );
\int_midfreq_coefs[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(23),
      O => int_midfreq_coefs_reg03_out(24)
    );
\int_midfreq_coefs[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(24),
      O => int_midfreq_coefs_reg03_out(25)
    );
\int_midfreq_coefs[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(25),
      O => int_midfreq_coefs_reg03_out(26)
    );
\int_midfreq_coefs[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(26),
      O => int_midfreq_coefs_reg03_out(27)
    );
\int_midfreq_coefs[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(27),
      O => int_midfreq_coefs_reg03_out(28)
    );
\int_midfreq_coefs[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(28),
      O => int_midfreq_coefs_reg03_out(29)
    );
\int_midfreq_coefs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(1),
      O => int_midfreq_coefs_reg03_out(2)
    );
\int_midfreq_coefs[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(29),
      O => int_midfreq_coefs_reg03_out(30)
    );
\int_midfreq_coefs[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \waddr_reg_n_3_[4]\,
      I1 => \waddr_reg_n_3_[5]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => \int_lowfreq_coefs[31]_i_3_n_3\,
      O => \int_midfreq_coefs[31]_i_1_n_3\
    );
\int_midfreq_coefs[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(30),
      O => int_midfreq_coefs_reg03_out(31)
    );
\int_midfreq_coefs[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(31),
      O => int_midfreq_coefs_reg0(0)
    );
\int_midfreq_coefs[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(32),
      O => int_midfreq_coefs_reg0(1)
    );
\int_midfreq_coefs[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(33),
      O => int_midfreq_coefs_reg0(2)
    );
\int_midfreq_coefs[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(34),
      O => int_midfreq_coefs_reg0(3)
    );
\int_midfreq_coefs[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(35),
      O => int_midfreq_coefs_reg0(4)
    );
\int_midfreq_coefs[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(36),
      O => int_midfreq_coefs_reg0(5)
    );
\int_midfreq_coefs[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(37),
      O => int_midfreq_coefs_reg0(6)
    );
\int_midfreq_coefs[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(38),
      O => int_midfreq_coefs_reg0(7)
    );
\int_midfreq_coefs[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(2),
      O => int_midfreq_coefs_reg03_out(3)
    );
\int_midfreq_coefs[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(39),
      O => int_midfreq_coefs_reg0(8)
    );
\int_midfreq_coefs[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(40),
      O => int_midfreq_coefs_reg0(9)
    );
\int_midfreq_coefs[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(41),
      O => int_midfreq_coefs_reg0(10)
    );
\int_midfreq_coefs[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(42),
      O => int_midfreq_coefs_reg0(11)
    );
\int_midfreq_coefs[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(43),
      O => int_midfreq_coefs_reg0(12)
    );
\int_midfreq_coefs[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(44),
      O => int_midfreq_coefs_reg0(13)
    );
\int_midfreq_coefs[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(45),
      O => int_midfreq_coefs_reg0(14)
    );
\int_midfreq_coefs[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(46),
      O => int_midfreq_coefs_reg0(15)
    );
\int_midfreq_coefs[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(47),
      O => int_midfreq_coefs_reg0(16)
    );
\int_midfreq_coefs[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(48),
      O => int_midfreq_coefs_reg0(17)
    );
\int_midfreq_coefs[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(3),
      O => int_midfreq_coefs_reg03_out(4)
    );
\int_midfreq_coefs[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(49),
      O => int_midfreq_coefs_reg0(18)
    );
\int_midfreq_coefs[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(50),
      O => int_midfreq_coefs_reg0(19)
    );
\int_midfreq_coefs[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(51),
      O => int_midfreq_coefs_reg0(20)
    );
\int_midfreq_coefs[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(52),
      O => int_midfreq_coefs_reg0(21)
    );
\int_midfreq_coefs[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(53),
      O => int_midfreq_coefs_reg0(22)
    );
\int_midfreq_coefs[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^midfreq_coefs\(54),
      O => int_midfreq_coefs_reg0(23)
    );
\int_midfreq_coefs[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(55),
      O => int_midfreq_coefs_reg0(24)
    );
\int_midfreq_coefs[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(56),
      O => int_midfreq_coefs_reg0(25)
    );
\int_midfreq_coefs[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(57),
      O => int_midfreq_coefs_reg0(26)
    );
\int_midfreq_coefs[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(58),
      O => int_midfreq_coefs_reg0(27)
    );
\int_midfreq_coefs[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(4),
      O => int_midfreq_coefs_reg03_out(5)
    );
\int_midfreq_coefs[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(59),
      O => int_midfreq_coefs_reg0(28)
    );
\int_midfreq_coefs[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(60),
      O => int_midfreq_coefs_reg0(29)
    );
\int_midfreq_coefs[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(61),
      O => int_midfreq_coefs_reg0(30)
    );
\int_midfreq_coefs[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \waddr_reg_n_3_[5]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => \int_lowfreq_coefs[31]_i_3_n_3\,
      O => \int_midfreq_coefs[63]_i_1_n_3\
    );
\int_midfreq_coefs[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^midfreq_coefs\(62),
      O => int_midfreq_coefs_reg0(31)
    );
\int_midfreq_coefs[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(5),
      O => int_midfreq_coefs_reg03_out(6)
    );
\int_midfreq_coefs[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^midfreq_coefs\(6),
      O => int_midfreq_coefs_reg03_out(7)
    );
\int_midfreq_coefs[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(7),
      O => int_midfreq_coefs_reg03_out(8)
    );
\int_midfreq_coefs[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^midfreq_coefs\(8),
      O => int_midfreq_coefs_reg03_out(9)
    );
\int_midfreq_coefs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(0),
      Q => \int_midfreq_coefs_reg_n_3_[0]\,
      R => SR(0)
    );
\int_midfreq_coefs_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(10),
      Q => \^midfreq_coefs\(9),
      R => SR(0)
    );
\int_midfreq_coefs_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(11),
      Q => \^midfreq_coefs\(10),
      R => SR(0)
    );
\int_midfreq_coefs_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(12),
      Q => \^midfreq_coefs\(11),
      R => SR(0)
    );
\int_midfreq_coefs_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(13),
      Q => \^midfreq_coefs\(12),
      R => SR(0)
    );
\int_midfreq_coefs_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(14),
      Q => \^midfreq_coefs\(13),
      R => SR(0)
    );
\int_midfreq_coefs_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(15),
      Q => \^midfreq_coefs\(14),
      R => SR(0)
    );
\int_midfreq_coefs_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(16),
      Q => \^midfreq_coefs\(15),
      R => SR(0)
    );
\int_midfreq_coefs_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(17),
      Q => \^midfreq_coefs\(16),
      R => SR(0)
    );
\int_midfreq_coefs_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(18),
      Q => \^midfreq_coefs\(17),
      R => SR(0)
    );
\int_midfreq_coefs_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(19),
      Q => \^midfreq_coefs\(18),
      R => SR(0)
    );
\int_midfreq_coefs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(1),
      Q => \^midfreq_coefs\(0),
      R => SR(0)
    );
\int_midfreq_coefs_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(20),
      Q => \^midfreq_coefs\(19),
      R => SR(0)
    );
\int_midfreq_coefs_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(21),
      Q => \^midfreq_coefs\(20),
      R => SR(0)
    );
\int_midfreq_coefs_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(22),
      Q => \^midfreq_coefs\(21),
      R => SR(0)
    );
\int_midfreq_coefs_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(23),
      Q => \^midfreq_coefs\(22),
      R => SR(0)
    );
\int_midfreq_coefs_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(24),
      Q => \^midfreq_coefs\(23),
      R => SR(0)
    );
\int_midfreq_coefs_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(25),
      Q => \^midfreq_coefs\(24),
      R => SR(0)
    );
\int_midfreq_coefs_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(26),
      Q => \^midfreq_coefs\(25),
      R => SR(0)
    );
\int_midfreq_coefs_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(27),
      Q => \^midfreq_coefs\(26),
      R => SR(0)
    );
\int_midfreq_coefs_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(28),
      Q => \^midfreq_coefs\(27),
      R => SR(0)
    );
\int_midfreq_coefs_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(29),
      Q => \^midfreq_coefs\(28),
      R => SR(0)
    );
\int_midfreq_coefs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(2),
      Q => \^midfreq_coefs\(1),
      R => SR(0)
    );
\int_midfreq_coefs_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(30),
      Q => \^midfreq_coefs\(29),
      R => SR(0)
    );
\int_midfreq_coefs_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(31),
      Q => \^midfreq_coefs\(30),
      R => SR(0)
    );
\int_midfreq_coefs_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(0),
      Q => \^midfreq_coefs\(31),
      R => SR(0)
    );
\int_midfreq_coefs_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(1),
      Q => \^midfreq_coefs\(32),
      R => SR(0)
    );
\int_midfreq_coefs_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(2),
      Q => \^midfreq_coefs\(33),
      R => SR(0)
    );
\int_midfreq_coefs_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(3),
      Q => \^midfreq_coefs\(34),
      R => SR(0)
    );
\int_midfreq_coefs_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(4),
      Q => \^midfreq_coefs\(35),
      R => SR(0)
    );
\int_midfreq_coefs_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(5),
      Q => \^midfreq_coefs\(36),
      R => SR(0)
    );
\int_midfreq_coefs_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(6),
      Q => \^midfreq_coefs\(37),
      R => SR(0)
    );
\int_midfreq_coefs_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(7),
      Q => \^midfreq_coefs\(38),
      R => SR(0)
    );
\int_midfreq_coefs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(3),
      Q => \^midfreq_coefs\(2),
      R => SR(0)
    );
\int_midfreq_coefs_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(8),
      Q => \^midfreq_coefs\(39),
      R => SR(0)
    );
\int_midfreq_coefs_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(9),
      Q => \^midfreq_coefs\(40),
      R => SR(0)
    );
\int_midfreq_coefs_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(10),
      Q => \^midfreq_coefs\(41),
      R => SR(0)
    );
\int_midfreq_coefs_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(11),
      Q => \^midfreq_coefs\(42),
      R => SR(0)
    );
\int_midfreq_coefs_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(12),
      Q => \^midfreq_coefs\(43),
      R => SR(0)
    );
\int_midfreq_coefs_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(13),
      Q => \^midfreq_coefs\(44),
      R => SR(0)
    );
\int_midfreq_coefs_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(14),
      Q => \^midfreq_coefs\(45),
      R => SR(0)
    );
\int_midfreq_coefs_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(15),
      Q => \^midfreq_coefs\(46),
      R => SR(0)
    );
\int_midfreq_coefs_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(16),
      Q => \^midfreq_coefs\(47),
      R => SR(0)
    );
\int_midfreq_coefs_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(17),
      Q => \^midfreq_coefs\(48),
      R => SR(0)
    );
\int_midfreq_coefs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(4),
      Q => \^midfreq_coefs\(3),
      R => SR(0)
    );
\int_midfreq_coefs_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(18),
      Q => \^midfreq_coefs\(49),
      R => SR(0)
    );
\int_midfreq_coefs_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(19),
      Q => \^midfreq_coefs\(50),
      R => SR(0)
    );
\int_midfreq_coefs_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(20),
      Q => \^midfreq_coefs\(51),
      R => SR(0)
    );
\int_midfreq_coefs_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(21),
      Q => \^midfreq_coefs\(52),
      R => SR(0)
    );
\int_midfreq_coefs_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(22),
      Q => \^midfreq_coefs\(53),
      R => SR(0)
    );
\int_midfreq_coefs_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(23),
      Q => \^midfreq_coefs\(54),
      R => SR(0)
    );
\int_midfreq_coefs_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(24),
      Q => \^midfreq_coefs\(55),
      R => SR(0)
    );
\int_midfreq_coefs_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(25),
      Q => \^midfreq_coefs\(56),
      R => SR(0)
    );
\int_midfreq_coefs_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(26),
      Q => \^midfreq_coefs\(57),
      R => SR(0)
    );
\int_midfreq_coefs_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(27),
      Q => \^midfreq_coefs\(58),
      R => SR(0)
    );
\int_midfreq_coefs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(5),
      Q => \^midfreq_coefs\(4),
      R => SR(0)
    );
\int_midfreq_coefs_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(28),
      Q => \^midfreq_coefs\(59),
      R => SR(0)
    );
\int_midfreq_coefs_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(29),
      Q => \^midfreq_coefs\(60),
      R => SR(0)
    );
\int_midfreq_coefs_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(30),
      Q => \^midfreq_coefs\(61),
      R => SR(0)
    );
\int_midfreq_coefs_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[63]_i_1_n_3\,
      D => int_midfreq_coefs_reg0(31),
      Q => \^midfreq_coefs\(62),
      R => SR(0)
    );
\int_midfreq_coefs_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(6),
      Q => \^midfreq_coefs\(5),
      R => SR(0)
    );
\int_midfreq_coefs_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(7),
      Q => \^midfreq_coefs\(6),
      R => SR(0)
    );
\int_midfreq_coefs_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(8),
      Q => \^midfreq_coefs\(7),
      R => SR(0)
    );
\int_midfreq_coefs_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_midfreq_coefs[31]_i_1_n_3\,
      D => int_midfreq_coefs_reg03_out(9),
      Q => \^midfreq_coefs\(8),
      R => SR(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[0]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[0]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[0]_i_1_n_3\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \int_lowfreq_coefs_reg_n_3_[0]\,
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(31),
      I4 => s_axi_control_ARADDR(3),
      I5 => \int_midfreq_coefs_reg_n_3_[0]\,
      O => \rdata[0]_i_2_n_3\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(31),
      I2 => s_axi_control_ARADDR(3),
      I3 => \int_highfreq_coefs_reg_n_3_[0]\,
      I4 => \^highfreq_coefs\(31),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[0]_i_3_n_3\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[10]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[10]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[10]_i_1_n_3\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(9),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(41),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(9),
      O => \rdata[10]_i_2_n_3\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(41),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(9),
      I4 => \^highfreq_coefs\(41),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[10]_i_3_n_3\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[11]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[11]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[11]_i_1_n_3\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(10),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(42),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(10),
      O => \rdata[11]_i_2_n_3\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(42),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(10),
      I4 => \^highfreq_coefs\(42),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[11]_i_3_n_3\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[12]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[12]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[12]_i_1_n_3\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(11),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(43),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(11),
      O => \rdata[12]_i_2_n_3\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(43),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(11),
      I4 => \^highfreq_coefs\(43),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[12]_i_3_n_3\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[13]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[13]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[13]_i_1_n_3\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(12),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(44),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(12),
      O => \rdata[13]_i_2_n_3\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(44),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(12),
      I4 => \^highfreq_coefs\(44),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[13]_i_3_n_3\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[14]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[14]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[14]_i_1_n_3\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(13),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(45),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(13),
      O => \rdata[14]_i_2_n_3\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(45),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(13),
      I4 => \^highfreq_coefs\(45),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[14]_i_3_n_3\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[15]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[15]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[15]_i_1_n_3\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(14),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(46),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(14),
      O => \rdata[15]_i_2_n_3\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(46),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(14),
      I4 => \^highfreq_coefs\(46),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[15]_i_3_n_3\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[16]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[16]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[16]_i_1_n_3\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(15),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(47),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(15),
      O => \rdata[16]_i_2_n_3\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(47),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(15),
      I4 => \^highfreq_coefs\(47),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[16]_i_3_n_3\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[17]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[17]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[17]_i_1_n_3\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(16),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(48),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(16),
      O => \rdata[17]_i_2_n_3\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(48),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(16),
      I4 => \^highfreq_coefs\(48),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[17]_i_3_n_3\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[18]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[18]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[18]_i_1_n_3\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(17),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(49),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(17),
      O => \rdata[18]_i_2_n_3\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(49),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(17),
      I4 => \^highfreq_coefs\(49),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[18]_i_3_n_3\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[19]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[19]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[19]_i_1_n_3\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(18),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(50),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(18),
      O => \rdata[19]_i_2_n_3\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(50),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(18),
      I4 => \^highfreq_coefs\(50),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[19]_i_3_n_3\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[1]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[1]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[1]_i_1_n_3\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(0),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(32),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(0),
      O => \rdata[1]_i_2_n_3\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(32),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(0),
      I4 => \^highfreq_coefs\(32),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_3_n_3\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[20]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[20]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[20]_i_1_n_3\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(19),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(51),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(19),
      O => \rdata[20]_i_2_n_3\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(51),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(19),
      I4 => \^highfreq_coefs\(51),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[20]_i_3_n_3\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[21]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[21]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[21]_i_1_n_3\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(20),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(52),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(20),
      O => \rdata[21]_i_2_n_3\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(52),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(20),
      I4 => \^highfreq_coefs\(52),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[21]_i_3_n_3\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[22]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[22]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[22]_i_1_n_3\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(21),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(53),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(21),
      O => \rdata[22]_i_2_n_3\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(53),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(21),
      I4 => \^highfreq_coefs\(53),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[22]_i_3_n_3\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[23]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[23]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[23]_i_1_n_3\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(22),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(54),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(22),
      O => \rdata[23]_i_2_n_3\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(54),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(22),
      I4 => \^highfreq_coefs\(54),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[23]_i_3_n_3\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[24]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[24]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[24]_i_1_n_3\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(23),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(55),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(23),
      O => \rdata[24]_i_2_n_3\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(55),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(23),
      I4 => \^highfreq_coefs\(55),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[24]_i_3_n_3\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[25]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[25]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[25]_i_1_n_3\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(24),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(56),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(24),
      O => \rdata[25]_i_2_n_3\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(56),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(24),
      I4 => \^highfreq_coefs\(56),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[25]_i_3_n_3\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[26]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[26]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[26]_i_1_n_3\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(25),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(57),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(25),
      O => \rdata[26]_i_2_n_3\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(57),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(25),
      I4 => \^highfreq_coefs\(57),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[26]_i_3_n_3\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[27]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[27]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[27]_i_1_n_3\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(26),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(58),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(26),
      O => \rdata[27]_i_2_n_3\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(58),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(26),
      I4 => \^highfreq_coefs\(58),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[27]_i_3_n_3\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[28]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[28]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[28]_i_1_n_3\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(27),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(59),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(27),
      O => \rdata[28]_i_2_n_3\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(59),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(27),
      I4 => \^highfreq_coefs\(59),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[28]_i_3_n_3\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[29]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[29]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[29]_i_1_n_3\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(28),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(60),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(28),
      O => \rdata[29]_i_2_n_3\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(60),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(28),
      I4 => \^highfreq_coefs\(60),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[29]_i_3_n_3\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[2]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[2]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[2]_i_1_n_3\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(1),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(33),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(1),
      O => \rdata[2]_i_2_n_3\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(33),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(1),
      I4 => \^highfreq_coefs\(33),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[2]_i_3_n_3\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[30]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[30]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[30]_i_1_n_3\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(29),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(61),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(29),
      O => \rdata[30]_i_2_n_3\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(61),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(29),
      I4 => \^highfreq_coefs\(61),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[30]_i_3_n_3\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_ARVALID,
      O => \rdata[31]_i_1_n_3\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \rdata[31]_i_2_n_3\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[31]_i_4_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[31]_i_5_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[31]_i_3_n_3\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(30),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(62),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(30),
      O => \rdata[31]_i_4_n_3\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(62),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(30),
      I4 => \^highfreq_coefs\(62),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[31]_i_5_n_3\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[3]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[3]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[3]_i_1_n_3\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(2),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(34),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(2),
      O => \rdata[3]_i_2_n_3\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(34),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(2),
      I4 => \^highfreq_coefs\(34),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[3]_i_3_n_3\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[4]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[4]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[4]_i_1_n_3\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(35),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(3),
      O => \rdata[4]_i_2_n_3\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(35),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(3),
      I4 => \^highfreq_coefs\(35),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[4]_i_3_n_3\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[5]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[5]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[5]_i_1_n_3\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(36),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(4),
      O => \rdata[5]_i_2_n_3\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(36),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(4),
      I4 => \^highfreq_coefs\(36),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[5]_i_3_n_3\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[6]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[6]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[6]_i_1_n_3\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(5),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(37),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(5),
      O => \rdata[6]_i_2_n_3\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(37),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(5),
      I4 => \^highfreq_coefs\(37),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[6]_i_3_n_3\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[7]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[7]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[7]_i_1_n_3\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(6),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(38),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(6),
      O => \rdata[7]_i_2_n_3\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(38),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(6),
      I4 => \^highfreq_coefs\(38),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[7]_i_3_n_3\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[8]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[8]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[8]_i_1_n_3\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(7),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(39),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(7),
      O => \rdata[8]_i_2_n_3\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(39),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(7),
      I4 => \^highfreq_coefs\(39),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[8]_i_3_n_3\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \rdata[9]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[9]_i_3_n_3\,
      I3 => s_axi_control_ARADDR(0),
      O => \rdata[9]_i_1_n_3\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^lowfreq_coefs\(8),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^lowfreq_coefs\(40),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^midfreq_coefs\(8),
      O => \rdata[9]_i_2_n_3\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \^midfreq_coefs\(40),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^highfreq_coefs\(8),
      I4 => \^highfreq_coefs\(40),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[9]_i_3_n_3\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[0]_i_1_n_3\,
      Q => s_axi_control_RDATA(0),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[10]_i_1_n_3\,
      Q => s_axi_control_RDATA(10),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[11]_i_1_n_3\,
      Q => s_axi_control_RDATA(11),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[12]_i_1_n_3\,
      Q => s_axi_control_RDATA(12),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[13]_i_1_n_3\,
      Q => s_axi_control_RDATA(13),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[14]_i_1_n_3\,
      Q => s_axi_control_RDATA(14),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[15]_i_1_n_3\,
      Q => s_axi_control_RDATA(15),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[16]_i_1_n_3\,
      Q => s_axi_control_RDATA(16),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[17]_i_1_n_3\,
      Q => s_axi_control_RDATA(17),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[18]_i_1_n_3\,
      Q => s_axi_control_RDATA(18),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[19]_i_1_n_3\,
      Q => s_axi_control_RDATA(19),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[1]_i_1_n_3\,
      Q => s_axi_control_RDATA(1),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[20]_i_1_n_3\,
      Q => s_axi_control_RDATA(20),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[21]_i_1_n_3\,
      Q => s_axi_control_RDATA(21),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[22]_i_1_n_3\,
      Q => s_axi_control_RDATA(22),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[23]_i_1_n_3\,
      Q => s_axi_control_RDATA(23),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[24]_i_1_n_3\,
      Q => s_axi_control_RDATA(24),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[25]_i_1_n_3\,
      Q => s_axi_control_RDATA(25),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[26]_i_1_n_3\,
      Q => s_axi_control_RDATA(26),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[27]_i_1_n_3\,
      Q => s_axi_control_RDATA(27),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[28]_i_1_n_3\,
      Q => s_axi_control_RDATA(28),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[29]_i_1_n_3\,
      Q => s_axi_control_RDATA(29),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[2]_i_1_n_3\,
      Q => s_axi_control_RDATA(2),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[30]_i_1_n_3\,
      Q => s_axi_control_RDATA(30),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[31]_i_3_n_3\,
      Q => s_axi_control_RDATA(31),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[3]_i_1_n_3\,
      Q => s_axi_control_RDATA(3),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[4]_i_1_n_3\,
      Q => s_axi_control_RDATA(4),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[5]_i_1_n_3\,
      Q => s_axi_control_RDATA(5),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[6]_i_1_n_3\,
      Q => s_axi_control_RDATA(6),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[7]_i_1_n_3\,
      Q => s_axi_control_RDATA(7),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[8]_i_1_n_3\,
      Q => s_axi_control_RDATA(8),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_3\,
      D => \rdata[9]_i_1_n_3\,
      Q => s_axi_control_RDATA(9),
      R => \rdata[31]_i_1_n_3\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_3_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_3_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_3_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_3_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_3_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_3_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_fu_74 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sext_ln55_fu_156_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem_addr_1_reg_476_reg[61]\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \midfreq_accumulate_fu_70_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg : in STD_LOGIC;
    i_fu_74_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \midfreq_accumulate_fu_70_reg[0]_0\ : in STD_LOGIC;
    gmem_RVALID : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter10_reg : in STD_LOGIC;
    gmem_addr_1_reg_476 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_done_reg1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_3\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_2__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_3__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_4__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_5__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_6__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_2__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_3__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_4__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_5__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_6__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_7__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[10]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[10]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[10]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[14]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[14]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[14]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[14]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[18]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[18]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[18]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[18]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[22]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[22]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[22]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[22]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[26]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[26]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[26]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[2]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[30]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[30]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[30]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[30]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[34]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[34]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[34]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[34]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[38]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[38]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[38]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[38]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[42]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[42]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[42]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[42]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[46]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[46]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[46]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[46]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[50]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[50]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[50]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[50]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[54]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[54]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[54]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[54]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[58]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[58]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[58]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[58]_i_1__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[61]_i_2__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[61]_i_2__0_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[6]_i_1__0_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[6]_i_1__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_47__0_n_3\ : STD_LOGIC;
  signal \ram_reg_i_48__0_n_3\ : STD_LOGIC;
  signal \NLW_gmem_addr_reg_262_reg[2]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem_addr_reg_262_reg[61]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_reg_262_reg[61]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gmem_addr_reg_262[61]_i_1__0\ : label is "soft_lutpair230";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[10]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[14]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[18]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[22]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[26]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[2]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[30]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[34]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[38]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[42]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[46]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[50]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[54]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[58]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[61]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[6]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_i_1 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \i_1_reg_248[0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \i_1_reg_248[1]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \i_1_reg_248[2]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \i_1_reg_248[3]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \i_1_reg_248[4]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \i_1_reg_248[5]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \i_fu_74[6]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ram_reg_i_48__0\ : label is "soft_lutpair228";
begin
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[11]\,
      I2 => ap_loop_exit_ready_pp0_iter10_reg,
      I3 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_reg(0)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BA00BAFFBA00"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(1),
      I4 => Q(2),
      I5 => gmem_ARREADY,
      O => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_reg(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I1 => \ap_CS_fsm_reg[11]\,
      I2 => ap_loop_exit_ready_pp0_iter10_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_3\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_3\,
      Q => ap_done_cache,
      R => SR(0)
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A8080808A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \midfreq_accumulate_fu_70_reg[0]\,
      I2 => \ap_CS_fsm_reg[11]\,
      I3 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I4 => i_fu_74_reg(6),
      I5 => ap_loop_init_int,
      O => ap_rst_n_0
    );
\ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => i_fu_74_reg(6),
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I3 => \ap_CS_fsm_reg[11]\,
      O => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF33BB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter10_reg,
      I1 => ap_rst_n,
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__0_n_3\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_3\,
      Q => ap_loop_init_int,
      R => '0'
    );
\gmem_addr_reg_262[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(2),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      O => \gmem_addr_reg_262[2]_i_2__0_n_3\
    );
\gmem_addr_reg_262[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(0),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      O => \gmem_addr_reg_262[2]_i_3__0_n_3\
    );
\gmem_addr_reg_262[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(2),
      I3 => gmem_addr_1_reg_476(2),
      O => \gmem_addr_reg_262[2]_i_4__0_n_3\
    );
\gmem_addr_reg_262[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => i_fu_74_reg(1),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => gmem_addr_1_reg_476(1),
      O => \gmem_addr_reg_262[2]_i_5__0_n_3\
    );
\gmem_addr_reg_262[2]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(0),
      I3 => gmem_addr_1_reg_476(0),
      O => \gmem_addr_reg_262[2]_i_6__0_n_3\
    );
\gmem_addr_reg_262[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => i_fu_74_reg(6),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I3 => \ap_CS_fsm_reg[11]\,
      O => E(0)
    );
\gmem_addr_reg_262[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(5),
      O => \gmem_addr_reg_262[6]_i_2__0_n_3\
    );
\gmem_addr_reg_262[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(4),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      O => \gmem_addr_reg_262[6]_i_3__0_n_3\
    );
\gmem_addr_reg_262[6]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(3),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      O => \gmem_addr_reg_262[6]_i_4__0_n_3\
    );
\gmem_addr_reg_262[6]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(5),
      I3 => gmem_addr_1_reg_476(5),
      O => \gmem_addr_reg_262[6]_i_5__0_n_3\
    );
\gmem_addr_reg_262[6]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(4),
      I3 => gmem_addr_1_reg_476(4),
      O => \gmem_addr_reg_262[6]_i_6__0_n_3\
    );
\gmem_addr_reg_262[6]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(3),
      I3 => gmem_addr_1_reg_476(3),
      O => \gmem_addr_reg_262[6]_i_7__0_n_3\
    );
\gmem_addr_reg_262_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[6]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[10]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[10]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[10]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[10]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(10 downto 7),
      S(3 downto 0) => gmem_addr_1_reg_476(10 downto 7)
    );
\gmem_addr_reg_262_reg[14]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[10]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[14]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[14]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[14]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[14]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(14 downto 11),
      S(3 downto 0) => gmem_addr_1_reg_476(14 downto 11)
    );
\gmem_addr_reg_262_reg[18]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[14]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[18]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[18]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[18]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[18]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(18 downto 15),
      S(3 downto 0) => gmem_addr_1_reg_476(18 downto 15)
    );
\gmem_addr_reg_262_reg[22]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[18]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[22]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[22]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[22]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[22]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(22 downto 19),
      S(3 downto 0) => gmem_addr_1_reg_476(22 downto 19)
    );
\gmem_addr_reg_262_reg[26]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[22]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[26]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[26]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[26]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[26]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(26 downto 23),
      S(3 downto 0) => gmem_addr_1_reg_476(26 downto 23)
    );
\gmem_addr_reg_262_reg[2]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_reg_262_reg[2]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[2]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[2]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[2]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3) => \gmem_addr_reg_262[2]_i_2__0_n_3\,
      DI(2) => gmem_addr_1_reg_476(1),
      DI(1) => \gmem_addr_reg_262[2]_i_3__0_n_3\,
      DI(0) => '0',
      O(3 downto 1) => \gmem_addr_1_reg_476_reg[61]\(2 downto 0),
      O(0) => \NLW_gmem_addr_reg_262_reg[2]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \gmem_addr_reg_262[2]_i_4__0_n_3\,
      S(2) => \gmem_addr_reg_262[2]_i_5__0_n_3\,
      S(1) => \gmem_addr_reg_262[2]_i_6__0_n_3\,
      S(0) => S(0)
    );
\gmem_addr_reg_262_reg[30]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[26]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[30]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[30]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[30]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[30]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(30 downto 27),
      S(3 downto 0) => gmem_addr_1_reg_476(30 downto 27)
    );
\gmem_addr_reg_262_reg[34]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[30]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[34]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[34]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[34]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[34]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(34 downto 31),
      S(3 downto 0) => gmem_addr_1_reg_476(34 downto 31)
    );
\gmem_addr_reg_262_reg[38]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[34]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[38]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[38]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[38]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[38]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(38 downto 35),
      S(3 downto 0) => gmem_addr_1_reg_476(38 downto 35)
    );
\gmem_addr_reg_262_reg[42]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[38]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[42]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[42]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[42]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[42]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(42 downto 39),
      S(3 downto 0) => gmem_addr_1_reg_476(42 downto 39)
    );
\gmem_addr_reg_262_reg[46]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[42]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[46]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[46]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[46]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[46]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(46 downto 43),
      S(3 downto 0) => gmem_addr_1_reg_476(46 downto 43)
    );
\gmem_addr_reg_262_reg[50]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[46]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[50]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[50]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[50]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[50]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(50 downto 47),
      S(3 downto 0) => gmem_addr_1_reg_476(50 downto 47)
    );
\gmem_addr_reg_262_reg[54]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[50]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[54]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[54]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[54]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[54]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(54 downto 51),
      S(3 downto 0) => gmem_addr_1_reg_476(54 downto 51)
    );
\gmem_addr_reg_262_reg[58]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[54]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[58]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[58]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[58]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[58]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(58 downto 55),
      S(3 downto 0) => gmem_addr_1_reg_476(58 downto 55)
    );
\gmem_addr_reg_262_reg[61]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[58]_i_1__0_n_3\,
      CO(3 downto 2) => \NLW_gmem_addr_reg_262_reg[61]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_reg_262_reg[61]_i_2__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[61]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gmem_addr_reg_262_reg[61]_i_2__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \gmem_addr_1_reg_476_reg[61]\(61 downto 59),
      S(3) => '0',
      S(2 downto 0) => gmem_addr_1_reg_476(61 downto 59)
    );
\gmem_addr_reg_262_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[2]_i_1__0_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[6]_i_1__0_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[6]_i_1__0_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[6]_i_1__0_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[6]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gmem_addr_reg_262[6]_i_2__0_n_3\,
      DI(1) => \gmem_addr_reg_262[6]_i_3__0_n_3\,
      DI(0) => \gmem_addr_reg_262[6]_i_4__0_n_3\,
      O(3 downto 0) => \gmem_addr_1_reg_476_reg[61]\(6 downto 3),
      S(3) => gmem_addr_1_reg_476(6),
      S(2) => \gmem_addr_reg_262[6]_i_5__0_n_3\,
      S(1) => \gmem_addr_reg_262[6]_i_6__0_n_3\,
      S(0) => \gmem_addr_reg_262[6]_i_7__0_n_3\
    );
grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAEAFA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[11]\,
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I3 => i_fu_74_reg(6),
      I4 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[10]_0\
    );
\i_1_reg_248[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(0),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      O => D(0)
    );
\i_1_reg_248[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(1),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(1)
    );
\i_1_reg_248[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(2),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      O => D(2)
    );
\i_1_reg_248[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(3),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      O => D(3)
    );
\i_1_reg_248[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(4),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      O => D(4)
    );
\i_1_reg_248[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(5),
      O => D(5)
    );
\i_fu_74[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => i_fu_74_reg(6),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I3 => \ap_CS_fsm_reg[11]\,
      O => i_fu_74
    );
\i_fu_74[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A090A"
    )
        port map (
      I0 => i_fu_74_reg(6),
      I1 => i_fu_74_reg(5),
      I2 => ap_loop_init_int,
      I3 => \ram_reg_i_47__0_n_3\,
      I4 => i_fu_74_reg(4),
      O => sext_ln55_fu_156_p1(0)
    );
\midfreq_accumulate_fu_70[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880800008808"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I2 => \midfreq_accumulate_fu_70_reg[0]_0\,
      I3 => gmem_RVALID,
      I4 => \midfreq_accumulate_fu_70_reg[0]\,
      I5 => gmem_ARREADY,
      O => ap_loop_init_int_reg_0
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0999FAAA"
    )
        port map (
      I0 => i_fu_74_reg(5),
      I1 => i_fu_74_reg(4),
      I2 => ap_loop_init_int,
      I3 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I4 => \ram_reg_i_47__0_n_3\,
      O => ADDRARDADDR(5)
    );
\ram_reg_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => i_fu_74_reg(2),
      I1 => i_fu_74_reg(1),
      I2 => i_fu_74_reg(0),
      I3 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => i_fu_74_reg(3),
      O => \ram_reg_i_47__0_n_3\
    );
\ram_reg_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \ram_reg_i_48__0_n_3\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFAFAFAFAF9"
    )
        port map (
      I0 => i_fu_74_reg(4),
      I1 => i_fu_74_reg(3),
      I2 => \ram_reg_i_48__0_n_3\,
      I3 => i_fu_74_reg(0),
      I4 => i_fu_74_reg(1),
      I5 => i_fu_74_reg(2),
      O => ADDRARDADDR(4)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAFAAAFAAAF999"
    )
        port map (
      I0 => i_fu_74_reg(3),
      I1 => i_fu_74_reg(2),
      I2 => ap_loop_init_int,
      I3 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I4 => i_fu_74_reg(1),
      I5 => i_fu_74_reg(0),
      O => ADDRARDADDR(3)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAF999"
    )
        port map (
      I0 => i_fu_74_reg(2),
      I1 => i_fu_74_reg(0),
      I2 => ap_loop_init_int,
      I3 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I4 => i_fu_74_reg(1),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => i_fu_74_reg(1),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => i_fu_74_reg(0),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(0),
      O => ADDRARDADDR(0)
    );
\tmp_product_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABAAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[11]\,
      I2 => ap_loop_exit_ready_pp0_iter10_reg,
      I3 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[10]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_12 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_fu_74 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sext_ln45_fu_156_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem_addr_reg_470_reg[61]\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_1 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \lowfreq_accumulate_fu_70_reg[0]\ : in STD_LOGIC;
    i_fu_74_reg_0_sp_1 : in STD_LOGIC;
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg : in STD_LOGIC;
    i_fu_74_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \lowfreq_accumulate_fu_70_reg[0]_0\ : in STD_LOGIC;
    gmem_RVALID : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter10_reg : in STD_LOGIC;
    gmem_addr_reg_470 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SIGNAL_IN_TREADY_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_12 : entity is "equalizer_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_12 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_2_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_3_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_4_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_5_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_6_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_2_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_3_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_4_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_5_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_6_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[34]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[34]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[34]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[34]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[38]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[38]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[38]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[42]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[42]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[42]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[42]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[46]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[46]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[46]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[46]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[50]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[50]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[50]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[50]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[54]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[54]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[54]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[54]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[58]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[58]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[58]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[58]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[61]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[61]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal i_fu_74_reg_0_sn_1 : STD_LOGIC;
  signal ram_reg_i_47_n_3 : STD_LOGIC;
  signal ram_reg_i_48_n_3 : STD_LOGIC;
  signal \NLW_gmem_addr_reg_262_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem_addr_reg_262_reg[61]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_reg_262_reg[61]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gmem_addr_reg_262[61]_i_1\ : label is "soft_lutpair224";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[18]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[22]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[34]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[38]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[42]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[46]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[50]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[54]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[58]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[61]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[6]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_i_1 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \i_2_reg_248[0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \i_2_reg_248[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \i_2_reg_248[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \i_2_reg_248[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \i_2_reg_248[4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \i_2_reg_248[5]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \i_fu_74[6]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of ram_reg_i_48 : label is "soft_lutpair222";
begin
  i_fu_74_reg_0_sn_1 <= i_fu_74_reg_0_sp_1;
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BA00BAFFBA00"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(0),
      I4 => Q(1),
      I5 => gmem_ARREADY,
      O => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg(0)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I1 => i_fu_74_reg_0_sn_1,
      I2 => ap_loop_exit_ready_pp0_iter10_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => SR(0)
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A8080808A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \lowfreq_accumulate_fu_70_reg[0]\,
      I2 => i_fu_74_reg_0_sn_1,
      I3 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I4 => i_fu_74_reg(6),
      I5 => ap_loop_init_int,
      O => ap_rst_n_0
    );
ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => i_fu_74_reg(6),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I3 => i_fu_74_reg_0_sn_1,
      O => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF33BB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter10_reg,
      I1 => ap_rst_n,
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I3 => i_fu_74_reg_0_sn_1,
      I4 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
\gmem_addr_reg_262[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(2),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      O => \gmem_addr_reg_262[2]_i_2_n_3\
    );
\gmem_addr_reg_262[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(0),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      O => \gmem_addr_reg_262[2]_i_3_n_3\
    );
\gmem_addr_reg_262[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(2),
      I3 => gmem_addr_reg_470(2),
      O => \gmem_addr_reg_262[2]_i_4_n_3\
    );
\gmem_addr_reg_262[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => i_fu_74_reg(1),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => gmem_addr_reg_470(1),
      O => \gmem_addr_reg_262[2]_i_5_n_3\
    );
\gmem_addr_reg_262[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(0),
      I3 => gmem_addr_reg_470(0),
      O => \gmem_addr_reg_262[2]_i_6_n_3\
    );
\gmem_addr_reg_262[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => i_fu_74_reg(6),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I3 => i_fu_74_reg_0_sn_1,
      O => E(0)
    );
\gmem_addr_reg_262[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(5),
      O => \gmem_addr_reg_262[6]_i_2_n_3\
    );
\gmem_addr_reg_262[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(4),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      O => \gmem_addr_reg_262[6]_i_3_n_3\
    );
\gmem_addr_reg_262[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(3),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      O => \gmem_addr_reg_262[6]_i_4_n_3\
    );
\gmem_addr_reg_262[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(5),
      I3 => gmem_addr_reg_470(5),
      O => \gmem_addr_reg_262[6]_i_5_n_3\
    );
\gmem_addr_reg_262[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(4),
      I3 => gmem_addr_reg_470(4),
      O => \gmem_addr_reg_262[6]_i_6_n_3\
    );
\gmem_addr_reg_262[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(3),
      I3 => gmem_addr_reg_470(3),
      O => \gmem_addr_reg_262[6]_i_7_n_3\
    );
\gmem_addr_reg_262_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[6]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[10]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[10]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[10]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(10 downto 7),
      S(3 downto 0) => gmem_addr_reg_470(10 downto 7)
    );
\gmem_addr_reg_262_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[10]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[14]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[14]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[14]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[14]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(14 downto 11),
      S(3 downto 0) => gmem_addr_reg_470(14 downto 11)
    );
\gmem_addr_reg_262_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[14]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[18]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[18]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[18]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[18]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(18 downto 15),
      S(3 downto 0) => gmem_addr_reg_470(18 downto 15)
    );
\gmem_addr_reg_262_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[18]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[22]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[22]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[22]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[22]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(22 downto 19),
      S(3 downto 0) => gmem_addr_reg_470(22 downto 19)
    );
\gmem_addr_reg_262_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[22]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[26]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[26]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[26]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[26]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(26 downto 23),
      S(3 downto 0) => gmem_addr_reg_470(26 downto 23)
    );
\gmem_addr_reg_262_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_reg_262_reg[2]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[2]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[2]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[2]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \gmem_addr_reg_262[2]_i_2_n_3\,
      DI(2) => gmem_addr_reg_470(1),
      DI(1) => \gmem_addr_reg_262[2]_i_3_n_3\,
      DI(0) => '0',
      O(3 downto 1) => \gmem_addr_reg_470_reg[61]\(2 downto 0),
      O(0) => \NLW_gmem_addr_reg_262_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \gmem_addr_reg_262[2]_i_4_n_3\,
      S(2) => \gmem_addr_reg_262[2]_i_5_n_3\,
      S(1) => \gmem_addr_reg_262[2]_i_6_n_3\,
      S(0) => S(0)
    );
\gmem_addr_reg_262_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[26]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[30]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[30]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[30]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[30]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(30 downto 27),
      S(3 downto 0) => gmem_addr_reg_470(30 downto 27)
    );
\gmem_addr_reg_262_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[30]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[34]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[34]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[34]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[34]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(34 downto 31),
      S(3 downto 0) => gmem_addr_reg_470(34 downto 31)
    );
\gmem_addr_reg_262_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[34]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[38]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[38]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[38]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[38]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(38 downto 35),
      S(3 downto 0) => gmem_addr_reg_470(38 downto 35)
    );
\gmem_addr_reg_262_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[38]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[42]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[42]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[42]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[42]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(42 downto 39),
      S(3 downto 0) => gmem_addr_reg_470(42 downto 39)
    );
\gmem_addr_reg_262_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[42]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[46]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[46]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[46]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[46]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(46 downto 43),
      S(3 downto 0) => gmem_addr_reg_470(46 downto 43)
    );
\gmem_addr_reg_262_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[46]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[50]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[50]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[50]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[50]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(50 downto 47),
      S(3 downto 0) => gmem_addr_reg_470(50 downto 47)
    );
\gmem_addr_reg_262_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[50]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[54]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[54]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[54]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[54]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(54 downto 51),
      S(3 downto 0) => gmem_addr_reg_470(54 downto 51)
    );
\gmem_addr_reg_262_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[54]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[58]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[58]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[58]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[58]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(58 downto 55),
      S(3 downto 0) => gmem_addr_reg_470(58 downto 55)
    );
\gmem_addr_reg_262_reg[61]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[58]_i_1_n_3\,
      CO(3 downto 2) => \NLW_gmem_addr_reg_262_reg[61]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_reg_262_reg[61]_i_2_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[61]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gmem_addr_reg_262_reg[61]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \gmem_addr_reg_470_reg[61]\(61 downto 59),
      S(3) => '0',
      S(2 downto 0) => gmem_addr_reg_470(61 downto 59)
    );
\gmem_addr_reg_262_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[2]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[6]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[6]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[6]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[6]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gmem_addr_reg_262[6]_i_2_n_3\,
      DI(1) => \gmem_addr_reg_262[6]_i_3_n_3\,
      DI(0) => \gmem_addr_reg_262[6]_i_4_n_3\,
      O(3 downto 0) => \gmem_addr_reg_470_reg[61]\(6 downto 3),
      S(3) => gmem_addr_reg_470(6),
      S(2) => \gmem_addr_reg_262[6]_i_5_n_3\,
      S(1) => \gmem_addr_reg_262[6]_i_6_n_3\,
      S(0) => \gmem_addr_reg_262[6]_i_7_n_3\
    );
grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCC8C"
    )
        port map (
      I0 => i_fu_74_reg_0_sn_1,
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I2 => i_fu_74_reg(6),
      I3 => ap_loop_init_int,
      I4 => SIGNAL_IN_TREADY_int_regslice,
      O => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_1
    );
\i_2_reg_248[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(0),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      O => D(0)
    );
\i_2_reg_248[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(1),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(1)
    );
\i_2_reg_248[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(2),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      O => D(2)
    );
\i_2_reg_248[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(3),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      O => D(3)
    );
\i_2_reg_248[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_74_reg(4),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      O => D(4)
    );
\i_2_reg_248[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(5),
      O => D(5)
    );
\i_fu_74[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => i_fu_74_reg(6),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I3 => i_fu_74_reg_0_sn_1,
      O => i_fu_74
    );
\i_fu_74[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A090A"
    )
        port map (
      I0 => i_fu_74_reg(6),
      I1 => i_fu_74_reg(5),
      I2 => ap_loop_init_int,
      I3 => ram_reg_i_47_n_3,
      I4 => i_fu_74_reg(4),
      O => sext_ln45_fu_156_p1(0)
    );
\lowfreq_accumulate_fu_70[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880800008808"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I2 => \lowfreq_accumulate_fu_70_reg[0]_0\,
      I3 => gmem_RVALID,
      I4 => \lowfreq_accumulate_fu_70_reg[0]\,
      I5 => gmem_ARREADY,
      O => ap_loop_init_int_reg_0
    );
ram_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0999FAAA"
    )
        port map (
      I0 => i_fu_74_reg(5),
      I1 => i_fu_74_reg(4),
      I2 => ap_loop_init_int,
      I3 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I4 => ram_reg_i_47_n_3,
      O => ADDRARDADDR(5)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFAFAFAFAF9"
    )
        port map (
      I0 => i_fu_74_reg(4),
      I1 => i_fu_74_reg(3),
      I2 => ram_reg_i_48_n_3,
      I3 => i_fu_74_reg(0),
      I4 => i_fu_74_reg(1),
      I5 => i_fu_74_reg(2),
      O => ADDRARDADDR(4)
    );
ram_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => i_fu_74_reg(2),
      I1 => i_fu_74_reg(1),
      I2 => i_fu_74_reg(0),
      I3 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => i_fu_74_reg(3),
      O => ram_reg_i_47_n_3
    );
ram_reg_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ram_reg_i_48_n_3
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAFAAAFAAAF999"
    )
        port map (
      I0 => i_fu_74_reg(3),
      I1 => i_fu_74_reg(2),
      I2 => ap_loop_init_int,
      I3 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I4 => i_fu_74_reg(1),
      I5 => i_fu_74_reg(0),
      O => ADDRARDADDR(3)
    );
ram_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAF999"
    )
        port map (
      I0 => i_fu_74_reg(2),
      I1 => i_fu_74_reg(0),
      I2 => ap_loop_init_int,
      I3 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I4 => i_fu_74_reg(1),
      O => ADDRARDADDR(2)
    );
ram_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => i_fu_74_reg(1),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => i_fu_74_reg(0),
      O => ADDRARDADDR(1)
    );
ram_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_74_reg(0),
      O => ADDRARDADDR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_13 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_2_fu_74 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sext_ln65_fu_156_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem_addr_2_reg_482_reg[61]\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[20]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \highfreq_accumulate_fu_70_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : in STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg : in STD_LOGIC;
    i_2_fu_74_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \highfreq_accumulate_fu_70_reg[0]_0\ : in STD_LOGIC;
    gmem_RVALID : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter10_reg : in STD_LOGIC;
    gmem_addr_2_reg_482 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_done_reg1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_13 : entity is "equalizer_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_13 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_3\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_2__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_3__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_4__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_5__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[2]_i_6__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_2__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_3__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_4__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_5__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_6__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262[6]_i_7__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[10]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[10]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[10]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[14]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[14]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[14]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[14]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[18]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[18]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[18]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[18]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[22]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[22]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[22]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[22]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[26]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[26]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[26]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[26]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[2]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[2]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[2]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[30]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[30]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[30]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[30]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[34]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[34]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[34]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[34]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[38]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[38]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[38]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[38]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[42]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[42]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[42]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[42]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[46]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[46]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[46]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[46]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[50]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[50]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[50]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[50]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[54]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[54]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[54]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[54]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[58]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[58]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[58]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[58]_i_1__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[61]_i_2__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[61]_i_2__1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[6]_i_1__1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[6]_i_1__1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_262_reg[6]_i_1__1_n_6\ : STD_LOGIC;
  signal \ram_reg_i_47__1_n_3\ : STD_LOGIC;
  signal \ram_reg_i_48__1_n_3\ : STD_LOGIC;
  signal \NLW_gmem_addr_reg_262_reg[2]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem_addr_reg_262_reg[61]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_reg_262_reg[61]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \gmem_addr_reg_262[61]_i_1__1\ : label is "soft_lutpair217";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[10]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[14]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[18]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[22]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[26]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[2]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[30]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[34]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[38]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[42]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[46]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[50]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[54]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[58]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[61]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_262_reg[6]_i_1__1\ : label is 35;
  attribute SOFT_HLUTNM of grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_i_1 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \i_2_fu_74[6]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \i_reg_248[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \i_reg_248[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \i_reg_248[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \i_reg_248[3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \i_reg_248[4]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \i_reg_248[5]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \ram_reg_i_48__1\ : label is "soft_lutpair215";
begin
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[21]\,
      I2 => ap_loop_exit_ready_pp0_iter10_reg,
      I3 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_reg(0)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BA00BAFFBA00"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(1),
      I4 => Q(2),
      I5 => gmem_ARREADY,
      O => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_reg(1)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I1 => \ap_CS_fsm_reg[21]\,
      I2 => ap_loop_exit_ready_pp0_iter10_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_3\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_3\,
      Q => ap_done_cache,
      R => SR(0)
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A8080808A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \highfreq_accumulate_fu_70_reg[0]\,
      I2 => \ap_CS_fsm_reg[21]\,
      I3 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I4 => i_2_fu_74_reg(6),
      I5 => ap_loop_init_int,
      O => ap_rst_n_0
    );
\ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => i_2_fu_74_reg(6),
      I2 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I3 => \ap_CS_fsm_reg[21]\,
      O => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF33BB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter10_reg,
      I1 => ap_rst_n,
      I2 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I3 => \ap_CS_fsm_reg[21]\,
      I4 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__1_n_3\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_3\,
      Q => ap_loop_init_int,
      R => '0'
    );
\gmem_addr_reg_262[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_2_fu_74_reg(2),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      O => \gmem_addr_reg_262[2]_i_2__1_n_3\
    );
\gmem_addr_reg_262[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_2_fu_74_reg(0),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      O => \gmem_addr_reg_262[2]_i_3__1_n_3\
    );
\gmem_addr_reg_262[2]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_2_fu_74_reg(2),
      I3 => gmem_addr_2_reg_482(2),
      O => \gmem_addr_reg_262[2]_i_4__1_n_3\
    );
\gmem_addr_reg_262[2]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => i_2_fu_74_reg(1),
      I1 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => gmem_addr_2_reg_482(1),
      O => \gmem_addr_reg_262[2]_i_5__1_n_3\
    );
\gmem_addr_reg_262[2]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_2_fu_74_reg(0),
      I3 => gmem_addr_2_reg_482(0),
      O => \gmem_addr_reg_262[2]_i_6__1_n_3\
    );
\gmem_addr_reg_262[61]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => i_2_fu_74_reg(6),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I3 => \ap_CS_fsm_reg[21]\,
      O => E(0)
    );
\gmem_addr_reg_262[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_2_fu_74_reg(5),
      O => \gmem_addr_reg_262[6]_i_2__1_n_3\
    );
\gmem_addr_reg_262[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_2_fu_74_reg(4),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      O => \gmem_addr_reg_262[6]_i_3__1_n_3\
    );
\gmem_addr_reg_262[6]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_2_fu_74_reg(3),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      O => \gmem_addr_reg_262[6]_i_4__1_n_3\
    );
\gmem_addr_reg_262[6]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_2_fu_74_reg(5),
      I3 => gmem_addr_2_reg_482(5),
      O => \gmem_addr_reg_262[6]_i_5__1_n_3\
    );
\gmem_addr_reg_262[6]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_2_fu_74_reg(4),
      I3 => gmem_addr_2_reg_482(4),
      O => \gmem_addr_reg_262[6]_i_6__1_n_3\
    );
\gmem_addr_reg_262[6]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_2_fu_74_reg(3),
      I3 => gmem_addr_2_reg_482(3),
      O => \gmem_addr_reg_262[6]_i_7__1_n_3\
    );
\gmem_addr_reg_262_reg[10]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[6]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[10]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[10]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[10]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[10]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(10 downto 7),
      S(3 downto 0) => gmem_addr_2_reg_482(10 downto 7)
    );
\gmem_addr_reg_262_reg[14]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[10]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[14]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[14]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[14]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[14]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(14 downto 11),
      S(3 downto 0) => gmem_addr_2_reg_482(14 downto 11)
    );
\gmem_addr_reg_262_reg[18]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[14]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[18]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[18]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[18]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[18]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(18 downto 15),
      S(3 downto 0) => gmem_addr_2_reg_482(18 downto 15)
    );
\gmem_addr_reg_262_reg[22]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[18]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[22]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[22]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[22]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[22]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(22 downto 19),
      S(3 downto 0) => gmem_addr_2_reg_482(22 downto 19)
    );
\gmem_addr_reg_262_reg[26]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[22]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[26]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[26]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[26]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[26]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(26 downto 23),
      S(3 downto 0) => gmem_addr_2_reg_482(26 downto 23)
    );
\gmem_addr_reg_262_reg[2]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_reg_262_reg[2]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[2]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[2]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[2]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3) => \gmem_addr_reg_262[2]_i_2__1_n_3\,
      DI(2) => gmem_addr_2_reg_482(1),
      DI(1) => \gmem_addr_reg_262[2]_i_3__1_n_3\,
      DI(0) => '0',
      O(3 downto 1) => \gmem_addr_2_reg_482_reg[61]\(2 downto 0),
      O(0) => \NLW_gmem_addr_reg_262_reg[2]_i_1__1_O_UNCONNECTED\(0),
      S(3) => \gmem_addr_reg_262[2]_i_4__1_n_3\,
      S(2) => \gmem_addr_reg_262[2]_i_5__1_n_3\,
      S(1) => \gmem_addr_reg_262[2]_i_6__1_n_3\,
      S(0) => S(0)
    );
\gmem_addr_reg_262_reg[30]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[26]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[30]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[30]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[30]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[30]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(30 downto 27),
      S(3 downto 0) => gmem_addr_2_reg_482(30 downto 27)
    );
\gmem_addr_reg_262_reg[34]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[30]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[34]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[34]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[34]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[34]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(34 downto 31),
      S(3 downto 0) => gmem_addr_2_reg_482(34 downto 31)
    );
\gmem_addr_reg_262_reg[38]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[34]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[38]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[38]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[38]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[38]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(38 downto 35),
      S(3 downto 0) => gmem_addr_2_reg_482(38 downto 35)
    );
\gmem_addr_reg_262_reg[42]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[38]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[42]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[42]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[42]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[42]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(42 downto 39),
      S(3 downto 0) => gmem_addr_2_reg_482(42 downto 39)
    );
\gmem_addr_reg_262_reg[46]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[42]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[46]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[46]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[46]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[46]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(46 downto 43),
      S(3 downto 0) => gmem_addr_2_reg_482(46 downto 43)
    );
\gmem_addr_reg_262_reg[50]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[46]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[50]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[50]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[50]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[50]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(50 downto 47),
      S(3 downto 0) => gmem_addr_2_reg_482(50 downto 47)
    );
\gmem_addr_reg_262_reg[54]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[50]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[54]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[54]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[54]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[54]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(54 downto 51),
      S(3 downto 0) => gmem_addr_2_reg_482(54 downto 51)
    );
\gmem_addr_reg_262_reg[58]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[54]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[58]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[58]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[58]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[58]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(58 downto 55),
      S(3 downto 0) => gmem_addr_2_reg_482(58 downto 55)
    );
\gmem_addr_reg_262_reg[61]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[58]_i_1__1_n_3\,
      CO(3 downto 2) => \NLW_gmem_addr_reg_262_reg[61]_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_reg_262_reg[61]_i_2__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[61]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gmem_addr_reg_262_reg[61]_i_2__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \gmem_addr_2_reg_482_reg[61]\(61 downto 59),
      S(3) => '0',
      S(2 downto 0) => gmem_addr_2_reg_482(61 downto 59)
    );
\gmem_addr_reg_262_reg[6]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_262_reg[2]_i_1__1_n_3\,
      CO(3) => \gmem_addr_reg_262_reg[6]_i_1__1_n_3\,
      CO(2) => \gmem_addr_reg_262_reg[6]_i_1__1_n_4\,
      CO(1) => \gmem_addr_reg_262_reg[6]_i_1__1_n_5\,
      CO(0) => \gmem_addr_reg_262_reg[6]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gmem_addr_reg_262[6]_i_2__1_n_3\,
      DI(1) => \gmem_addr_reg_262[6]_i_3__1_n_3\,
      DI(0) => \gmem_addr_reg_262[6]_i_4__1_n_3\,
      O(3 downto 0) => \gmem_addr_2_reg_482_reg[61]\(6 downto 3),
      S(3) => gmem_addr_2_reg_482(6),
      S(2) => \gmem_addr_reg_262[6]_i_5__1_n_3\,
      S(1) => \gmem_addr_reg_262[6]_i_6__1_n_3\,
      S(0) => \gmem_addr_reg_262[6]_i_7__1_n_3\
    );
grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAEAFA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[21]\,
      I2 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I3 => i_2_fu_74_reg(6),
      I4 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[20]_0\
    );
\highfreq_accumulate_fu_70[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880800008808"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I2 => \highfreq_accumulate_fu_70_reg[0]_0\,
      I3 => gmem_RVALID,
      I4 => \highfreq_accumulate_fu_70_reg[0]\,
      I5 => gmem_ARREADY,
      O => ap_loop_init_int_reg_0
    );
\i_2_fu_74[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => i_2_fu_74_reg(6),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I3 => \ap_CS_fsm_reg[21]\,
      O => i_2_fu_74
    );
\i_2_fu_74[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A090A"
    )
        port map (
      I0 => i_2_fu_74_reg(6),
      I1 => i_2_fu_74_reg(5),
      I2 => ap_loop_init_int,
      I3 => \ram_reg_i_47__1_n_3\,
      I4 => i_2_fu_74_reg(4),
      O => sext_ln65_fu_156_p1(0)
    );
\i_reg_248[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_2_fu_74_reg(0),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      O => D(0)
    );
\i_reg_248[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_2_fu_74_reg(1),
      I1 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(1)
    );
\i_reg_248[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_2_fu_74_reg(2),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      O => D(2)
    );
\i_reg_248[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_2_fu_74_reg(3),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      O => D(3)
    );
\i_reg_248[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_2_fu_74_reg(4),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      O => D(4)
    );
\i_reg_248[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_2_fu_74_reg(5),
      O => D(5)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0999FAAA"
    )
        port map (
      I0 => i_2_fu_74_reg(5),
      I1 => i_2_fu_74_reg(4),
      I2 => ap_loop_init_int,
      I3 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I4 => \ram_reg_i_47__1_n_3\,
      O => ADDRARDADDR(5)
    );
\ram_reg_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => i_2_fu_74_reg(2),
      I1 => i_2_fu_74_reg(1),
      I2 => i_2_fu_74_reg(0),
      I3 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => i_2_fu_74_reg(3),
      O => \ram_reg_i_47__1_n_3\
    );
\ram_reg_i_48__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \ram_reg_i_48__1_n_3\
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFAFAFAFAF9"
    )
        port map (
      I0 => i_2_fu_74_reg(4),
      I1 => i_2_fu_74_reg(3),
      I2 => \ram_reg_i_48__1_n_3\,
      I3 => i_2_fu_74_reg(0),
      I4 => i_2_fu_74_reg(1),
      I5 => i_2_fu_74_reg(2),
      O => ADDRARDADDR(4)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAFAAAFAAAF999"
    )
        port map (
      I0 => i_2_fu_74_reg(3),
      I1 => i_2_fu_74_reg(2),
      I2 => ap_loop_init_int,
      I3 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I4 => i_2_fu_74_reg(1),
      I5 => i_2_fu_74_reg(0),
      O => ADDRARDADDR(3)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAF999"
    )
        port map (
      I0 => i_2_fu_74_reg(2),
      I1 => i_2_fu_74_reg(0),
      I2 => ap_loop_init_int,
      I3 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I4 => i_2_fu_74_reg(1),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => i_2_fu_74_reg(1),
      I1 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => i_2_fu_74_reg(0),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_2_fu_74_reg(0),
      O => ADDRARDADDR(0)
    );
\tmp_product_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABAAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[21]\,
      I2 => ap_loop_exit_ready_pp0_iter10_reg,
      I3 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[20]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1_14\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_13_in : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    full_n_reg_2 : out STD_LOGIC;
    full_n_reg_3 : out STD_LOGIC;
    full_n_reg_4 : out STD_LOGIC;
    \start_addr_reg[2]\ : out STD_LOGIC;
    \start_addr_reg[3]\ : out STD_LOGIC;
    \start_addr_reg[4]\ : out STD_LOGIC;
    \start_addr_reg[5]\ : out STD_LOGIC;
    \start_addr_reg[6]\ : out STD_LOGIC;
    \start_addr_reg[7]\ : out STD_LOGIC;
    \start_addr_reg[8]\ : out STD_LOGIC;
    \start_addr_reg[9]\ : out STD_LOGIC;
    \start_addr_reg[10]\ : out STD_LOGIC;
    \start_addr_reg[11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 50 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_5 : out STD_LOGIC;
    rreq_handling_reg_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_2\ : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \sect_cnt_reg[51]\ : in STD_LOGIC_VECTOR ( 50 downto 0 );
    RBURST_READY_Dummy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1_14\ : entity is "equalizer_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1_14\ is
  signal \^could_multi_bursts.sect_handling_reg\ : STD_LOGIC;
  signal \dout_vld_i_1__1_n_3\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__1_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__1_n_3\ : STD_LOGIC;
  signal \full_n_i_2__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[4]\ : STD_LOGIC;
  signal need_rlast : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^p_13_in\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \^rreq_handling_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dout_vld_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair132";
begin
  \could_multi_bursts.sect_handling_reg\ <= \^could_multi_bursts.sect_handling_reg\;
  fifo_rctl_ready <= \^fifo_rctl_ready\;
  p_13_in <= \^p_13_in\;
  rreq_handling_reg <= \^rreq_handling_reg\;
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => CO(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \could_multi_bursts.sect_handling_reg_1\,
      I3 => Q(0),
      O => \^rreq_handling_reg\
    );
\could_multi_bursts.ARVALID_Dummy_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => m_axi_gmem_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      O => full_n_reg_5
    );
\could_multi_bursts.araddr_buf[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => m_axi_gmem_ARREADY,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I3 => \^fifo_rctl_ready\,
      O => \^p_13_in\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => m_axi_gmem_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \could_multi_bursts.sect_handling_reg_2\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(0),
      O => full_n_reg_0
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => m_axi_gmem_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \could_multi_bursts.sect_handling_reg_2\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(1),
      O => full_n_reg_1
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => m_axi_gmem_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \could_multi_bursts.sect_handling_reg_2\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(2),
      O => full_n_reg_2
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => m_axi_gmem_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      O => full_n_reg_3
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => m_axi_gmem_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \could_multi_bursts.sect_handling_reg_2\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(3),
      O => full_n_reg_4
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFABAFABABA"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => \^fifo_rctl_ready\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I3 => m_axi_gmem_ARREADY,
      I4 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I5 => \could_multi_bursts.sect_handling_reg_2\,
      O => rreq_handling_reg_0
    );
\dout_vld_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => RBURST_READY_Dummy,
      I1 => need_rlast,
      I2 => empty_n_reg_n_3,
      O => \dout_vld_i_1__1_n_3\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__1_n_3\,
      Q => need_rlast,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8C88"
    )
        port map (
      I0 => \empty_n_i_2__1_n_3\,
      I1 => empty_n_reg_n_3,
      I2 => RBURST_READY_Dummy,
      I3 => need_rlast,
      I4 => \^p_13_in\,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[2]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => \mOutPtr_reg_n_3_[4]\,
      O => \empty_n_i_2__1_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => SR(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF5FD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__1_n_3\,
      I2 => \^p_13_in\,
      I3 => pop,
      I4 => \^fifo_rctl_ready\,
      O => \full_n_i_1__1_n_3\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => \mOutPtr_reg_n_3_[3]\,
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \full_n_i_2__1_n_3\
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => RBURST_READY_Dummy,
      I2 => need_rlast,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_3\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__1_n_3\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF750075008AFF"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => RBURST_READY_Dummy,
      I2 => need_rlast,
      I3 => \^p_13_in\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__2_n_3\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[2]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => p_12_in,
      O => \mOutPtr[2]_i_1__2_n_3\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => p_12_in,
      O => \mOutPtr[3]_i_1__1_n_3\
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => \^p_13_in\,
      I1 => need_rlast,
      I2 => RBURST_READY_Dummy,
      I3 => empty_n_reg_n_3,
      O => \mOutPtr[4]_i_1__1_n_3\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[3]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[4]_i_2__0_n_3\
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \^p_13_in\,
      I1 => need_rlast,
      I2 => RBURST_READY_Dummy,
      I3 => empty_n_reg_n_3,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_3\,
      D => \mOutPtr[0]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_3\,
      D => \mOutPtr[1]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_3\,
      D => \mOutPtr[2]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_3\,
      D => \mOutPtr[3]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_3\,
      D => \mOutPtr[4]_i_2__0_n_3\,
      Q => \mOutPtr_reg_n_3_[4]\,
      R => SR(0)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => E(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(9),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(9),
      O => D(9)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(10),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(10),
      O => D(10)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(11),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(11),
      O => D(11)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(12),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(12),
      O => D(12)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(13),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(13),
      O => D(13)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(14),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(14),
      O => D(14)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(15),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(15),
      O => D(15)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(16),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(16),
      O => D(16)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(17),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(17),
      O => D(17)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(18),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(18),
      O => D(18)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(0),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(0),
      O => D(0)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(19),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(19),
      O => D(19)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(20),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(20),
      O => D(20)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(21),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(21),
      O => D(21)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(22),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(22),
      O => D(22)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(23),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(23),
      O => D(23)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(24),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(24),
      O => D(24)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(25),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(25),
      O => D(25)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(26),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(26),
      O => D(26)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(27),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(27),
      O => D(27)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(28),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(28),
      O => D(28)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(1),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(1),
      O => D(1)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(29),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(29),
      O => D(29)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(30),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(30),
      O => D(30)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(31),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(31),
      O => D(31)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(32),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(32),
      O => D(32)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(33),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(33),
      O => D(33)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(34),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(34),
      O => D(34)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(35),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(35),
      O => D(35)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(36),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(36),
      O => D(36)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(37),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(37),
      O => D(37)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(38),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(38),
      O => D(38)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(2),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(2),
      O => D(2)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(39),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(39),
      O => D(39)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(40),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(40),
      O => D(40)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(41),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(41),
      O => D(41)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(42),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(42),
      O => D(42)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(43),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(43),
      O => D(43)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(44),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(44),
      O => D(44)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(45),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(45),
      O => D(45)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(46),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(46),
      O => D(46)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(47),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(47),
      O => D(47)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(48),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(48),
      O => D(48)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(3),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(3),
      O => D(3)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(49),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(49),
      O => D(49)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(50),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(50),
      O => D(50)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(4),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(4),
      O => D(4)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(5),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(5),
      O => D(5)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(6),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(6),
      O => D(6)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(7),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(7),
      O => D(7)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(8),
      I1 => \^rreq_handling_reg\,
      I2 => \sect_cnt_reg[51]\(8),
      O => D(8)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(0),
      I4 => \sect_len_buf_reg[9]_0\(0),
      I5 => \sect_len_buf_reg[1]\(0),
      O => \start_addr_reg[2]\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(1),
      I4 => \sect_len_buf_reg[9]_0\(1),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_reg[3]\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(2),
      I4 => \sect_len_buf_reg[9]_0\(2),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_reg[4]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(3),
      I4 => \sect_len_buf_reg[9]_0\(3),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_reg[5]\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(4),
      I4 => \sect_len_buf_reg[9]_0\(4),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_reg[6]\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(5),
      I4 => \sect_len_buf_reg[9]_0\(5),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_reg[7]\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(6),
      I4 => \sect_len_buf_reg[9]_0\(6),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_reg[8]\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(7),
      I4 => \sect_len_buf_reg[9]_0\(7),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_reg[9]\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(8),
      I4 => \sect_len_buf_reg[9]_0\(8),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_reg[10]\
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_0\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(9),
      I4 => \sect_len_buf_reg[9]_0\(9),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_reg[11]\
    );
\state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FFFF"
    )
        port map (
      I0 => \^p_13_in\,
      I1 => \could_multi_bursts.loop_cnt_reg[5]\,
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I4 => \could_multi_bursts.sect_handling_reg_1\,
      O => \^could_multi_bursts.sect_handling_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_mem__parameterized0\ is
  port (
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    pop : out STD_LOGIC;
    rnext : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \raddr_reg_reg[2]_0\ : in STD_LOGIC;
    \raddr_reg_reg[2]_1\ : in STD_LOGIC;
    \raddr_reg_reg[2]_2\ : in STD_LOGIC;
    \raddr_reg_reg[2]_3\ : in STD_LOGIC;
    \raddr_reg_reg[4]_0\ : in STD_LOGIC;
    \raddr_reg_reg[5]_0\ : in STD_LOGIC;
    \raddr_reg_reg[6]_0\ : in STD_LOGIC;
    \raddr_reg_reg[6]_1\ : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    gmem_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    push : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_mem__parameterized0\ : entity is "equalizer_gmem_m_axi_mem";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_mem__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_mem__parameterized0\ is
  signal mem_reg_i_1_n_3 : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \raddr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \raddr_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \^rnext\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8670;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 33;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \raddr_reg[5]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \raddr_reg[7]_i_2\ : label is "soft_lutpair201";
begin
  pop <= \^pop\;
  rnext(7 downto 0) <= \^rnext\(7 downto 0);
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \ap_CS_fsm_reg[11]\
    );
dout_vld_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => mem_reg_0,
      I3 => Q(4),
      O => \ap_CS_fsm_reg[19]\
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => raddr_reg(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => mem_reg_2(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => din(33 downto 32),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1) => dout(32),
      DOPADOP(0) => mem_reg_n_36,
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => mem_reg_i_1_n_3,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SR(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => push,
      WEBWE(2) => push,
      WEBWE(1) => push,
      WEBWE(0) => push
    );
mem_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^pop\,
      I1 => ap_rst_n,
      O => mem_reg_i_1_n_3
    );
mem_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => mem_reg_1,
      I1 => gmem_RREADY,
      I2 => mem_reg_0,
      O => \^pop\
    );
\raddr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A5A5A5A5A5A5A5A"
    )
        port map (
      I0 => \raddr_reg_reg[2]_2\,
      I1 => \raddr_reg[5]_i_2_n_3\,
      I2 => \^pop\,
      I3 => \raddr_reg_reg[2]_3\,
      I4 => \raddr_reg_reg[2]_0\,
      I5 => \raddr_reg_reg[2]_1\,
      O => \^rnext\(0)
    );
\raddr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF7FFFF000000"
    )
        port map (
      I0 => \raddr_reg_reg[2]_0\,
      I1 => \raddr_reg_reg[2]_3\,
      I2 => \raddr_reg[5]_i_2_n_3\,
      I3 => \^pop\,
      I4 => \raddr_reg_reg[2]_2\,
      I5 => \raddr_reg_reg[2]_1\,
      O => \^rnext\(1)
    );
\raddr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6AAA6A2A6AAA"
    )
        port map (
      I0 => \raddr_reg_reg[2]_0\,
      I1 => \raddr_reg_reg[2]_1\,
      I2 => \^pop\,
      I3 => \raddr_reg_reg[2]_2\,
      I4 => \raddr_reg_reg[2]_3\,
      I5 => \raddr_reg[5]_i_2_n_3\,
      O => \^rnext\(2)
    );
\raddr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCCCCC8CCCCCCC"
    )
        port map (
      I0 => \raddr_reg[5]_i_2_n_3\,
      I1 => \raddr_reg_reg[2]_3\,
      I2 => \raddr_reg_reg[2]_0\,
      I3 => \raddr_reg_reg[2]_1\,
      I4 => \^pop\,
      I5 => \raddr_reg_reg[2]_2\,
      O => \^rnext\(3)
    );
\raddr_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3BFFC000"
    )
        port map (
      I0 => \raddr_reg[5]_i_2_n_3\,
      I1 => \raddr_reg[7]_i_3_n_3\,
      I2 => \raddr_reg_reg[2]_2\,
      I3 => \^pop\,
      I4 => \raddr_reg_reg[4]_0\,
      O => \^rnext\(4)
    );
\raddr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA62AAA2AA"
    )
        port map (
      I0 => \raddr_reg_reg[5]_0\,
      I1 => \raddr_reg[7]_i_3_n_3\,
      I2 => \raddr_reg_reg[2]_2\,
      I3 => \^pop\,
      I4 => \raddr_reg_reg[4]_0\,
      I5 => \raddr_reg[5]_i_2_n_3\,
      O => \^rnext\(5)
    );
\raddr_reg[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_reg[5]_0\,
      I1 => \raddr_reg_reg[4]_0\,
      I2 => \raddr_reg_reg[6]_0\,
      I3 => \raddr_reg_reg[6]_1\,
      O => \raddr_reg[5]_i_2_n_3\
    );
\raddr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FFF7F00800080"
    )
        port map (
      I0 => \^pop\,
      I1 => \raddr_reg_reg[2]_2\,
      I2 => \raddr_reg[7]_i_3_n_3\,
      I3 => \raddr_reg[7]_i_2_n_3\,
      I4 => \raddr_reg_reg[6]_0\,
      I5 => \raddr_reg_reg[6]_1\,
      O => \^rnext\(6)
    );
\raddr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F038F0F0F0F0F0F0"
    )
        port map (
      I0 => \raddr_reg_reg[2]_2\,
      I1 => \raddr_reg_reg[6]_1\,
      I2 => \raddr_reg_reg[6]_0\,
      I3 => \raddr_reg[7]_i_2_n_3\,
      I4 => \^pop\,
      I5 => \raddr_reg[7]_i_3_n_3\,
      O => \^rnext\(7)
    );
\raddr_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \raddr_reg_reg[4]_0\,
      I1 => \raddr_reg_reg[5]_0\,
      O => \raddr_reg[7]_i_2_n_3\
    );
\raddr_reg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \raddr_reg_reg[2]_3\,
      I1 => \raddr_reg_reg[2]_0\,
      I2 => \raddr_reg_reg[2]_1\,
      O => \raddr_reg[7]_i_3_n_3\
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(3),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(4),
      Q => raddr_reg(4),
      R => '0'
    );
\raddr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(5),
      Q => raddr_reg(5),
      R => '0'
    );
\raddr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(6),
      Q => raddr_reg(6),
      R => '0'
    );
\raddr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(7),
      Q => raddr_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[95]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rreq_handling_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    rreq_handling_reg_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    rreq_handling_reg_2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_sect_buf_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    last_sect_buf_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ARVALID_Dummy : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC;
    \data_p2_reg[67]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \end_addr_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[33]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[63]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[66]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[95]_i_2_n_3\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_3\ : STD_LOGIC;
  signal \^data_p1_reg[95]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal data_p2 : STD_LOGIC_VECTOR ( 67 downto 2 );
  signal \end_addr_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__0_n_3\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_3\ : STD_LOGIC;
  signal \state[1]_i_1_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair134";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \end_addr_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[33]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[37]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[41]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[45]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[49]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[53]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[57]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \start_addr[63]_i_1\ : label is "soft_lutpair135";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \data_p1_reg[95]_0\(63 downto 0) <= \^data_p1_reg[95]_0\(63 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C00"
    )
        port map (
      I0 => ARVALID_Dummy,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_ready_t_reg_1,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03080CF8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => ARVALID_Dummy,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => s_ready_t_reg_1,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(8),
      O => \data_p1[10]_i_1_n_3\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(9),
      O => \data_p1[11]_i_1_n_3\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(10),
      O => \data_p1[12]_i_1_n_3\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(11),
      O => \data_p1[13]_i_1_n_3\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(12),
      O => \data_p1[14]_i_1_n_3\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(13),
      O => \data_p1[15]_i_1_n_3\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(14),
      O => \data_p1[16]_i_1_n_3\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(15),
      O => \data_p1[17]_i_1_n_3\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(16),
      O => \data_p1[18]_i_1_n_3\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(17),
      O => \data_p1[19]_i_1_n_3\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(18),
      O => \data_p1[20]_i_1_n_3\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(19),
      O => \data_p1[21]_i_1_n_3\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(20),
      O => \data_p1[22]_i_1_n_3\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(21),
      O => \data_p1[23]_i_1_n_3\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(22),
      O => \data_p1[24]_i_1_n_3\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(23),
      O => \data_p1[25]_i_1_n_3\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(24),
      O => \data_p1[26]_i_1_n_3\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(25),
      O => \data_p1[27]_i_1_n_3\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(26),
      O => \data_p1[28]_i_1_n_3\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(27),
      O => \data_p1[29]_i_1_n_3\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(0),
      O => \data_p1[2]_i_1_n_3\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(28),
      O => \data_p1[30]_i_1_n_3\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(29),
      O => \data_p1[31]_i_1_n_3\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(30),
      O => \data_p1[32]_i_1_n_3\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(33),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(31),
      O => \data_p1[33]_i_1_n_3\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(34),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(32),
      O => \data_p1[34]_i_1_n_3\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(35),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(33),
      O => \data_p1[35]_i_1_n_3\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(36),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(34),
      O => \data_p1[36]_i_1_n_3\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(37),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(35),
      O => \data_p1[37]_i_1_n_3\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(38),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(36),
      O => \data_p1[38]_i_1_n_3\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(39),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(37),
      O => \data_p1[39]_i_1_n_3\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(1),
      O => \data_p1[3]_i_1_n_3\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(40),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(38),
      O => \data_p1[40]_i_1_n_3\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(41),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(39),
      O => \data_p1[41]_i_1_n_3\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(42),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(40),
      O => \data_p1[42]_i_1_n_3\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(43),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(41),
      O => \data_p1[43]_i_1_n_3\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(44),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(42),
      O => \data_p1[44]_i_1_n_3\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(43),
      O => \data_p1[45]_i_1_n_3\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(46),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(44),
      O => \data_p1[46]_i_1_n_3\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(47),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(45),
      O => \data_p1[47]_i_1_n_3\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(48),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(46),
      O => \data_p1[48]_i_1_n_3\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(49),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(47),
      O => \data_p1[49]_i_1_n_3\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(2),
      O => \data_p1[4]_i_1_n_3\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(50),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(48),
      O => \data_p1[50]_i_1_n_3\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(51),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(49),
      O => \data_p1[51]_i_1_n_3\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(52),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(50),
      O => \data_p1[52]_i_1_n_3\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(53),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(51),
      O => \data_p1[53]_i_1_n_3\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(54),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(52),
      O => \data_p1[54]_i_1_n_3\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(55),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(53),
      O => \data_p1[55]_i_1_n_3\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(56),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(54),
      O => \data_p1[56]_i_1_n_3\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(57),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(55),
      O => \data_p1[57]_i_1_n_3\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(58),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(56),
      O => \data_p1[58]_i_1_n_3\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(59),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(57),
      O => \data_p1[59]_i_1_n_3\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(3),
      O => \data_p1[5]_i_1_n_3\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(60),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(58),
      O => \data_p1[60]_i_1_n_3\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(61),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(59),
      O => \data_p1[61]_i_1_n_3\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(62),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(60),
      O => \data_p1[62]_i_1_n_3\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(63),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(61),
      O => \data_p1[63]_i_1_n_3\
    );
\data_p1[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(66),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(62),
      O => \data_p1[66]_i_1_n_3\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(4),
      O => \data_p1[6]_i_1_n_3\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(5),
      O => \data_p1[7]_i_1_n_3\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(6),
      O => \data_p1[8]_i_1_n_3\
    );
\data_p1[95]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1170"
    )
        port map (
      I0 => \state__0\(1),
      I1 => s_ready_t_reg_1,
      I2 => ARVALID_Dummy,
      I3 => \state__0\(0),
      O => load_p1
    );
\data_p1[95]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(67),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(63),
      O => \data_p1[95]_i_2_n_3\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(7),
      O => \data_p1[9]_i_1_n_3\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(61),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(62),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(6),
      R => '0'
    );
\data_p1_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[95]_i_2_n_3\,
      Q => \^data_p1_reg[95]_0\(63),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(7),
      R => '0'
    );
\data_p2[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => ARVALID_Dummy,
      O => load_p2
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(8),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(9),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(10),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(11),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(12),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(13),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(14),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(15),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(16),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(17),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(18),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(19),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(20),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(21),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(22),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(23),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(24),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(25),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(26),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(27),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(0),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(28),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(29),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(30),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(31),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(32),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(33),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(34),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(35),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(36),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(37),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(1),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(38),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(39),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(40),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(41),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(42),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(43),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(44),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(45),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(46),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(47),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(2),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(48),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(49),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(50),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(51),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(52),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(53),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(54),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(55),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(56),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(57),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(3),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(58),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(59),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(60),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(61),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(62),
      Q => data_p2(66),
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(63),
      Q => data_p2(67),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(4),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(5),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(6),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[67]_0\(7),
      Q => data_p2(9),
      R => '0'
    );
\end_addr_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[9]_i_1_n_3\,
      CO(3) => \end_addr_reg[13]_i_1_n_3\,
      CO(2) => \end_addr_reg[13]_i_1_n_4\,
      CO(1) => \end_addr_reg[13]_i_1_n_5\,
      CO(0) => \end_addr_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(11 downto 8),
      O(3 downto 0) => \data_p1_reg[63]_0\(11 downto 8),
      S(3 downto 0) => \end_addr_reg[13]\(3 downto 0)
    );
\end_addr_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[13]_i_1_n_3\,
      CO(3) => \end_addr_reg[17]_i_1_n_3\,
      CO(2) => \end_addr_reg[17]_i_1_n_4\,
      CO(1) => \end_addr_reg[17]_i_1_n_5\,
      CO(0) => \end_addr_reg[17]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(15 downto 12),
      O(3 downto 0) => \data_p1_reg[63]_0\(15 downto 12),
      S(3 downto 0) => \end_addr_reg[17]\(3 downto 0)
    );
\end_addr_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[17]_i_1_n_3\,
      CO(3) => \end_addr_reg[21]_i_1_n_3\,
      CO(2) => \end_addr_reg[21]_i_1_n_4\,
      CO(1) => \end_addr_reg[21]_i_1_n_5\,
      CO(0) => \end_addr_reg[21]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(19 downto 16),
      O(3 downto 0) => \data_p1_reg[63]_0\(19 downto 16),
      S(3 downto 0) => \end_addr_reg[21]\(3 downto 0)
    );
\end_addr_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[21]_i_1_n_3\,
      CO(3) => \end_addr_reg[25]_i_1_n_3\,
      CO(2) => \end_addr_reg[25]_i_1_n_4\,
      CO(1) => \end_addr_reg[25]_i_1_n_5\,
      CO(0) => \end_addr_reg[25]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(23 downto 20),
      O(3 downto 0) => \data_p1_reg[63]_0\(23 downto 20),
      S(3 downto 0) => \end_addr_reg[25]\(3 downto 0)
    );
\end_addr_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[25]_i_1_n_3\,
      CO(3) => \end_addr_reg[29]_i_1_n_3\,
      CO(2) => \end_addr_reg[29]_i_1_n_4\,
      CO(1) => \end_addr_reg[29]_i_1_n_5\,
      CO(0) => \end_addr_reg[29]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(27 downto 24),
      O(3 downto 0) => \data_p1_reg[63]_0\(27 downto 24),
      S(3 downto 0) => \end_addr_reg[29]\(3 downto 0)
    );
\end_addr_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[29]_i_1_n_3\,
      CO(3) => \end_addr_reg[33]_i_1_n_3\,
      CO(2) => \end_addr_reg[33]_i_1_n_4\,
      CO(1) => \end_addr_reg[33]_i_1_n_5\,
      CO(0) => \end_addr_reg[33]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^data_p1_reg[95]_0\(29 downto 28),
      O(3 downto 0) => \data_p1_reg[63]_0\(31 downto 28),
      S(3 downto 2) => \^data_p1_reg[95]_0\(31 downto 30),
      S(1 downto 0) => \end_addr_reg[33]\(1 downto 0)
    );
\end_addr_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[33]_i_1_n_3\,
      CO(3) => \end_addr_reg[37]_i_1_n_3\,
      CO(2) => \end_addr_reg[37]_i_1_n_4\,
      CO(1) => \end_addr_reg[37]_i_1_n_5\,
      CO(0) => \end_addr_reg[37]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(35 downto 32),
      S(3 downto 0) => \^data_p1_reg[95]_0\(35 downto 32)
    );
\end_addr_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[37]_i_1_n_3\,
      CO(3) => \end_addr_reg[41]_i_1_n_3\,
      CO(2) => \end_addr_reg[41]_i_1_n_4\,
      CO(1) => \end_addr_reg[41]_i_1_n_5\,
      CO(0) => \end_addr_reg[41]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(39 downto 36),
      S(3 downto 0) => \^data_p1_reg[95]_0\(39 downto 36)
    );
\end_addr_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[41]_i_1_n_3\,
      CO(3) => \end_addr_reg[45]_i_1_n_3\,
      CO(2) => \end_addr_reg[45]_i_1_n_4\,
      CO(1) => \end_addr_reg[45]_i_1_n_5\,
      CO(0) => \end_addr_reg[45]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(43 downto 40),
      S(3 downto 0) => \^data_p1_reg[95]_0\(43 downto 40)
    );
\end_addr_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[45]_i_1_n_3\,
      CO(3) => \end_addr_reg[49]_i_1_n_3\,
      CO(2) => \end_addr_reg[49]_i_1_n_4\,
      CO(1) => \end_addr_reg[49]_i_1_n_5\,
      CO(0) => \end_addr_reg[49]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(47 downto 44),
      S(3 downto 0) => \^data_p1_reg[95]_0\(47 downto 44)
    );
\end_addr_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[49]_i_1_n_3\,
      CO(3) => \end_addr_reg[53]_i_1_n_3\,
      CO(2) => \end_addr_reg[53]_i_1_n_4\,
      CO(1) => \end_addr_reg[53]_i_1_n_5\,
      CO(0) => \end_addr_reg[53]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(51 downto 48),
      S(3 downto 0) => \^data_p1_reg[95]_0\(51 downto 48)
    );
\end_addr_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[53]_i_1_n_3\,
      CO(3) => \end_addr_reg[57]_i_1_n_3\,
      CO(2) => \end_addr_reg[57]_i_1_n_4\,
      CO(1) => \end_addr_reg[57]_i_1_n_5\,
      CO(0) => \end_addr_reg[57]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(55 downto 52),
      S(3 downto 0) => \^data_p1_reg[95]_0\(55 downto 52)
    );
\end_addr_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_reg[5]_i_1_n_3\,
      CO(2) => \end_addr_reg[5]_i_1_n_4\,
      CO(1) => \end_addr_reg[5]_i_1_n_5\,
      CO(0) => \end_addr_reg[5]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(3 downto 0),
      O(3 downto 0) => \data_p1_reg[63]_0\(3 downto 0),
      S(3 downto 0) => \end_addr_reg[5]\(3 downto 0)
    );
\end_addr_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[57]_i_1_n_3\,
      CO(3) => \end_addr_reg[61]_i_1_n_3\,
      CO(2) => \end_addr_reg[61]_i_1_n_4\,
      CO(1) => \end_addr_reg[61]_i_1_n_5\,
      CO(0) => \end_addr_reg[61]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(59 downto 56),
      S(3 downto 0) => \^data_p1_reg[95]_0\(59 downto 56)
    );
\end_addr_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[61]_i_1_n_3\,
      CO(3 downto 1) => \NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_reg[63]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_end_addr_reg[63]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \data_p1_reg[63]_0\(61 downto 60),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^data_p1_reg[95]_0\(61 downto 60)
    );
\end_addr_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[5]_i_1_n_3\,
      CO(3) => \end_addr_reg[9]_i_1_n_3\,
      CO(2) => \end_addr_reg[9]_i_1_n_4\,
      CO(1) => \end_addr_reg[9]_i_1_n_5\,
      CO(0) => \end_addr_reg[9]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(7 downto 4),
      O(3 downto 0) => \data_p1_reg[63]_0\(7 downto 4),
      S(3 downto 0) => \end_addr_reg[9]\(3 downto 0)
    );
\last_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => last_sect_buf_reg(3),
      I1 => last_sect_buf_reg_0(4),
      O => S(1)
    );
\last_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_buf_reg(2),
      I1 => last_sect_buf_reg_0(3),
      I2 => last_sect_buf_reg_0(2),
      I3 => last_sect_buf_reg(1),
      I4 => last_sect_buf_reg_0(1),
      I5 => last_sect_buf_reg(0),
      O => S(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => \^q\(0),
      I2 => CO(0),
      I3 => rreq_handling_reg_2,
      O => rreq_handling_reg_0
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F1155"
    )
        port map (
      I0 => \state__0\(1),
      I1 => s_ready_t_reg_1,
      I2 => ARVALID_Dummy,
      I3 => \state__0\(0),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__0_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_3\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(10),
      I1 => \^e\(0),
      I2 => last_sect_buf_reg_0(0),
      O => D(0)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => \^q\(0),
      I2 => rreq_handling_reg_2,
      O => rreq_handling_reg(0)
    );
\start_addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A22"
    )
        port map (
      I0 => \^q\(0),
      I1 => rreq_handling_reg_1,
      I2 => rreq_handling_reg_2,
      I3 => CO(0),
      O => \^e\(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7C000"
    )
        port map (
      I0 => \^e\(0),
      I1 => state(1),
      I2 => ARVALID_Dummy,
      I3 => \^s_ready_t_reg_0\,
      I4 => \^q\(0),
      O => \state[0]_i_1_n_3\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DFF5DFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => ARVALID_Dummy,
      I3 => CO(0),
      I4 => rreq_handling_reg_2,
      I5 => rreq_handling_reg_1,
      O => \state[1]_i_1_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized1\ is
  port (
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized1\ : entity is "equalizer_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized1\ is
  signal \FSM_sequential_state[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \^m_axi_gmem_bready\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_ready_t_i_1_n_3 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair200";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair200";
begin
  m_axi_gmem_BREADY <= \^m_axi_gmem_bready\;
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0038"
    )
        port map (
      I0 => \^m_axi_gmem_bready\,
      I1 => m_axi_gmem_BVALID,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_1__1_n_3\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__1_n_3\,
      Q => \state__0\(1),
      R => SR(0)
    );
\__3/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => m_axi_gmem_BVALID,
      O => \next__0\(0)
    );
s_ready_t_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC4F"
    )
        port map (
      I0 => m_axi_gmem_BVALID,
      I1 => \^m_axi_gmem_bready\,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => s_ready_t_i_1_n_3
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_3,
      Q => \^m_axi_gmem_bready\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized2\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    \data_p2_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized2\ : entity is "equalizer_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[32]_i_2_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_3\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair133";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair133";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => RREADY_Dummy,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_gmem_RVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => RREADY_Dummy,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[0]\,
      O => \data_p1[0]_i_1_n_3\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[10]\,
      O => \data_p1[10]_i_1__0_n_3\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[11]\,
      O => \data_p1[11]_i_1__0_n_3\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[12]\,
      O => \data_p1[12]_i_1__0_n_3\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[13]\,
      O => \data_p1[13]_i_1__0_n_3\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[14]\,
      O => \data_p1[14]_i_1__0_n_3\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[15]\,
      O => \data_p1[15]_i_1__0_n_3\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[16]\,
      O => \data_p1[16]_i_1__0_n_3\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[17]\,
      O => \data_p1[17]_i_1__0_n_3\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[18]\,
      O => \data_p1[18]_i_1__0_n_3\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[19]\,
      O => \data_p1[19]_i_1__0_n_3\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[1]\,
      O => \data_p1[1]_i_1_n_3\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[20]\,
      O => \data_p1[20]_i_1__0_n_3\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[21]\,
      O => \data_p1[21]_i_1__0_n_3\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[22]\,
      O => \data_p1[22]_i_1__0_n_3\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[23]\,
      O => \data_p1[23]_i_1__0_n_3\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[24]\,
      O => \data_p1[24]_i_1__0_n_3\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[25]\,
      O => \data_p1[25]_i_1__0_n_3\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[26]\,
      O => \data_p1[26]_i_1__0_n_3\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[27]\,
      O => \data_p1[27]_i_1__0_n_3\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[28]\,
      O => \data_p1[28]_i_1__0_n_3\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[29]\,
      O => \data_p1[29]_i_1__0_n_3\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[2]\,
      O => \data_p1[2]_i_1__0_n_3\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[30]\,
      O => \data_p1[30]_i_1__0_n_3\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[31]\,
      O => \data_p1[31]_i_1__0_n_3\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => RREADY_Dummy,
      I2 => \state__0\(0),
      I3 => m_axi_gmem_RVALID,
      O => load_p1
    );
\data_p1[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(32),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[32]\,
      O => \data_p1[32]_i_2_n_3\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[3]\,
      O => \data_p1[3]_i_1__0_n_3\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[4]\,
      O => \data_p1[4]_i_1__0_n_3\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[5]\,
      O => \data_p1[5]_i_1__0_n_3\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[6]\,
      O => \data_p1[6]_i_1__0_n_3\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[7]\,
      O => \data_p1[7]_i_1__0_n_3\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[8]\,
      O => \data_p1[8]_i_1__0_n_3\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[9]\,
      O => \data_p1[9]_i_1__0_n_3\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_3\,
      Q => \data_p1_reg[32]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_3\,
      Q => \data_p1_reg[32]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2_n_3\,
      Q => \data_p1_reg[32]_0\(32),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_3\,
      Q => \data_p1_reg[32]_0\(9),
      R => '0'
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_gmem_RVALID,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(0),
      Q => \data_p2_reg_n_3_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(10),
      Q => \data_p2_reg_n_3_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(11),
      Q => \data_p2_reg_n_3_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(12),
      Q => \data_p2_reg_n_3_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(13),
      Q => \data_p2_reg_n_3_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(14),
      Q => \data_p2_reg_n_3_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(15),
      Q => \data_p2_reg_n_3_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(16),
      Q => \data_p2_reg_n_3_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(17),
      Q => \data_p2_reg_n_3_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(18),
      Q => \data_p2_reg_n_3_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(19),
      Q => \data_p2_reg_n_3_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(1),
      Q => \data_p2_reg_n_3_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(20),
      Q => \data_p2_reg_n_3_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(21),
      Q => \data_p2_reg_n_3_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(22),
      Q => \data_p2_reg_n_3_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(23),
      Q => \data_p2_reg_n_3_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(24),
      Q => \data_p2_reg_n_3_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(25),
      Q => \data_p2_reg_n_3_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(26),
      Q => \data_p2_reg_n_3_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(27),
      Q => \data_p2_reg_n_3_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(28),
      Q => \data_p2_reg_n_3_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(29),
      Q => \data_p2_reg_n_3_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(2),
      Q => \data_p2_reg_n_3_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(30),
      Q => \data_p2_reg_n_3_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(31),
      Q => \data_p2_reg_n_3_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(32),
      Q => \data_p2_reg_n_3_[32]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(3),
      Q => \data_p2_reg_n_3_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(4),
      Q => \data_p2_reg_n_3_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(5),
      Q => \data_p2_reg_n_3_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(6),
      Q => \data_p2_reg_n_3_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(7),
      Q => \data_p2_reg_n_3_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(8),
      Q => \data_p2_reg_n_3_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(9),
      Q => \data_p2_reg_n_3_[9]\,
      R => '0'
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => RREADY_Dummy,
      O => push
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => \state__0\(1),
      I2 => RREADY_Dummy,
      I3 => \state__0\(0),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__1_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_3\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => RREADY_Dummy,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => m_axi_gmem_RVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1__0_n_3\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => state(1),
      I2 => \^q\(0),
      I3 => RREADY_Dummy,
      O => \state[1]_i_1__0_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl is
  port (
    full_n_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[64]_0\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \dout_reg[64]_1\ : out STD_LOGIC;
    \dout_reg[61]_0\ : in STD_LOGIC;
    \dout_reg[60]_0\ : in STD_LOGIC;
    \dout_reg[53]_0\ : in STD_LOGIC;
    \dout_reg[51]_0\ : in STD_LOGIC;
    \dout_reg[47]_0\ : in STD_LOGIC;
    \dout_reg[43]_0\ : in STD_LOGIC;
    \dout_reg[42]_0\ : in STD_LOGIC;
    \dout_reg[41]_0\ : in STD_LOGIC;
    \dout_reg[39]_0\ : in STD_LOGIC;
    \dout_reg[36]_0\ : in STD_LOGIC;
    \dout_reg[35]_0\ : in STD_LOGIC;
    \dout_reg[34]_0\ : in STD_LOGIC;
    \dout_reg[29]_0\ : in STD_LOGIC;
    \dout_reg[28]_0\ : in STD_LOGIC;
    \dout_reg[21]_0\ : in STD_LOGIC;
    \dout_reg[17]_0\ : in STD_LOGIC;
    \dout_reg[15]_0\ : in STD_LOGIC;
    \dout_reg[12]_0\ : in STD_LOGIC;
    \dout_reg[11]_0\ : in STD_LOGIC;
    \dout_reg[10]_0\ : in STD_LOGIC;
    \dout_reg[9]_0\ : in STD_LOGIC;
    \dout_reg[7]_0\ : in STD_LOGIC;
    \dout_reg[4]_0\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[1]_0\ : in STD_LOGIC;
    \dout_reg[2]_0\ : in STD_LOGIC;
    \dout_reg[3]_0\ : in STD_LOGIC;
    \dout_reg[5]_0\ : in STD_LOGIC;
    \dout_reg[6]_0\ : in STD_LOGIC;
    \dout_reg[8]_0\ : in STD_LOGIC;
    \dout_reg[13]_0\ : in STD_LOGIC;
    \dout_reg[14]_0\ : in STD_LOGIC;
    \dout_reg[16]_0\ : in STD_LOGIC;
    \dout_reg[18]_0\ : in STD_LOGIC;
    \dout_reg[19]_0\ : in STD_LOGIC;
    \dout_reg[20]_0\ : in STD_LOGIC;
    \dout_reg[22]_0\ : in STD_LOGIC;
    \dout_reg[23]_0\ : in STD_LOGIC;
    \dout_reg[24]_0\ : in STD_LOGIC;
    \dout_reg[25]_0\ : in STD_LOGIC;
    \dout_reg[26]_0\ : in STD_LOGIC;
    \dout_reg[27]_0\ : in STD_LOGIC;
    \dout_reg[30]_0\ : in STD_LOGIC;
    \dout_reg[31]_0\ : in STD_LOGIC;
    \dout_reg[32]_0\ : in STD_LOGIC;
    \dout_reg[33]_0\ : in STD_LOGIC;
    \dout_reg[37]_0\ : in STD_LOGIC;
    \dout_reg[38]_0\ : in STD_LOGIC;
    \dout_reg[40]_0\ : in STD_LOGIC;
    \dout_reg[44]_0\ : in STD_LOGIC;
    \dout_reg[45]_0\ : in STD_LOGIC;
    \dout_reg[46]_0\ : in STD_LOGIC;
    \dout_reg[48]_0\ : in STD_LOGIC;
    \dout_reg[49]_0\ : in STD_LOGIC;
    \dout_reg[50]_0\ : in STD_LOGIC;
    \dout_reg[52]_0\ : in STD_LOGIC;
    \dout_reg[54]_0\ : in STD_LOGIC;
    \dout_reg[55]_0\ : in STD_LOGIC;
    \dout_reg[56]_0\ : in STD_LOGIC;
    \dout_reg[57]_0\ : in STD_LOGIC;
    \dout_reg[58]_0\ : in STD_LOGIC;
    \dout_reg[59]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC;
    gmem_addr_2_reg_482 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_addr_1_reg_476 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_addr_reg_470 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[64]_2\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    rreq_valid : in STD_LOGIC;
    \dout_reg[64]_3\ : in STD_LOGIC;
    \dout_reg[64]_4\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl is
  signal \^ap_cs_fsm_reg[21]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal \^dout_reg[64]_0\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \^full_n_reg\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mem_reg[3][0]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][0]_srl4_i_3_n_3\ : STD_LOGIC;
  signal \mem_reg[3][0]_srl4_i_6_n_3\ : STD_LOGIC;
  signal \mem_reg[3][0]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][10]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][10]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][10]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][11]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][11]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][11]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][12]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][12]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][12]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][13]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][13]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][13]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][14]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][14]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][14]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][15]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][15]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][15]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][16]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][16]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][16]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][17]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][17]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][17]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][18]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][18]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][18]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][19]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][19]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][19]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][1]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][1]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][1]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][20]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][20]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][20]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][21]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][21]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][21]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][22]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][22]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][22]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][23]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][23]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][23]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][24]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][24]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][24]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][25]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][25]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][25]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][26]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][26]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][26]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][27]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][27]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][27]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][28]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][28]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][28]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][29]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][29]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][29]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][2]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][2]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][2]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][30]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][30]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][30]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][31]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][31]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][31]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][32]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][32]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][32]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][33]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][33]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][33]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][34]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][34]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][34]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][35]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][35]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][35]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][36]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][36]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][36]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][37]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][37]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][37]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][38]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][38]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][38]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][39]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][39]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][39]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][3]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][3]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][3]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][40]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][40]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][40]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][41]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][41]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][41]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][42]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][42]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][42]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][43]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][43]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][43]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][44]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][44]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][44]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][45]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][45]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][45]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][46]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][46]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][46]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][47]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][47]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][47]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][48]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][48]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][48]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][49]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][49]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][49]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][4]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][4]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][4]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][50]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][50]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][50]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][51]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][51]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][51]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][52]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][52]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][52]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][53]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][53]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][53]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][54]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][54]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][54]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][55]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][55]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][55]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][56]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][56]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][56]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][57]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][57]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][57]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][58]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][58]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][58]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][59]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][59]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][59]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][5]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][5]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][5]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][60]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][60]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][60]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][61]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][61]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][61]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][64]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][6]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][6]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][6]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][7]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][7]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][7]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][8]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][8]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][8]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][9]_srl4_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[3][9]_srl4_i_2_n_3\ : STD_LOGIC;
  signal \mem_reg[3][9]_srl4_n_3\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[3][0]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[3][0]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][0]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][10]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][10]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][10]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][11]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][11]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][11]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][12]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][12]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][12]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][13]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][13]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][13]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][14]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][14]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][14]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][15]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][15]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][16]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][16]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][16]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][17]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][17]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][17]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][18]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][18]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][18]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][19]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][19]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][19]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][1]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][1]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][1]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][20]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][20]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][20]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][21]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][21]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][21]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][22]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][22]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][22]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][23]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][23]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][23]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][24]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][24]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][24]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][25]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][25]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][25]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][26]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][26]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][26]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][27]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][27]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][27]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][28]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][28]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][28]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][29]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][29]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][29]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][2]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][2]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][2]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][30]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][30]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][30]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][31]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][31]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][31]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][32]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][32]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][32]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][33]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][33]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][33]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][34]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][34]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][34]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][35]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][35]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][35]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][36]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][36]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][36]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][37]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][37]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][37]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][38]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][38]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][38]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][39]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][39]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][39]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][3]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][3]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][3]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][40]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][40]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][40]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][41]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][41]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][41]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][42]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][42]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][42]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][43]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][43]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][43]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][44]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][44]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][44]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][45]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][45]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][45]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][46]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][46]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][47]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][47]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][47]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][48]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][48]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][48]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][49]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][49]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][49]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][4]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][4]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][4]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][50]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][50]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][50]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][51]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][51]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][51]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][52]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][52]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][52]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][53]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][53]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][53]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][54]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][54]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][54]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][55]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][55]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][55]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][56]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][56]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][56]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][57]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][57]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][57]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][58]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][58]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][58]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][59]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][59]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][59]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][5]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][5]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][5]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][60]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][60]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][61]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][61]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][61]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][64]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][64]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][64]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][6]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][6]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][6]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][7]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][7]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][7]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][8]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][8]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][8]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][9]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][9]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][9]_srl4 ";
begin
  \ap_CS_fsm_reg[21]\ <= \^ap_cs_fsm_reg[21]\;
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  \dout_reg[64]_0\(62 downto 0) <= \^dout_reg[64]_0\(62 downto 0);
  full_n_reg <= \^full_n_reg\;
  full_n_reg_0 <= \^full_n_reg_0\;
  pop <= \^pop\;
  push <= \^push\;
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]\,
      I1 => Q(1),
      O => \^full_n_reg_0\
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]\,
      I1 => Q(4),
      O => \^full_n_reg\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[13]\,
      O => \^ap_cs_fsm_reg[2]\
    );
\dout[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \dout_reg[0]_1\,
      I1 => tmp_valid_reg,
      I2 => ARREADY_Dummy,
      I3 => rreq_valid,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][0]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][10]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][11]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][12]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][13]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][14]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][15]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][16]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][17]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][18]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][19]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][1]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][20]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][21]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][22]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][23]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][24]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][25]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][26]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][27]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][28]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][29]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][2]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][30]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][31]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][32]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][33]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][34]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][35]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][36]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][37]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][38]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][39]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][3]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][40]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][41]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][42]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][43]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][44]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][45]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][46]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][47]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][48]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][49]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][4]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][50]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][51]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][52]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][53]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][54]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][55]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][56]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][57]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][58]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][59]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][5]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][60]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(60),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][61]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(61),
      R => SR(0)
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][64]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(62),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][6]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(6),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][7]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][8]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][9]_srl4_n_3\,
      Q => \^dout_reg[64]_0\(9),
      R => SR(0)
    );
\mem_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][0]_srl4_i_2_n_3\,
      Q => \mem_reg[3][0]_srl4_n_3\
    );
\mem_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD50000"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_3_n_3\,
      I1 => E(0),
      I2 => \^ap_cs_fsm_reg[21]\,
      I3 => \dout_reg[64]_2\,
      I4 => \ap_CS_fsm_reg[13]\,
      O => \^push\
    );
\mem_reg[3][0]_srl4_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I1 => \dout_reg[0]_0\,
      O => \mem_reg[3][0]_srl4_i_2_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg[13]\,
      I2 => Q(1),
      I3 => Q(0),
      O => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][0]_srl4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      O => \^ap_cs_fsm_reg[21]\
    );
\mem_reg[3][0]_srl4_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(0),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(0),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(0),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][0]_srl4_i_6_n_3\
    );
\mem_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][10]_srl4_i_1_n_3\,
      Q => \mem_reg[3][10]_srl4_n_3\
    );
\mem_reg[3][10]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][10]_srl4_i_2_n_3\,
      I1 => \dout_reg[10]_0\,
      O => \mem_reg[3][10]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][10]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(10),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(10),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(10),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][10]_srl4_i_2_n_3\
    );
\mem_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][11]_srl4_i_1_n_3\,
      Q => \mem_reg[3][11]_srl4_n_3\
    );
\mem_reg[3][11]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][11]_srl4_i_2_n_3\,
      I1 => \dout_reg[11]_0\,
      O => \mem_reg[3][11]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][11]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(11),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(11),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(11),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][11]_srl4_i_2_n_3\
    );
\mem_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][12]_srl4_i_1_n_3\,
      Q => \mem_reg[3][12]_srl4_n_3\
    );
\mem_reg[3][12]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][12]_srl4_i_2_n_3\,
      I1 => \dout_reg[12]_0\,
      O => \mem_reg[3][12]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][12]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(12),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(12),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(12),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][12]_srl4_i_2_n_3\
    );
\mem_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][13]_srl4_i_1_n_3\,
      Q => \mem_reg[3][13]_srl4_n_3\
    );
\mem_reg[3][13]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][13]_srl4_i_2_n_3\,
      I1 => \dout_reg[13]_0\,
      O => \mem_reg[3][13]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][13]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(13),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(13),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(13),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][13]_srl4_i_2_n_3\
    );
\mem_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][14]_srl4_i_1_n_3\,
      Q => \mem_reg[3][14]_srl4_n_3\
    );
\mem_reg[3][14]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][14]_srl4_i_2_n_3\,
      I1 => \dout_reg[14]_0\,
      O => \mem_reg[3][14]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][14]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(14),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(14),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(14),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][14]_srl4_i_2_n_3\
    );
\mem_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][15]_srl4_i_1_n_3\,
      Q => \mem_reg[3][15]_srl4_n_3\
    );
\mem_reg[3][15]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][15]_srl4_i_2_n_3\,
      I1 => \dout_reg[15]_0\,
      O => \mem_reg[3][15]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][15]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(15),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(15),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(15),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][15]_srl4_i_2_n_3\
    );
\mem_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][16]_srl4_i_1_n_3\,
      Q => \mem_reg[3][16]_srl4_n_3\
    );
\mem_reg[3][16]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][16]_srl4_i_2_n_3\,
      I1 => \dout_reg[16]_0\,
      O => \mem_reg[3][16]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][16]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(16),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(16),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(16),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][16]_srl4_i_2_n_3\
    );
\mem_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][17]_srl4_i_1_n_3\,
      Q => \mem_reg[3][17]_srl4_n_3\
    );
\mem_reg[3][17]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][17]_srl4_i_2_n_3\,
      I1 => \dout_reg[17]_0\,
      O => \mem_reg[3][17]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][17]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(17),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(17),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(17),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][17]_srl4_i_2_n_3\
    );
\mem_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][18]_srl4_i_1_n_3\,
      Q => \mem_reg[3][18]_srl4_n_3\
    );
\mem_reg[3][18]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][18]_srl4_i_2_n_3\,
      I1 => \dout_reg[18]_0\,
      O => \mem_reg[3][18]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][18]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(18),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(18),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(18),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][18]_srl4_i_2_n_3\
    );
\mem_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][19]_srl4_i_1_n_3\,
      Q => \mem_reg[3][19]_srl4_n_3\
    );
\mem_reg[3][19]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][19]_srl4_i_2_n_3\,
      I1 => \dout_reg[19]_0\,
      O => \mem_reg[3][19]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][19]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(19),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(19),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(19),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][19]_srl4_i_2_n_3\
    );
\mem_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][1]_srl4_i_1_n_3\,
      Q => \mem_reg[3][1]_srl4_n_3\
    );
\mem_reg[3][1]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][1]_srl4_i_2_n_3\,
      I1 => \dout_reg[1]_0\,
      O => \mem_reg[3][1]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][1]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(1),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(1),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(1),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][1]_srl4_i_2_n_3\
    );
\mem_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][20]_srl4_i_1_n_3\,
      Q => \mem_reg[3][20]_srl4_n_3\
    );
\mem_reg[3][20]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][20]_srl4_i_2_n_3\,
      I1 => \dout_reg[20]_0\,
      O => \mem_reg[3][20]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][20]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(20),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(20),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(20),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][20]_srl4_i_2_n_3\
    );
\mem_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][21]_srl4_i_1_n_3\,
      Q => \mem_reg[3][21]_srl4_n_3\
    );
\mem_reg[3][21]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][21]_srl4_i_2_n_3\,
      I1 => \dout_reg[21]_0\,
      O => \mem_reg[3][21]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][21]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(21),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(21),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(21),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][21]_srl4_i_2_n_3\
    );
\mem_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][22]_srl4_i_1_n_3\,
      Q => \mem_reg[3][22]_srl4_n_3\
    );
\mem_reg[3][22]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][22]_srl4_i_2_n_3\,
      I1 => \dout_reg[22]_0\,
      O => \mem_reg[3][22]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][22]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(22),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(22),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(22),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][22]_srl4_i_2_n_3\
    );
\mem_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][23]_srl4_i_1_n_3\,
      Q => \mem_reg[3][23]_srl4_n_3\
    );
\mem_reg[3][23]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][23]_srl4_i_2_n_3\,
      I1 => \dout_reg[23]_0\,
      O => \mem_reg[3][23]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][23]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(23),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(23),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(23),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][23]_srl4_i_2_n_3\
    );
\mem_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][24]_srl4_i_1_n_3\,
      Q => \mem_reg[3][24]_srl4_n_3\
    );
\mem_reg[3][24]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][24]_srl4_i_2_n_3\,
      I1 => \dout_reg[24]_0\,
      O => \mem_reg[3][24]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][24]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(24),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(24),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(24),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][24]_srl4_i_2_n_3\
    );
\mem_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][25]_srl4_i_1_n_3\,
      Q => \mem_reg[3][25]_srl4_n_3\
    );
\mem_reg[3][25]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][25]_srl4_i_2_n_3\,
      I1 => \dout_reg[25]_0\,
      O => \mem_reg[3][25]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][25]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(25),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(25),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(25),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][25]_srl4_i_2_n_3\
    );
\mem_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][26]_srl4_i_1_n_3\,
      Q => \mem_reg[3][26]_srl4_n_3\
    );
\mem_reg[3][26]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][26]_srl4_i_2_n_3\,
      I1 => \dout_reg[26]_0\,
      O => \mem_reg[3][26]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][26]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(26),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(26),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(26),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][26]_srl4_i_2_n_3\
    );
\mem_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][27]_srl4_i_1_n_3\,
      Q => \mem_reg[3][27]_srl4_n_3\
    );
\mem_reg[3][27]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][27]_srl4_i_2_n_3\,
      I1 => \dout_reg[27]_0\,
      O => \mem_reg[3][27]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][27]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(27),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(27),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(27),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][27]_srl4_i_2_n_3\
    );
\mem_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][28]_srl4_i_1_n_3\,
      Q => \mem_reg[3][28]_srl4_n_3\
    );
\mem_reg[3][28]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][28]_srl4_i_2_n_3\,
      I1 => \dout_reg[28]_0\,
      O => \mem_reg[3][28]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][28]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(28),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(28),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(28),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][28]_srl4_i_2_n_3\
    );
\mem_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][29]_srl4_i_1_n_3\,
      Q => \mem_reg[3][29]_srl4_n_3\
    );
\mem_reg[3][29]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][29]_srl4_i_2_n_3\,
      I1 => \dout_reg[29]_0\,
      O => \mem_reg[3][29]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][29]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(29),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(29),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(29),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][29]_srl4_i_2_n_3\
    );
\mem_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][2]_srl4_i_1_n_3\,
      Q => \mem_reg[3][2]_srl4_n_3\
    );
\mem_reg[3][2]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][2]_srl4_i_2_n_3\,
      I1 => \dout_reg[2]_0\,
      O => \mem_reg[3][2]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][2]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(2),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(2),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(2),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][2]_srl4_i_2_n_3\
    );
\mem_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][30]_srl4_i_1_n_3\,
      Q => \mem_reg[3][30]_srl4_n_3\
    );
\mem_reg[3][30]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][30]_srl4_i_2_n_3\,
      I1 => \dout_reg[30]_0\,
      O => \mem_reg[3][30]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][30]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(30),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(30),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(30),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][30]_srl4_i_2_n_3\
    );
\mem_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][31]_srl4_i_1_n_3\,
      Q => \mem_reg[3][31]_srl4_n_3\
    );
\mem_reg[3][31]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][31]_srl4_i_2_n_3\,
      I1 => \dout_reg[31]_0\,
      O => \mem_reg[3][31]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][31]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(31),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(31),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(31),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][31]_srl4_i_2_n_3\
    );
\mem_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][32]_srl4_i_1_n_3\,
      Q => \mem_reg[3][32]_srl4_n_3\
    );
\mem_reg[3][32]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][32]_srl4_i_2_n_3\,
      I1 => \dout_reg[32]_0\,
      O => \mem_reg[3][32]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][32]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(32),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(32),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(32),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][32]_srl4_i_2_n_3\
    );
\mem_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][33]_srl4_i_1_n_3\,
      Q => \mem_reg[3][33]_srl4_n_3\
    );
\mem_reg[3][33]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][33]_srl4_i_2_n_3\,
      I1 => \dout_reg[33]_0\,
      O => \mem_reg[3][33]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][33]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(33),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(33),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(33),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][33]_srl4_i_2_n_3\
    );
\mem_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][34]_srl4_i_1_n_3\,
      Q => \mem_reg[3][34]_srl4_n_3\
    );
\mem_reg[3][34]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][34]_srl4_i_2_n_3\,
      I1 => \dout_reg[34]_0\,
      O => \mem_reg[3][34]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][34]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(34),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(34),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(34),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][34]_srl4_i_2_n_3\
    );
\mem_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][35]_srl4_i_1_n_3\,
      Q => \mem_reg[3][35]_srl4_n_3\
    );
\mem_reg[3][35]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][35]_srl4_i_2_n_3\,
      I1 => \dout_reg[35]_0\,
      O => \mem_reg[3][35]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][35]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(35),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(35),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(35),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][35]_srl4_i_2_n_3\
    );
\mem_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][36]_srl4_i_1_n_3\,
      Q => \mem_reg[3][36]_srl4_n_3\
    );
\mem_reg[3][36]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][36]_srl4_i_2_n_3\,
      I1 => \dout_reg[36]_0\,
      O => \mem_reg[3][36]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][36]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(36),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(36),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(36),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][36]_srl4_i_2_n_3\
    );
\mem_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][37]_srl4_i_1_n_3\,
      Q => \mem_reg[3][37]_srl4_n_3\
    );
\mem_reg[3][37]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][37]_srl4_i_2_n_3\,
      I1 => \dout_reg[37]_0\,
      O => \mem_reg[3][37]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][37]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(37),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(37),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(37),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][37]_srl4_i_2_n_3\
    );
\mem_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][38]_srl4_i_1_n_3\,
      Q => \mem_reg[3][38]_srl4_n_3\
    );
\mem_reg[3][38]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][38]_srl4_i_2_n_3\,
      I1 => \dout_reg[38]_0\,
      O => \mem_reg[3][38]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][38]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(38),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(38),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(38),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][38]_srl4_i_2_n_3\
    );
\mem_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][39]_srl4_i_1_n_3\,
      Q => \mem_reg[3][39]_srl4_n_3\
    );
\mem_reg[3][39]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][39]_srl4_i_2_n_3\,
      I1 => \dout_reg[39]_0\,
      O => \mem_reg[3][39]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][39]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(39),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(39),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(39),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][39]_srl4_i_2_n_3\
    );
\mem_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][3]_srl4_i_1_n_3\,
      Q => \mem_reg[3][3]_srl4_n_3\
    );
\mem_reg[3][3]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][3]_srl4_i_2_n_3\,
      I1 => \dout_reg[3]_0\,
      O => \mem_reg[3][3]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][3]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(3),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(3),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(3),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][3]_srl4_i_2_n_3\
    );
\mem_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][40]_srl4_i_1_n_3\,
      Q => \mem_reg[3][40]_srl4_n_3\
    );
\mem_reg[3][40]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][40]_srl4_i_2_n_3\,
      I1 => \dout_reg[40]_0\,
      O => \mem_reg[3][40]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][40]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(40),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(40),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(40),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][40]_srl4_i_2_n_3\
    );
\mem_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][41]_srl4_i_1_n_3\,
      Q => \mem_reg[3][41]_srl4_n_3\
    );
\mem_reg[3][41]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][41]_srl4_i_2_n_3\,
      I1 => \dout_reg[41]_0\,
      O => \mem_reg[3][41]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][41]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(41),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(41),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(41),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][41]_srl4_i_2_n_3\
    );
\mem_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][42]_srl4_i_1_n_3\,
      Q => \mem_reg[3][42]_srl4_n_3\
    );
\mem_reg[3][42]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][42]_srl4_i_2_n_3\,
      I1 => \dout_reg[42]_0\,
      O => \mem_reg[3][42]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][42]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(42),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(42),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(42),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][42]_srl4_i_2_n_3\
    );
\mem_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][43]_srl4_i_1_n_3\,
      Q => \mem_reg[3][43]_srl4_n_3\
    );
\mem_reg[3][43]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][43]_srl4_i_2_n_3\,
      I1 => \dout_reg[43]_0\,
      O => \mem_reg[3][43]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][43]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(43),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(43),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(43),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][43]_srl4_i_2_n_3\
    );
\mem_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][44]_srl4_i_1_n_3\,
      Q => \mem_reg[3][44]_srl4_n_3\
    );
\mem_reg[3][44]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][44]_srl4_i_2_n_3\,
      I1 => \dout_reg[44]_0\,
      O => \mem_reg[3][44]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][44]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(44),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(44),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(44),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][44]_srl4_i_2_n_3\
    );
\mem_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][45]_srl4_i_1_n_3\,
      Q => \mem_reg[3][45]_srl4_n_3\
    );
\mem_reg[3][45]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][45]_srl4_i_2_n_3\,
      I1 => \dout_reg[45]_0\,
      O => \mem_reg[3][45]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][45]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(45),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(45),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(45),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][45]_srl4_i_2_n_3\
    );
\mem_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][46]_srl4_i_1_n_3\,
      Q => \mem_reg[3][46]_srl4_n_3\
    );
\mem_reg[3][46]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][46]_srl4_i_2_n_3\,
      I1 => \dout_reg[46]_0\,
      O => \mem_reg[3][46]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][46]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(46),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(46),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(46),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][46]_srl4_i_2_n_3\
    );
\mem_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][47]_srl4_i_1_n_3\,
      Q => \mem_reg[3][47]_srl4_n_3\
    );
\mem_reg[3][47]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][47]_srl4_i_2_n_3\,
      I1 => \dout_reg[47]_0\,
      O => \mem_reg[3][47]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][47]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(47),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(47),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(47),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][47]_srl4_i_2_n_3\
    );
\mem_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][48]_srl4_i_1_n_3\,
      Q => \mem_reg[3][48]_srl4_n_3\
    );
\mem_reg[3][48]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][48]_srl4_i_2_n_3\,
      I1 => \dout_reg[48]_0\,
      O => \mem_reg[3][48]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][48]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(48),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(48),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(48),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][48]_srl4_i_2_n_3\
    );
\mem_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][49]_srl4_i_1_n_3\,
      Q => \mem_reg[3][49]_srl4_n_3\
    );
\mem_reg[3][49]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][49]_srl4_i_2_n_3\,
      I1 => \dout_reg[49]_0\,
      O => \mem_reg[3][49]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][49]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(49),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(49),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(49),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][49]_srl4_i_2_n_3\
    );
\mem_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][4]_srl4_i_1_n_3\,
      Q => \mem_reg[3][4]_srl4_n_3\
    );
\mem_reg[3][4]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][4]_srl4_i_2_n_3\,
      I1 => \dout_reg[4]_0\,
      O => \mem_reg[3][4]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][4]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(4),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(4),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(4),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][4]_srl4_i_2_n_3\
    );
\mem_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][50]_srl4_i_1_n_3\,
      Q => \mem_reg[3][50]_srl4_n_3\
    );
\mem_reg[3][50]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][50]_srl4_i_2_n_3\,
      I1 => \dout_reg[50]_0\,
      O => \mem_reg[3][50]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][50]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(50),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(50),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(50),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][50]_srl4_i_2_n_3\
    );
\mem_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][51]_srl4_i_1_n_3\,
      Q => \mem_reg[3][51]_srl4_n_3\
    );
\mem_reg[3][51]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][51]_srl4_i_2_n_3\,
      I1 => \dout_reg[51]_0\,
      O => \mem_reg[3][51]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][51]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(51),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(51),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(51),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][51]_srl4_i_2_n_3\
    );
\mem_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][52]_srl4_i_1_n_3\,
      Q => \mem_reg[3][52]_srl4_n_3\
    );
\mem_reg[3][52]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][52]_srl4_i_2_n_3\,
      I1 => \dout_reg[52]_0\,
      O => \mem_reg[3][52]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][52]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(52),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(52),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(52),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][52]_srl4_i_2_n_3\
    );
\mem_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][53]_srl4_i_1_n_3\,
      Q => \mem_reg[3][53]_srl4_n_3\
    );
\mem_reg[3][53]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][53]_srl4_i_2_n_3\,
      I1 => \dout_reg[53]_0\,
      O => \mem_reg[3][53]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][53]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(53),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(53),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(53),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][53]_srl4_i_2_n_3\
    );
\mem_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][54]_srl4_i_1_n_3\,
      Q => \mem_reg[3][54]_srl4_n_3\
    );
\mem_reg[3][54]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][54]_srl4_i_2_n_3\,
      I1 => \dout_reg[54]_0\,
      O => \mem_reg[3][54]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][54]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(54),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(54),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(54),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][54]_srl4_i_2_n_3\
    );
\mem_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][55]_srl4_i_1_n_3\,
      Q => \mem_reg[3][55]_srl4_n_3\
    );
\mem_reg[3][55]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][55]_srl4_i_2_n_3\,
      I1 => \dout_reg[55]_0\,
      O => \mem_reg[3][55]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][55]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(55),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(55),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(55),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][55]_srl4_i_2_n_3\
    );
\mem_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][56]_srl4_i_1_n_3\,
      Q => \mem_reg[3][56]_srl4_n_3\
    );
\mem_reg[3][56]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][56]_srl4_i_2_n_3\,
      I1 => \dout_reg[56]_0\,
      O => \mem_reg[3][56]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][56]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(56),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(56),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(56),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][56]_srl4_i_2_n_3\
    );
\mem_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][57]_srl4_i_1_n_3\,
      Q => \mem_reg[3][57]_srl4_n_3\
    );
\mem_reg[3][57]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][57]_srl4_i_2_n_3\,
      I1 => \dout_reg[57]_0\,
      O => \mem_reg[3][57]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][57]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(57),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(57),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(57),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][57]_srl4_i_2_n_3\
    );
\mem_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][58]_srl4_i_1_n_3\,
      Q => \mem_reg[3][58]_srl4_n_3\
    );
\mem_reg[3][58]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][58]_srl4_i_2_n_3\,
      I1 => \dout_reg[58]_0\,
      O => \mem_reg[3][58]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][58]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(58),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(58),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(58),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][58]_srl4_i_2_n_3\
    );
\mem_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][59]_srl4_i_1_n_3\,
      Q => \mem_reg[3][59]_srl4_n_3\
    );
\mem_reg[3][59]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][59]_srl4_i_2_n_3\,
      I1 => \dout_reg[59]_0\,
      O => \mem_reg[3][59]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][59]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(59),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(59),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(59),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][59]_srl4_i_2_n_3\
    );
\mem_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][5]_srl4_i_1_n_3\,
      Q => \mem_reg[3][5]_srl4_n_3\
    );
\mem_reg[3][5]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][5]_srl4_i_2_n_3\,
      I1 => \dout_reg[5]_0\,
      O => \mem_reg[3][5]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][5]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(5),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(5),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(5),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][5]_srl4_i_2_n_3\
    );
\mem_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][60]_srl4_i_1_n_3\,
      Q => \mem_reg[3][60]_srl4_n_3\
    );
\mem_reg[3][60]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][60]_srl4_i_2_n_3\,
      I1 => \dout_reg[60]_0\,
      O => \mem_reg[3][60]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][60]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(60),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(60),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(60),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][60]_srl4_i_2_n_3\
    );
\mem_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][61]_srl4_i_1_n_3\,
      Q => \mem_reg[3][61]_srl4_n_3\
    );
\mem_reg[3][61]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][61]_srl4_i_2_n_3\,
      I1 => \dout_reg[61]_0\,
      O => \mem_reg[3][61]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][61]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(61),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(61),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(61),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][61]_srl4_i_2_n_3\
    );
\mem_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[3][64]_srl4_n_3\
    );
\mem_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][6]_srl4_i_1_n_3\,
      Q => \mem_reg[3][6]_srl4_n_3\
    );
\mem_reg[3][6]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][6]_srl4_i_2_n_3\,
      I1 => \dout_reg[6]_0\,
      O => \mem_reg[3][6]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][6]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(6),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(6),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(6),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][6]_srl4_i_2_n_3\
    );
\mem_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][7]_srl4_i_1_n_3\,
      Q => \mem_reg[3][7]_srl4_n_3\
    );
\mem_reg[3][7]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][7]_srl4_i_2_n_3\,
      I1 => \dout_reg[7]_0\,
      O => \mem_reg[3][7]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][7]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(7),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(7),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(7),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][7]_srl4_i_2_n_3\
    );
\mem_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][8]_srl4_i_1_n_3\,
      Q => \mem_reg[3][8]_srl4_n_3\
    );
\mem_reg[3][8]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][8]_srl4_i_2_n_3\,
      I1 => \dout_reg[8]_0\,
      O => \mem_reg[3][8]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][8]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(8),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(8),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(8),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][8]_srl4_i_2_n_3\
    );
\mem_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[3][9]_srl4_i_1_n_3\,
      Q => \mem_reg[3][9]_srl4_n_3\
    );
\mem_reg[3][9]_srl4_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[3][9]_srl4_i_2_n_3\,
      I1 => \dout_reg[9]_0\,
      O => \mem_reg[3][9]_srl4_i_1_n_3\,
      S => \mem_reg[3][0]_srl4_i_3_n_3\
    );
\mem_reg[3][9]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => gmem_addr_2_reg_482(9),
      I1 => \^full_n_reg\,
      I2 => gmem_addr_1_reg_476(9),
      I3 => \^full_n_reg_0\,
      I4 => gmem_addr_reg_470(9),
      I5 => \^ap_cs_fsm_reg[2]\,
      O => \mem_reg[3][9]_srl4_i_2_n_3\
    );
tmp_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[64]_0\(62),
      O => S(0)
    );
tmp_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^dout_reg[64]_0\(62),
      I1 => rreq_valid,
      I2 => ARREADY_Dummy,
      I3 => tmp_valid_reg,
      O => \dout_reg[64]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl__parameterized0\ is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]_0\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RREADY_Dummy : in STD_LOGIC;
    \dout_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    burst_valid : in STD_LOGIC;
    \dout_reg[0]_3\ : in STD_LOGIC;
    \state[1]_i_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \state[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_reg[0]_4\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \dout_reg[0]_5\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \dout_reg[0]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl__parameterized0\ : entity is "equalizer_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl__parameterized0\ is
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal ar2r_info : STD_LOGIC;
  signal last_burst : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_3\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^sect_len_buf_reg[4]\ : STD_LOGIC;
  signal \^sect_len_buf_reg[7]\ : STD_LOGIC;
  signal \^sect_len_buf_reg[7]_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
  pop <= \^pop\;
  \sect_len_buf_reg[4]\ <= \^sect_len_buf_reg[4]\;
  \sect_len_buf_reg[7]\ <= \^sect_len_buf_reg[7]\;
  \sect_len_buf_reg[7]_0\ <= \^sect_len_buf_reg[7]_0\;
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sect_len_buf_reg[7]_0\,
      I1 => \^sect_len_buf_reg[4]\,
      O => \^sect_len_buf_reg[7]\
    );
\could_multi_bursts.arlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \state[1]_i_2\(3),
      I1 => \state[1]_i_2_0\(3),
      I2 => \state[1]_i_2_0\(4),
      I3 => \state[1]_i_2\(4),
      I4 => \state[1]_i_2_0\(5),
      I5 => \state[1]_i_2\(5),
      O => \^sect_len_buf_reg[7]_0\
    );
\could_multi_bursts.arlen_buf[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \state[1]_i_2\(0),
      I1 => \state[1]_i_2_0\(0),
      I2 => \state[1]_i_2_0\(1),
      I3 => \state[1]_i_2\(1),
      I4 => \state[1]_i_2_0\(2),
      I5 => \state[1]_i_2\(2),
      O => \^sect_len_buf_reg[4]\
    );
\dout[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \dout_reg[0]_1\(0),
      I2 => RREADY_Dummy,
      I3 => \dout_reg[0]_2\(0),
      I4 => burst_valid,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][0]_srl15_n_3\,
      Q => last_burst,
      R => \^ap_rst_n_0\
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => ar2r_info,
      Q => \mem_reg[14][0]_srl15_n_3\
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008080"
    )
        port map (
      I0 => \dout_reg[0]_4\,
      I1 => fifo_rctl_ready,
      I2 => \dout_reg[0]_5\,
      I3 => m_axi_gmem_ARREADY,
      I4 => \dout_reg[0]_6\,
      O => push
    );
\mem_reg[14][0]_srl15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_reg[0]_3\,
      I1 => \^sect_len_buf_reg[7]\,
      O => ar2r_info
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dout_reg[0]_1\(0),
      I1 => last_burst,
      I2 => burst_valid,
      O => din(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    highfreq_shift_reg_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/highfreq_shift_reg_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => highfreq_shift_reg_d0(15 downto 0),
      DIBDI(15 downto 0) => highfreq_shift_reg_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => ram_reg_0(15 downto 0),
      DOBDO(15 downto 0) => ram_reg_0(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1,
      ENBWREN => WEBWE(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_0 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_0 : entity is "equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_0 is
  signal lowfreq_shift_reg_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/lowfreq_shift_reg_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
  ram_reg_0(31 downto 0) <= \^ram_reg_0\(31 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => lowfreq_shift_reg_d0(15 downto 0),
      DIBDI(15 downto 0) => lowfreq_shift_reg_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^ram_reg_0\(15 downto 0),
      DOBDO(15 downto 0) => \^ram_reg_0\(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1,
      ENBWREN => WEBWE(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(15),
      O => lowfreq_shift_reg_d0(15)
    );
ram_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(14),
      O => lowfreq_shift_reg_d0(14)
    );
ram_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(13),
      O => lowfreq_shift_reg_d0(13)
    );
ram_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(12),
      O => lowfreq_shift_reg_d0(12)
    );
ram_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(11),
      O => lowfreq_shift_reg_d0(11)
    );
ram_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(10),
      O => lowfreq_shift_reg_d0(10)
    );
ram_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(9),
      O => lowfreq_shift_reg_d0(9)
    );
ram_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(8),
      O => lowfreq_shift_reg_d0(8)
    );
ram_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(7),
      O => lowfreq_shift_reg_d0(7)
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(6),
      O => lowfreq_shift_reg_d0(6)
    );
ram_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(5),
      O => lowfreq_shift_reg_d0(5)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(4),
      O => lowfreq_shift_reg_d0(4)
    );
ram_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(3),
      O => lowfreq_shift_reg_d0(3)
    );
ram_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(2),
      O => lowfreq_shift_reg_d0(2)
    );
ram_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(1),
      O => lowfreq_shift_reg_d0(1)
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(0),
      O => lowfreq_shift_reg_d0(0)
    );
ram_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(31),
      O => lowfreq_shift_reg_d0(31)
    );
ram_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(30),
      O => lowfreq_shift_reg_d0(30)
    );
ram_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(29),
      O => lowfreq_shift_reg_d0(29)
    );
ram_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(28),
      O => lowfreq_shift_reg_d0(28)
    );
ram_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(27),
      O => lowfreq_shift_reg_d0(27)
    );
ram_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(26),
      O => lowfreq_shift_reg_d0(26)
    );
ram_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(25),
      O => lowfreq_shift_reg_d0(25)
    );
ram_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(24),
      O => lowfreq_shift_reg_d0(24)
    );
ram_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(23),
      O => lowfreq_shift_reg_d0(23)
    );
ram_reg_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(22),
      O => lowfreq_shift_reg_d0(22)
    );
ram_reg_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(21),
      O => lowfreq_shift_reg_d0(21)
    );
ram_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(20),
      O => lowfreq_shift_reg_d0(20)
    );
ram_reg_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(19),
      O => lowfreq_shift_reg_d0(19)
    );
ram_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(18),
      O => lowfreq_shift_reg_d0(18)
    );
ram_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(17),
      O => lowfreq_shift_reg_d0(17)
    );
ram_reg_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(16),
      O => lowfreq_shift_reg_d0(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_1 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    midfreq_shift_reg_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_1 : entity is "equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_1 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/midfreq_shift_reg_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => midfreq_shift_reg_d0(15 downto 0),
      DIBDI(15 downto 0) => midfreq_shift_reg_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => ram_reg_0(15 downto 0),
      DOBDO(15 downto 0) => ram_reg_0(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1,
      ENBWREN => WEBWE(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1 is
  port (
    dout_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1 is
  signal \dout_reg[16]__0_n_3\ : STD_LOGIC;
  signal dout_reg_n_100 : STD_LOGIC;
  signal dout_reg_n_101 : STD_LOGIC;
  signal dout_reg_n_102 : STD_LOGIC;
  signal dout_reg_n_103 : STD_LOGIC;
  signal dout_reg_n_104 : STD_LOGIC;
  signal dout_reg_n_105 : STD_LOGIC;
  signal dout_reg_n_106 : STD_LOGIC;
  signal dout_reg_n_107 : STD_LOGIC;
  signal dout_reg_n_108 : STD_LOGIC;
  signal dout_reg_n_61 : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal dout_reg_n_95 : STD_LOGIC;
  signal dout_reg_n_96 : STD_LOGIC;
  signal dout_reg_n_97 : STD_LOGIC;
  signal dout_reg_n_98 : STD_LOGIC;
  signal dout_reg_n_99 : STD_LOGIC;
  signal \mul_ln49_reg_493[19]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[19]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[19]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[23]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[23]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[23]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[23]_i_5_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[27]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[27]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[27]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[27]_i_5_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[31]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[31]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[31]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493[31]_i_5_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln49_reg_493_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_156\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln49_reg_493_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln49_reg_493_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln49_reg_493_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln49_reg_493_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln49_reg_493_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => D(31),
      B(16) => D(31),
      B(15) => D(31),
      B(14 downto 0) => D(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_61,
      P(46) => dout_reg_n_62,
      P(45) => dout_reg_n_63,
      P(44) => dout_reg_n_64,
      P(43) => dout_reg_n_65,
      P(42) => dout_reg_n_66,
      P(41) => dout_reg_n_67,
      P(40) => dout_reg_n_68,
      P(39) => dout_reg_n_69,
      P(38) => dout_reg_n_70,
      P(37) => dout_reg_n_71,
      P(36) => dout_reg_n_72,
      P(35) => dout_reg_n_73,
      P(34) => dout_reg_n_74,
      P(33) => dout_reg_n_75,
      P(32) => dout_reg_n_76,
      P(31) => dout_reg_n_77,
      P(30) => dout_reg_n_78,
      P(29) => dout_reg_n_79,
      P(28) => dout_reg_n_80,
      P(27) => dout_reg_n_81,
      P(26) => dout_reg_n_82,
      P(25) => dout_reg_n_83,
      P(24) => dout_reg_n_84,
      P(23) => dout_reg_n_85,
      P(22) => dout_reg_n_86,
      P(21) => dout_reg_n_87,
      P(20) => dout_reg_n_88,
      P(19) => dout_reg_n_89,
      P(18) => dout_reg_n_90,
      P(17) => dout_reg_n_91,
      P(16) => dout_reg_n_92,
      P(15) => dout_reg_n_93,
      P(14) => dout_reg_n_94,
      P(13) => dout_reg_n_95,
      P(12) => dout_reg_n_96,
      P(11) => dout_reg_n_97,
      P(10) => dout_reg_n_98,
      P(9) => dout_reg_n_99,
      P(8) => dout_reg_n_100,
      P(7) => dout_reg_n_101,
      P(6) => dout_reg_n_102,
      P(5) => dout_reg_n_103,
      P(4) => dout_reg_n_104,
      P(3) => dout_reg_n_105,
      P(2) => dout_reg_n_106,
      P(1) => dout_reg_n_107,
      P(0) => dout_reg_n_108,
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_109\,
      PCIN(46) => \tmp_product__0_n_110\,
      PCIN(45) => \tmp_product__0_n_111\,
      PCIN(44) => \tmp_product__0_n_112\,
      PCIN(43) => \tmp_product__0_n_113\,
      PCIN(42) => \tmp_product__0_n_114\,
      PCIN(41) => \tmp_product__0_n_115\,
      PCIN(40) => \tmp_product__0_n_116\,
      PCIN(39) => \tmp_product__0_n_117\,
      PCIN(38) => \tmp_product__0_n_118\,
      PCIN(37) => \tmp_product__0_n_119\,
      PCIN(36) => \tmp_product__0_n_120\,
      PCIN(35) => \tmp_product__0_n_121\,
      PCIN(34) => \tmp_product__0_n_122\,
      PCIN(33) => \tmp_product__0_n_123\,
      PCIN(32) => \tmp_product__0_n_124\,
      PCIN(31) => \tmp_product__0_n_125\,
      PCIN(30) => \tmp_product__0_n_126\,
      PCIN(29) => \tmp_product__0_n_127\,
      PCIN(28) => \tmp_product__0_n_128\,
      PCIN(27) => \tmp_product__0_n_129\,
      PCIN(26) => \tmp_product__0_n_130\,
      PCIN(25) => \tmp_product__0_n_131\,
      PCIN(24) => \tmp_product__0_n_132\,
      PCIN(23) => \tmp_product__0_n_133\,
      PCIN(22) => \tmp_product__0_n_134\,
      PCIN(21) => \tmp_product__0_n_135\,
      PCIN(20) => \tmp_product__0_n_136\,
      PCIN(19) => \tmp_product__0_n_137\,
      PCIN(18) => \tmp_product__0_n_138\,
      PCIN(17) => \tmp_product__0_n_139\,
      PCIN(16) => \tmp_product__0_n_140\,
      PCIN(15) => \tmp_product__0_n_141\,
      PCIN(14) => \tmp_product__0_n_142\,
      PCIN(13) => \tmp_product__0_n_143\,
      PCIN(12) => \tmp_product__0_n_144\,
      PCIN(11) => \tmp_product__0_n_145\,
      PCIN(10) => \tmp_product__0_n_146\,
      PCIN(9) => \tmp_product__0_n_147\,
      PCIN(8) => \tmp_product__0_n_148\,
      PCIN(7) => \tmp_product__0_n_149\,
      PCIN(6) => \tmp_product__0_n_150\,
      PCIN(5) => \tmp_product__0_n_151\,
      PCIN(4) => \tmp_product__0_n_152\,
      PCIN(3) => \tmp_product__0_n_153\,
      PCIN(2) => \tmp_product__0_n_154\,
      PCIN(1) => \tmp_product__0_n_155\,
      PCIN(0) => \tmp_product__0_n_156\,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_108\,
      Q => dout_reg_0(0),
      R => '0'
    );
\dout_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_98\,
      Q => dout_reg_0(10),
      R => '0'
    );
\dout_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_97\,
      Q => dout_reg_0(11),
      R => '0'
    );
\dout_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_96\,
      Q => dout_reg_0(12),
      R => '0'
    );
\dout_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_95\,
      Q => dout_reg_0(13),
      R => '0'
    );
\dout_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_94\,
      Q => dout_reg_0(14),
      R => '0'
    );
\dout_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_93\,
      Q => dout_reg_0(15),
      R => '0'
    );
\dout_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_92\,
      Q => \dout_reg[16]__0_n_3\,
      R => '0'
    );
\dout_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_107\,
      Q => dout_reg_0(1),
      R => '0'
    );
\dout_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_106\,
      Q => dout_reg_0(2),
      R => '0'
    );
\dout_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_105\,
      Q => dout_reg_0(3),
      R => '0'
    );
\dout_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_104\,
      Q => dout_reg_0(4),
      R => '0'
    );
\dout_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_103\,
      Q => dout_reg_0(5),
      R => '0'
    );
\dout_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_102\,
      Q => dout_reg_0(6),
      R => '0'
    );
\dout_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_101\,
      Q => dout_reg_0(7),
      R => '0'
    );
\dout_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_100\,
      Q => dout_reg_0(8),
      R => '0'
    );
\dout_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_99\,
      Q => dout_reg_0(9),
      R => '0'
    );
\mul_ln49_reg_493[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_106,
      I1 => tmp_product_n_106,
      O => \mul_ln49_reg_493[19]_i_2_n_3\
    );
\mul_ln49_reg_493[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_107,
      I1 => tmp_product_n_107,
      O => \mul_ln49_reg_493[19]_i_3_n_3\
    );
\mul_ln49_reg_493[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_108,
      I1 => tmp_product_n_108,
      O => \mul_ln49_reg_493[19]_i_4_n_3\
    );
\mul_ln49_reg_493[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln49_reg_493[23]_i_2_n_3\
    );
\mul_ln49_reg_493[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln49_reg_493[23]_i_3_n_3\
    );
\mul_ln49_reg_493[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln49_reg_493[23]_i_4_n_3\
    );
\mul_ln49_reg_493[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln49_reg_493[23]_i_5_n_3\
    );
\mul_ln49_reg_493[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln49_reg_493[27]_i_2_n_3\
    );
\mul_ln49_reg_493[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln49_reg_493[27]_i_3_n_3\
    );
\mul_ln49_reg_493[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln49_reg_493[27]_i_4_n_3\
    );
\mul_ln49_reg_493[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln49_reg_493[27]_i_5_n_3\
    );
\mul_ln49_reg_493[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln49_reg_493[31]_i_2_n_3\
    );
\mul_ln49_reg_493[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln49_reg_493[31]_i_3_n_3\
    );
\mul_ln49_reg_493[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln49_reg_493[31]_i_4_n_3\
    );
\mul_ln49_reg_493[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln49_reg_493[31]_i_5_n_3\
    );
\mul_ln49_reg_493_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln49_reg_493_reg[19]_i_1_n_3\,
      CO(2) => \mul_ln49_reg_493_reg[19]_i_1_n_4\,
      CO(1) => \mul_ln49_reg_493_reg[19]_i_1_n_5\,
      CO(0) => \mul_ln49_reg_493_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => dout_reg_n_106,
      DI(2) => dout_reg_n_107,
      DI(1) => dout_reg_n_108,
      DI(0) => '0',
      O(3 downto 0) => dout_reg_0(19 downto 16),
      S(3) => \mul_ln49_reg_493[19]_i_2_n_3\,
      S(2) => \mul_ln49_reg_493[19]_i_3_n_3\,
      S(1) => \mul_ln49_reg_493[19]_i_4_n_3\,
      S(0) => \dout_reg[16]__0_n_3\
    );
\mul_ln49_reg_493_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln49_reg_493_reg[19]_i_1_n_3\,
      CO(3) => \mul_ln49_reg_493_reg[23]_i_1_n_3\,
      CO(2) => \mul_ln49_reg_493_reg[23]_i_1_n_4\,
      CO(1) => \mul_ln49_reg_493_reg[23]_i_1_n_5\,
      CO(0) => \mul_ln49_reg_493_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => dout_reg_n_102,
      DI(2) => dout_reg_n_103,
      DI(1) => dout_reg_n_104,
      DI(0) => dout_reg_n_105,
      O(3 downto 0) => dout_reg_0(23 downto 20),
      S(3) => \mul_ln49_reg_493[23]_i_2_n_3\,
      S(2) => \mul_ln49_reg_493[23]_i_3_n_3\,
      S(1) => \mul_ln49_reg_493[23]_i_4_n_3\,
      S(0) => \mul_ln49_reg_493[23]_i_5_n_3\
    );
\mul_ln49_reg_493_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln49_reg_493_reg[23]_i_1_n_3\,
      CO(3) => \mul_ln49_reg_493_reg[27]_i_1_n_3\,
      CO(2) => \mul_ln49_reg_493_reg[27]_i_1_n_4\,
      CO(1) => \mul_ln49_reg_493_reg[27]_i_1_n_5\,
      CO(0) => \mul_ln49_reg_493_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => dout_reg_n_98,
      DI(2) => dout_reg_n_99,
      DI(1) => dout_reg_n_100,
      DI(0) => dout_reg_n_101,
      O(3 downto 0) => dout_reg_0(27 downto 24),
      S(3) => \mul_ln49_reg_493[27]_i_2_n_3\,
      S(2) => \mul_ln49_reg_493[27]_i_3_n_3\,
      S(1) => \mul_ln49_reg_493[27]_i_4_n_3\,
      S(0) => \mul_ln49_reg_493[27]_i_5_n_3\
    );
\mul_ln49_reg_493_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln49_reg_493_reg[27]_i_1_n_3\,
      CO(3) => \NLW_mul_ln49_reg_493_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln49_reg_493_reg[31]_i_1_n_4\,
      CO(1) => \mul_ln49_reg_493_reg[31]_i_1_n_5\,
      CO(0) => \mul_ln49_reg_493_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => dout_reg_n_95,
      DI(1) => dout_reg_n_96,
      DI(0) => dout_reg_n_97,
      O(3 downto 0) => dout_reg_0(31 downto 28),
      S(3) => \mul_ln49_reg_493[31]_i_2_n_3\,
      S(2) => \mul_ln49_reg_493[31]_i_3_n_3\,
      S(1) => \mul_ln49_reg_493[31]_i_4_n_3\,
      S(0) => \mul_ln49_reg_493[31]_i_5_n_3\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => D(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout(31),
      B(16) => dout(31),
      B(15) => dout(31),
      B(14 downto 0) => dout(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_61,
      P(46) => tmp_product_n_62,
      P(45) => tmp_product_n_63,
      P(44) => tmp_product_n_64,
      P(43) => tmp_product_n_65,
      P(42) => tmp_product_n_66,
      P(41) => tmp_product_n_67,
      P(40) => tmp_product_n_68,
      P(39) => tmp_product_n_69,
      P(38) => tmp_product_n_70,
      P(37) => tmp_product_n_71,
      P(36) => tmp_product_n_72,
      P(35) => tmp_product_n_73,
      P(34) => tmp_product_n_74,
      P(33) => tmp_product_n_75,
      P(32) => tmp_product_n_76,
      P(31) => tmp_product_n_77,
      P(30) => tmp_product_n_78,
      P(29) => tmp_product_n_79,
      P(28) => tmp_product_n_80,
      P(27) => tmp_product_n_81,
      P(26) => tmp_product_n_82,
      P(25) => tmp_product_n_83,
      P(24) => tmp_product_n_84,
      P(23) => tmp_product_n_85,
      P(22) => tmp_product_n_86,
      P(21) => tmp_product_n_87,
      P(20) => tmp_product_n_88,
      P(19) => tmp_product_n_89,
      P(18) => tmp_product_n_90,
      P(17) => tmp_product_n_91,
      P(16) => tmp_product_n_92,
      P(15) => tmp_product_n_93,
      P(14) => tmp_product_n_94,
      P(13) => tmp_product_n_95,
      P(12) => tmp_product_n_96,
      P(11) => tmp_product_n_97,
      P(10) => tmp_product_n_98,
      P(9) => tmp_product_n_99,
      P(8) => tmp_product_n_100,
      P(7) => tmp_product_n_101,
      P(6) => tmp_product_n_102,
      P(5) => tmp_product_n_103,
      P(4) => tmp_product_n_104,
      P(3) => tmp_product_n_105,
      P(2) => tmp_product_n_106,
      P(1) => tmp_product_n_107,
      P(0) => tmp_product_n_108,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_109,
      PCOUT(46) => tmp_product_n_110,
      PCOUT(45) => tmp_product_n_111,
      PCOUT(44) => tmp_product_n_112,
      PCOUT(43) => tmp_product_n_113,
      PCOUT(42) => tmp_product_n_114,
      PCOUT(41) => tmp_product_n_115,
      PCOUT(40) => tmp_product_n_116,
      PCOUT(39) => tmp_product_n_117,
      PCOUT(38) => tmp_product_n_118,
      PCOUT(37) => tmp_product_n_119,
      PCOUT(36) => tmp_product_n_120,
      PCOUT(35) => tmp_product_n_121,
      PCOUT(34) => tmp_product_n_122,
      PCOUT(33) => tmp_product_n_123,
      PCOUT(32) => tmp_product_n_124,
      PCOUT(31) => tmp_product_n_125,
      PCOUT(30) => tmp_product_n_126,
      PCOUT(29) => tmp_product_n_127,
      PCOUT(28) => tmp_product_n_128,
      PCOUT(27) => tmp_product_n_129,
      PCOUT(26) => tmp_product_n_130,
      PCOUT(25) => tmp_product_n_131,
      PCOUT(24) => tmp_product_n_132,
      PCOUT(23) => tmp_product_n_133,
      PCOUT(22) => tmp_product_n_134,
      PCOUT(21) => tmp_product_n_135,
      PCOUT(20) => tmp_product_n_136,
      PCOUT(19) => tmp_product_n_137,
      PCOUT(18) => tmp_product_n_138,
      PCOUT(17) => tmp_product_n_139,
      PCOUT(16) => tmp_product_n_140,
      PCOUT(15) => tmp_product_n_141,
      PCOUT(14) => tmp_product_n_142,
      PCOUT(13) => tmp_product_n_143,
      PCOUT(12) => tmp_product_n_144,
      PCOUT(11) => tmp_product_n_145,
      PCOUT(10) => tmp_product_n_146,
      PCOUT(9) => tmp_product_n_147,
      PCOUT(8) => tmp_product_n_148,
      PCOUT(7) => tmp_product_n_149,
      PCOUT(6) => tmp_product_n_150,
      PCOUT(5) => tmp_product_n_151,
      PCOUT(4) => tmp_product_n_152,
      PCOUT(3) => tmp_product_n_153,
      PCOUT(2) => tmp_product_n_154,
      PCOUT(1) => tmp_product_n_155,
      PCOUT(0) => tmp_product_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => D(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_61\,
      P(46) => \tmp_product__0_n_62\,
      P(45) => \tmp_product__0_n_63\,
      P(44) => \tmp_product__0_n_64\,
      P(43) => \tmp_product__0_n_65\,
      P(42) => \tmp_product__0_n_66\,
      P(41) => \tmp_product__0_n_67\,
      P(40) => \tmp_product__0_n_68\,
      P(39) => \tmp_product__0_n_69\,
      P(38) => \tmp_product__0_n_70\,
      P(37) => \tmp_product__0_n_71\,
      P(36) => \tmp_product__0_n_72\,
      P(35) => \tmp_product__0_n_73\,
      P(34) => \tmp_product__0_n_74\,
      P(33) => \tmp_product__0_n_75\,
      P(32) => \tmp_product__0_n_76\,
      P(31) => \tmp_product__0_n_77\,
      P(30) => \tmp_product__0_n_78\,
      P(29) => \tmp_product__0_n_79\,
      P(28) => \tmp_product__0_n_80\,
      P(27) => \tmp_product__0_n_81\,
      P(26) => \tmp_product__0_n_82\,
      P(25) => \tmp_product__0_n_83\,
      P(24) => \tmp_product__0_n_84\,
      P(23) => \tmp_product__0_n_85\,
      P(22) => \tmp_product__0_n_86\,
      P(21) => \tmp_product__0_n_87\,
      P(20) => \tmp_product__0_n_88\,
      P(19) => \tmp_product__0_n_89\,
      P(18) => \tmp_product__0_n_90\,
      P(17) => \tmp_product__0_n_91\,
      P(16) => \tmp_product__0_n_92\,
      P(15) => \tmp_product__0_n_93\,
      P(14) => \tmp_product__0_n_94\,
      P(13) => \tmp_product__0_n_95\,
      P(12) => \tmp_product__0_n_96\,
      P(11) => \tmp_product__0_n_97\,
      P(10) => \tmp_product__0_n_98\,
      P(9) => \tmp_product__0_n_99\,
      P(8) => \tmp_product__0_n_100\,
      P(7) => \tmp_product__0_n_101\,
      P(6) => \tmp_product__0_n_102\,
      P(5) => \tmp_product__0_n_103\,
      P(4) => \tmp_product__0_n_104\,
      P(3) => \tmp_product__0_n_105\,
      P(2) => \tmp_product__0_n_106\,
      P(1) => \tmp_product__0_n_107\,
      P(0) => \tmp_product__0_n_108\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_109\,
      PCOUT(46) => \tmp_product__0_n_110\,
      PCOUT(45) => \tmp_product__0_n_111\,
      PCOUT(44) => \tmp_product__0_n_112\,
      PCOUT(43) => \tmp_product__0_n_113\,
      PCOUT(42) => \tmp_product__0_n_114\,
      PCOUT(41) => \tmp_product__0_n_115\,
      PCOUT(40) => \tmp_product__0_n_116\,
      PCOUT(39) => \tmp_product__0_n_117\,
      PCOUT(38) => \tmp_product__0_n_118\,
      PCOUT(37) => \tmp_product__0_n_119\,
      PCOUT(36) => \tmp_product__0_n_120\,
      PCOUT(35) => \tmp_product__0_n_121\,
      PCOUT(34) => \tmp_product__0_n_122\,
      PCOUT(33) => \tmp_product__0_n_123\,
      PCOUT(32) => \tmp_product__0_n_124\,
      PCOUT(31) => \tmp_product__0_n_125\,
      PCOUT(30) => \tmp_product__0_n_126\,
      PCOUT(29) => \tmp_product__0_n_127\,
      PCOUT(28) => \tmp_product__0_n_128\,
      PCOUT(27) => \tmp_product__0_n_129\,
      PCOUT(26) => \tmp_product__0_n_130\,
      PCOUT(25) => \tmp_product__0_n_131\,
      PCOUT(24) => \tmp_product__0_n_132\,
      PCOUT(23) => \tmp_product__0_n_133\,
      PCOUT(22) => \tmp_product__0_n_134\,
      PCOUT(21) => \tmp_product__0_n_135\,
      PCOUT(20) => \tmp_product__0_n_136\,
      PCOUT(19) => \tmp_product__0_n_137\,
      PCOUT(18) => \tmp_product__0_n_138\,
      PCOUT(17) => \tmp_product__0_n_139\,
      PCOUT(16) => \tmp_product__0_n_140\,
      PCOUT(15) => \tmp_product__0_n_141\,
      PCOUT(14) => \tmp_product__0_n_142\,
      PCOUT(13) => \tmp_product__0_n_143\,
      PCOUT(12) => \tmp_product__0_n_144\,
      PCOUT(11) => \tmp_product__0_n_145\,
      PCOUT(10) => \tmp_product__0_n_146\,
      PCOUT(9) => \tmp_product__0_n_147\,
      PCOUT(8) => \tmp_product__0_n_148\,
      PCOUT(7) => \tmp_product__0_n_149\,
      PCOUT(6) => \tmp_product__0_n_150\,
      PCOUT(5) => \tmp_product__0_n_151\,
      PCOUT(4) => \tmp_product__0_n_152\,
      PCOUT(3) => \tmp_product__0_n_153\,
      PCOUT(2) => \tmp_product__0_n_154\,
      PCOUT(1) => \tmp_product__0_n_155\,
      PCOUT(0) => \tmp_product__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    lowfreq_accumulate_fu_369_p2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_2 : entity is "equalizer_mul_32s_32s_32_2_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_2 is
  signal \dout_reg[16]__0_n_3\ : STD_LOGIC;
  signal dout_reg_n_100 : STD_LOGIC;
  signal dout_reg_n_101 : STD_LOGIC;
  signal dout_reg_n_102 : STD_LOGIC;
  signal dout_reg_n_103 : STD_LOGIC;
  signal dout_reg_n_104 : STD_LOGIC;
  signal dout_reg_n_105 : STD_LOGIC;
  signal dout_reg_n_106 : STD_LOGIC;
  signal dout_reg_n_107 : STD_LOGIC;
  signal dout_reg_n_108 : STD_LOGIC;
  signal dout_reg_n_61 : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal dout_reg_n_95 : STD_LOGIC;
  signal dout_reg_n_96 : STD_LOGIC;
  signal dout_reg_n_97 : STD_LOGIC;
  signal dout_reg_n_98 : STD_LOGIC;
  signal dout_reg_n_99 : STD_LOGIC;
  signal \mul_ln59_reg_508[19]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[19]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[19]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[23]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[23]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[23]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[23]_i_5_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[27]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[27]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[27]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[27]_i_5_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[31]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[31]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[31]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508[31]_i_5_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln59_reg_508_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_156\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln59_reg_508_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln59_reg_508_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln59_reg_508_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln59_reg_508_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln59_reg_508_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => lowfreq_accumulate_fu_369_p2(31),
      B(16) => lowfreq_accumulate_fu_369_p2(31),
      B(15) => lowfreq_accumulate_fu_369_p2(31),
      B(14 downto 0) => lowfreq_accumulate_fu_369_p2(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_61,
      P(46) => dout_reg_n_62,
      P(45) => dout_reg_n_63,
      P(44) => dout_reg_n_64,
      P(43) => dout_reg_n_65,
      P(42) => dout_reg_n_66,
      P(41) => dout_reg_n_67,
      P(40) => dout_reg_n_68,
      P(39) => dout_reg_n_69,
      P(38) => dout_reg_n_70,
      P(37) => dout_reg_n_71,
      P(36) => dout_reg_n_72,
      P(35) => dout_reg_n_73,
      P(34) => dout_reg_n_74,
      P(33) => dout_reg_n_75,
      P(32) => dout_reg_n_76,
      P(31) => dout_reg_n_77,
      P(30) => dout_reg_n_78,
      P(29) => dout_reg_n_79,
      P(28) => dout_reg_n_80,
      P(27) => dout_reg_n_81,
      P(26) => dout_reg_n_82,
      P(25) => dout_reg_n_83,
      P(24) => dout_reg_n_84,
      P(23) => dout_reg_n_85,
      P(22) => dout_reg_n_86,
      P(21) => dout_reg_n_87,
      P(20) => dout_reg_n_88,
      P(19) => dout_reg_n_89,
      P(18) => dout_reg_n_90,
      P(17) => dout_reg_n_91,
      P(16) => dout_reg_n_92,
      P(15) => dout_reg_n_93,
      P(14) => dout_reg_n_94,
      P(13) => dout_reg_n_95,
      P(12) => dout_reg_n_96,
      P(11) => dout_reg_n_97,
      P(10) => dout_reg_n_98,
      P(9) => dout_reg_n_99,
      P(8) => dout_reg_n_100,
      P(7) => dout_reg_n_101,
      P(6) => dout_reg_n_102,
      P(5) => dout_reg_n_103,
      P(4) => dout_reg_n_104,
      P(3) => dout_reg_n_105,
      P(2) => dout_reg_n_106,
      P(1) => dout_reg_n_107,
      P(0) => dout_reg_n_108,
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_109\,
      PCIN(46) => \tmp_product__0_n_110\,
      PCIN(45) => \tmp_product__0_n_111\,
      PCIN(44) => \tmp_product__0_n_112\,
      PCIN(43) => \tmp_product__0_n_113\,
      PCIN(42) => \tmp_product__0_n_114\,
      PCIN(41) => \tmp_product__0_n_115\,
      PCIN(40) => \tmp_product__0_n_116\,
      PCIN(39) => \tmp_product__0_n_117\,
      PCIN(38) => \tmp_product__0_n_118\,
      PCIN(37) => \tmp_product__0_n_119\,
      PCIN(36) => \tmp_product__0_n_120\,
      PCIN(35) => \tmp_product__0_n_121\,
      PCIN(34) => \tmp_product__0_n_122\,
      PCIN(33) => \tmp_product__0_n_123\,
      PCIN(32) => \tmp_product__0_n_124\,
      PCIN(31) => \tmp_product__0_n_125\,
      PCIN(30) => \tmp_product__0_n_126\,
      PCIN(29) => \tmp_product__0_n_127\,
      PCIN(28) => \tmp_product__0_n_128\,
      PCIN(27) => \tmp_product__0_n_129\,
      PCIN(26) => \tmp_product__0_n_130\,
      PCIN(25) => \tmp_product__0_n_131\,
      PCIN(24) => \tmp_product__0_n_132\,
      PCIN(23) => \tmp_product__0_n_133\,
      PCIN(22) => \tmp_product__0_n_134\,
      PCIN(21) => \tmp_product__0_n_135\,
      PCIN(20) => \tmp_product__0_n_136\,
      PCIN(19) => \tmp_product__0_n_137\,
      PCIN(18) => \tmp_product__0_n_138\,
      PCIN(17) => \tmp_product__0_n_139\,
      PCIN(16) => \tmp_product__0_n_140\,
      PCIN(15) => \tmp_product__0_n_141\,
      PCIN(14) => \tmp_product__0_n_142\,
      PCIN(13) => \tmp_product__0_n_143\,
      PCIN(12) => \tmp_product__0_n_144\,
      PCIN(11) => \tmp_product__0_n_145\,
      PCIN(10) => \tmp_product__0_n_146\,
      PCIN(9) => \tmp_product__0_n_147\,
      PCIN(8) => \tmp_product__0_n_148\,
      PCIN(7) => \tmp_product__0_n_149\,
      PCIN(6) => \tmp_product__0_n_150\,
      PCIN(5) => \tmp_product__0_n_151\,
      PCIN(4) => \tmp_product__0_n_152\,
      PCIN(3) => \tmp_product__0_n_153\,
      PCIN(2) => \tmp_product__0_n_154\,
      PCIN(1) => \tmp_product__0_n_155\,
      PCIN(0) => \tmp_product__0_n_156\,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_108\,
      Q => D(0),
      R => '0'
    );
\dout_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_98\,
      Q => D(10),
      R => '0'
    );
\dout_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_97\,
      Q => D(11),
      R => '0'
    );
\dout_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_96\,
      Q => D(12),
      R => '0'
    );
\dout_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_95\,
      Q => D(13),
      R => '0'
    );
\dout_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_94\,
      Q => D(14),
      R => '0'
    );
\dout_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_93\,
      Q => D(15),
      R => '0'
    );
\dout_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_92\,
      Q => \dout_reg[16]__0_n_3\,
      R => '0'
    );
\dout_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_107\,
      Q => D(1),
      R => '0'
    );
\dout_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_106\,
      Q => D(2),
      R => '0'
    );
\dout_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_105\,
      Q => D(3),
      R => '0'
    );
\dout_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_104\,
      Q => D(4),
      R => '0'
    );
\dout_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_103\,
      Q => D(5),
      R => '0'
    );
\dout_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_102\,
      Q => D(6),
      R => '0'
    );
\dout_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_101\,
      Q => D(7),
      R => '0'
    );
\dout_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_100\,
      Q => D(8),
      R => '0'
    );
\dout_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_99\,
      Q => D(9),
      R => '0'
    );
\mul_ln59_reg_508[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_106,
      I1 => tmp_product_n_106,
      O => \mul_ln59_reg_508[19]_i_2_n_3\
    );
\mul_ln59_reg_508[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_107,
      I1 => tmp_product_n_107,
      O => \mul_ln59_reg_508[19]_i_3_n_3\
    );
\mul_ln59_reg_508[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_108,
      I1 => tmp_product_n_108,
      O => \mul_ln59_reg_508[19]_i_4_n_3\
    );
\mul_ln59_reg_508[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln59_reg_508[23]_i_2_n_3\
    );
\mul_ln59_reg_508[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln59_reg_508[23]_i_3_n_3\
    );
\mul_ln59_reg_508[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln59_reg_508[23]_i_4_n_3\
    );
\mul_ln59_reg_508[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln59_reg_508[23]_i_5_n_3\
    );
\mul_ln59_reg_508[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln59_reg_508[27]_i_2_n_3\
    );
\mul_ln59_reg_508[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln59_reg_508[27]_i_3_n_3\
    );
\mul_ln59_reg_508[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln59_reg_508[27]_i_4_n_3\
    );
\mul_ln59_reg_508[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln59_reg_508[27]_i_5_n_3\
    );
\mul_ln59_reg_508[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln59_reg_508[31]_i_2_n_3\
    );
\mul_ln59_reg_508[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln59_reg_508[31]_i_3_n_3\
    );
\mul_ln59_reg_508[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln59_reg_508[31]_i_4_n_3\
    );
\mul_ln59_reg_508[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln59_reg_508[31]_i_5_n_3\
    );
\mul_ln59_reg_508_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln59_reg_508_reg[19]_i_1_n_3\,
      CO(2) => \mul_ln59_reg_508_reg[19]_i_1_n_4\,
      CO(1) => \mul_ln59_reg_508_reg[19]_i_1_n_5\,
      CO(0) => \mul_ln59_reg_508_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => dout_reg_n_106,
      DI(2) => dout_reg_n_107,
      DI(1) => dout_reg_n_108,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln59_reg_508[19]_i_2_n_3\,
      S(2) => \mul_ln59_reg_508[19]_i_3_n_3\,
      S(1) => \mul_ln59_reg_508[19]_i_4_n_3\,
      S(0) => \dout_reg[16]__0_n_3\
    );
\mul_ln59_reg_508_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln59_reg_508_reg[19]_i_1_n_3\,
      CO(3) => \mul_ln59_reg_508_reg[23]_i_1_n_3\,
      CO(2) => \mul_ln59_reg_508_reg[23]_i_1_n_4\,
      CO(1) => \mul_ln59_reg_508_reg[23]_i_1_n_5\,
      CO(0) => \mul_ln59_reg_508_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => dout_reg_n_102,
      DI(2) => dout_reg_n_103,
      DI(1) => dout_reg_n_104,
      DI(0) => dout_reg_n_105,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln59_reg_508[23]_i_2_n_3\,
      S(2) => \mul_ln59_reg_508[23]_i_3_n_3\,
      S(1) => \mul_ln59_reg_508[23]_i_4_n_3\,
      S(0) => \mul_ln59_reg_508[23]_i_5_n_3\
    );
\mul_ln59_reg_508_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln59_reg_508_reg[23]_i_1_n_3\,
      CO(3) => \mul_ln59_reg_508_reg[27]_i_1_n_3\,
      CO(2) => \mul_ln59_reg_508_reg[27]_i_1_n_4\,
      CO(1) => \mul_ln59_reg_508_reg[27]_i_1_n_5\,
      CO(0) => \mul_ln59_reg_508_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => dout_reg_n_98,
      DI(2) => dout_reg_n_99,
      DI(1) => dout_reg_n_100,
      DI(0) => dout_reg_n_101,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln59_reg_508[27]_i_2_n_3\,
      S(2) => \mul_ln59_reg_508[27]_i_3_n_3\,
      S(1) => \mul_ln59_reg_508[27]_i_4_n_3\,
      S(0) => \mul_ln59_reg_508[27]_i_5_n_3\
    );
\mul_ln59_reg_508_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln59_reg_508_reg[27]_i_1_n_3\,
      CO(3) => \NLW_mul_ln59_reg_508_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln59_reg_508_reg[31]_i_1_n_4\,
      CO(1) => \mul_ln59_reg_508_reg[31]_i_1_n_5\,
      CO(0) => \mul_ln59_reg_508_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => dout_reg_n_95,
      DI(1) => dout_reg_n_96,
      DI(0) => dout_reg_n_97,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln59_reg_508[31]_i_2_n_3\,
      S(2) => \mul_ln59_reg_508[31]_i_3_n_3\,
      S(1) => \mul_ln59_reg_508[31]_i_4_n_3\,
      S(0) => \mul_ln59_reg_508[31]_i_5_n_3\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => lowfreq_accumulate_fu_369_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout(31),
      B(16) => dout(31),
      B(15) => dout(31),
      B(14 downto 0) => dout(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_61,
      P(46) => tmp_product_n_62,
      P(45) => tmp_product_n_63,
      P(44) => tmp_product_n_64,
      P(43) => tmp_product_n_65,
      P(42) => tmp_product_n_66,
      P(41) => tmp_product_n_67,
      P(40) => tmp_product_n_68,
      P(39) => tmp_product_n_69,
      P(38) => tmp_product_n_70,
      P(37) => tmp_product_n_71,
      P(36) => tmp_product_n_72,
      P(35) => tmp_product_n_73,
      P(34) => tmp_product_n_74,
      P(33) => tmp_product_n_75,
      P(32) => tmp_product_n_76,
      P(31) => tmp_product_n_77,
      P(30) => tmp_product_n_78,
      P(29) => tmp_product_n_79,
      P(28) => tmp_product_n_80,
      P(27) => tmp_product_n_81,
      P(26) => tmp_product_n_82,
      P(25) => tmp_product_n_83,
      P(24) => tmp_product_n_84,
      P(23) => tmp_product_n_85,
      P(22) => tmp_product_n_86,
      P(21) => tmp_product_n_87,
      P(20) => tmp_product_n_88,
      P(19) => tmp_product_n_89,
      P(18) => tmp_product_n_90,
      P(17) => tmp_product_n_91,
      P(16) => tmp_product_n_92,
      P(15) => tmp_product_n_93,
      P(14) => tmp_product_n_94,
      P(13) => tmp_product_n_95,
      P(12) => tmp_product_n_96,
      P(11) => tmp_product_n_97,
      P(10) => tmp_product_n_98,
      P(9) => tmp_product_n_99,
      P(8) => tmp_product_n_100,
      P(7) => tmp_product_n_101,
      P(6) => tmp_product_n_102,
      P(5) => tmp_product_n_103,
      P(4) => tmp_product_n_104,
      P(3) => tmp_product_n_105,
      P(2) => tmp_product_n_106,
      P(1) => tmp_product_n_107,
      P(0) => tmp_product_n_108,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_109,
      PCOUT(46) => tmp_product_n_110,
      PCOUT(45) => tmp_product_n_111,
      PCOUT(44) => tmp_product_n_112,
      PCOUT(43) => tmp_product_n_113,
      PCOUT(42) => tmp_product_n_114,
      PCOUT(41) => tmp_product_n_115,
      PCOUT(40) => tmp_product_n_116,
      PCOUT(39) => tmp_product_n_117,
      PCOUT(38) => tmp_product_n_118,
      PCOUT(37) => tmp_product_n_119,
      PCOUT(36) => tmp_product_n_120,
      PCOUT(35) => tmp_product_n_121,
      PCOUT(34) => tmp_product_n_122,
      PCOUT(33) => tmp_product_n_123,
      PCOUT(32) => tmp_product_n_124,
      PCOUT(31) => tmp_product_n_125,
      PCOUT(30) => tmp_product_n_126,
      PCOUT(29) => tmp_product_n_127,
      PCOUT(28) => tmp_product_n_128,
      PCOUT(27) => tmp_product_n_129,
      PCOUT(26) => tmp_product_n_130,
      PCOUT(25) => tmp_product_n_131,
      PCOUT(24) => tmp_product_n_132,
      PCOUT(23) => tmp_product_n_133,
      PCOUT(22) => tmp_product_n_134,
      PCOUT(21) => tmp_product_n_135,
      PCOUT(20) => tmp_product_n_136,
      PCOUT(19) => tmp_product_n_137,
      PCOUT(18) => tmp_product_n_138,
      PCOUT(17) => tmp_product_n_139,
      PCOUT(16) => tmp_product_n_140,
      PCOUT(15) => tmp_product_n_141,
      PCOUT(14) => tmp_product_n_142,
      PCOUT(13) => tmp_product_n_143,
      PCOUT(12) => tmp_product_n_144,
      PCOUT(11) => tmp_product_n_145,
      PCOUT(10) => tmp_product_n_146,
      PCOUT(9) => tmp_product_n_147,
      PCOUT(8) => tmp_product_n_148,
      PCOUT(7) => tmp_product_n_149,
      PCOUT(6) => tmp_product_n_150,
      PCOUT(5) => tmp_product_n_151,
      PCOUT(4) => tmp_product_n_152,
      PCOUT(3) => tmp_product_n_153,
      PCOUT(2) => tmp_product_n_154,
      PCOUT(1) => tmp_product_n_155,
      PCOUT(0) => tmp_product_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => dout(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => lowfreq_accumulate_fu_369_p2(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_61\,
      P(46) => \tmp_product__0_n_62\,
      P(45) => \tmp_product__0_n_63\,
      P(44) => \tmp_product__0_n_64\,
      P(43) => \tmp_product__0_n_65\,
      P(42) => \tmp_product__0_n_66\,
      P(41) => \tmp_product__0_n_67\,
      P(40) => \tmp_product__0_n_68\,
      P(39) => \tmp_product__0_n_69\,
      P(38) => \tmp_product__0_n_70\,
      P(37) => \tmp_product__0_n_71\,
      P(36) => \tmp_product__0_n_72\,
      P(35) => \tmp_product__0_n_73\,
      P(34) => \tmp_product__0_n_74\,
      P(33) => \tmp_product__0_n_75\,
      P(32) => \tmp_product__0_n_76\,
      P(31) => \tmp_product__0_n_77\,
      P(30) => \tmp_product__0_n_78\,
      P(29) => \tmp_product__0_n_79\,
      P(28) => \tmp_product__0_n_80\,
      P(27) => \tmp_product__0_n_81\,
      P(26) => \tmp_product__0_n_82\,
      P(25) => \tmp_product__0_n_83\,
      P(24) => \tmp_product__0_n_84\,
      P(23) => \tmp_product__0_n_85\,
      P(22) => \tmp_product__0_n_86\,
      P(21) => \tmp_product__0_n_87\,
      P(20) => \tmp_product__0_n_88\,
      P(19) => \tmp_product__0_n_89\,
      P(18) => \tmp_product__0_n_90\,
      P(17) => \tmp_product__0_n_91\,
      P(16) => \tmp_product__0_n_92\,
      P(15) => \tmp_product__0_n_93\,
      P(14) => \tmp_product__0_n_94\,
      P(13) => \tmp_product__0_n_95\,
      P(12) => \tmp_product__0_n_96\,
      P(11) => \tmp_product__0_n_97\,
      P(10) => \tmp_product__0_n_98\,
      P(9) => \tmp_product__0_n_99\,
      P(8) => \tmp_product__0_n_100\,
      P(7) => \tmp_product__0_n_101\,
      P(6) => \tmp_product__0_n_102\,
      P(5) => \tmp_product__0_n_103\,
      P(4) => \tmp_product__0_n_104\,
      P(3) => \tmp_product__0_n_105\,
      P(2) => \tmp_product__0_n_106\,
      P(1) => \tmp_product__0_n_107\,
      P(0) => \tmp_product__0_n_108\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_109\,
      PCOUT(46) => \tmp_product__0_n_110\,
      PCOUT(45) => \tmp_product__0_n_111\,
      PCOUT(44) => \tmp_product__0_n_112\,
      PCOUT(43) => \tmp_product__0_n_113\,
      PCOUT(42) => \tmp_product__0_n_114\,
      PCOUT(41) => \tmp_product__0_n_115\,
      PCOUT(40) => \tmp_product__0_n_116\,
      PCOUT(39) => \tmp_product__0_n_117\,
      PCOUT(38) => \tmp_product__0_n_118\,
      PCOUT(37) => \tmp_product__0_n_119\,
      PCOUT(36) => \tmp_product__0_n_120\,
      PCOUT(35) => \tmp_product__0_n_121\,
      PCOUT(34) => \tmp_product__0_n_122\,
      PCOUT(33) => \tmp_product__0_n_123\,
      PCOUT(32) => \tmp_product__0_n_124\,
      PCOUT(31) => \tmp_product__0_n_125\,
      PCOUT(30) => \tmp_product__0_n_126\,
      PCOUT(29) => \tmp_product__0_n_127\,
      PCOUT(28) => \tmp_product__0_n_128\,
      PCOUT(27) => \tmp_product__0_n_129\,
      PCOUT(26) => \tmp_product__0_n_130\,
      PCOUT(25) => \tmp_product__0_n_131\,
      PCOUT(24) => \tmp_product__0_n_132\,
      PCOUT(23) => \tmp_product__0_n_133\,
      PCOUT(22) => \tmp_product__0_n_134\,
      PCOUT(21) => \tmp_product__0_n_135\,
      PCOUT(20) => \tmp_product__0_n_136\,
      PCOUT(19) => \tmp_product__0_n_137\,
      PCOUT(18) => \tmp_product__0_n_138\,
      PCOUT(17) => \tmp_product__0_n_139\,
      PCOUT(16) => \tmp_product__0_n_140\,
      PCOUT(15) => \tmp_product__0_n_141\,
      PCOUT(14) => \tmp_product__0_n_142\,
      PCOUT(13) => \tmp_product__0_n_143\,
      PCOUT(12) => \tmp_product__0_n_144\,
      PCOUT(11) => \tmp_product__0_n_145\,
      PCOUT(10) => \tmp_product__0_n_146\,
      PCOUT(9) => \tmp_product__0_n_147\,
      PCOUT(8) => \tmp_product__0_n_148\,
      PCOUT(7) => \tmp_product__0_n_149\,
      PCOUT(6) => \tmp_product__0_n_150\,
      PCOUT(5) => \tmp_product__0_n_151\,
      PCOUT(4) => \tmp_product__0_n_152\,
      PCOUT(3) => \tmp_product__0_n_153\,
      PCOUT(2) => \tmp_product__0_n_154\,
      PCOUT(1) => \tmp_product__0_n_155\,
      PCOUT(0) => \tmp_product__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_3 is
  port (
    dout_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_fu_391_p0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_391_p1 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_3 : entity is "equalizer_mul_32s_32s_32_2_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_3 is
  signal \dout_reg[16]__0_n_3\ : STD_LOGIC;
  signal dout_reg_n_100 : STD_LOGIC;
  signal dout_reg_n_101 : STD_LOGIC;
  signal dout_reg_n_102 : STD_LOGIC;
  signal dout_reg_n_103 : STD_LOGIC;
  signal dout_reg_n_104 : STD_LOGIC;
  signal dout_reg_n_105 : STD_LOGIC;
  signal dout_reg_n_106 : STD_LOGIC;
  signal dout_reg_n_107 : STD_LOGIC;
  signal dout_reg_n_108 : STD_LOGIC;
  signal dout_reg_n_61 : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal dout_reg_n_95 : STD_LOGIC;
  signal dout_reg_n_96 : STD_LOGIC;
  signal dout_reg_n_97 : STD_LOGIC;
  signal dout_reg_n_98 : STD_LOGIC;
  signal dout_reg_n_99 : STD_LOGIC;
  signal \mul_ln46_reg_278[19]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[19]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[19]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[23]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[23]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[23]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[23]_i_5_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[27]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[27]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[27]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[27]_i_5_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[31]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[31]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[31]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278[31]_i_5_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln46_reg_278_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_156\ : STD_LOGIC;
  signal \tmp_product__0_n_27\ : STD_LOGIC;
  signal \tmp_product__0_n_28\ : STD_LOGIC;
  signal \tmp_product__0_n_29\ : STD_LOGIC;
  signal \tmp_product__0_n_30\ : STD_LOGIC;
  signal \tmp_product__0_n_31\ : STD_LOGIC;
  signal \tmp_product__0_n_32\ : STD_LOGIC;
  signal \tmp_product__0_n_33\ : STD_LOGIC;
  signal \tmp_product__0_n_34\ : STD_LOGIC;
  signal \tmp_product__0_n_35\ : STD_LOGIC;
  signal \tmp_product__0_n_36\ : STD_LOGIC;
  signal \tmp_product__0_n_37\ : STD_LOGIC;
  signal \tmp_product__0_n_38\ : STD_LOGIC;
  signal \tmp_product__0_n_39\ : STD_LOGIC;
  signal \tmp_product__0_n_40\ : STD_LOGIC;
  signal \tmp_product__0_n_41\ : STD_LOGIC;
  signal \tmp_product__0_n_42\ : STD_LOGIC;
  signal \tmp_product__0_n_43\ : STD_LOGIC;
  signal \tmp_product__0_n_44\ : STD_LOGIC;
  signal \tmp_product__0_n_45\ : STD_LOGIC;
  signal \tmp_product__0_n_46\ : STD_LOGIC;
  signal \tmp_product__0_n_47\ : STD_LOGIC;
  signal \tmp_product__0_n_48\ : STD_LOGIC;
  signal \tmp_product__0_n_49\ : STD_LOGIC;
  signal \tmp_product__0_n_50\ : STD_LOGIC;
  signal \tmp_product__0_n_51\ : STD_LOGIC;
  signal \tmp_product__0_n_52\ : STD_LOGIC;
  signal \tmp_product__0_n_53\ : STD_LOGIC;
  signal \tmp_product__0_n_54\ : STD_LOGIC;
  signal \tmp_product__0_n_55\ : STD_LOGIC;
  signal \tmp_product__0_n_56\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln46_reg_278_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln46_reg_278_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln46_reg_278_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln46_reg_278_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln46_reg_278_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__0_n_27\,
      ACIN(28) => \tmp_product__0_n_28\,
      ACIN(27) => \tmp_product__0_n_29\,
      ACIN(26) => \tmp_product__0_n_30\,
      ACIN(25) => \tmp_product__0_n_31\,
      ACIN(24) => \tmp_product__0_n_32\,
      ACIN(23) => \tmp_product__0_n_33\,
      ACIN(22) => \tmp_product__0_n_34\,
      ACIN(21) => \tmp_product__0_n_35\,
      ACIN(20) => \tmp_product__0_n_36\,
      ACIN(19) => \tmp_product__0_n_37\,
      ACIN(18) => \tmp_product__0_n_38\,
      ACIN(17) => \tmp_product__0_n_39\,
      ACIN(16) => \tmp_product__0_n_40\,
      ACIN(15) => \tmp_product__0_n_41\,
      ACIN(14) => \tmp_product__0_n_42\,
      ACIN(13) => \tmp_product__0_n_43\,
      ACIN(12) => \tmp_product__0_n_44\,
      ACIN(11) => \tmp_product__0_n_45\,
      ACIN(10) => \tmp_product__0_n_46\,
      ACIN(9) => \tmp_product__0_n_47\,
      ACIN(8) => \tmp_product__0_n_48\,
      ACIN(7) => \tmp_product__0_n_49\,
      ACIN(6) => \tmp_product__0_n_50\,
      ACIN(5) => \tmp_product__0_n_51\,
      ACIN(4) => \tmp_product__0_n_52\,
      ACIN(3) => \tmp_product__0_n_53\,
      ACIN(2) => \tmp_product__0_n_54\,
      ACIN(1) => \tmp_product__0_n_55\,
      ACIN(0) => \tmp_product__0_n_56\,
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_391_p1(31),
      B(16) => grp_fu_391_p1(31),
      B(15) => grp_fu_391_p1(31),
      B(14 downto 0) => grp_fu_391_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_61,
      P(46) => dout_reg_n_62,
      P(45) => dout_reg_n_63,
      P(44) => dout_reg_n_64,
      P(43) => dout_reg_n_65,
      P(42) => dout_reg_n_66,
      P(41) => dout_reg_n_67,
      P(40) => dout_reg_n_68,
      P(39) => dout_reg_n_69,
      P(38) => dout_reg_n_70,
      P(37) => dout_reg_n_71,
      P(36) => dout_reg_n_72,
      P(35) => dout_reg_n_73,
      P(34) => dout_reg_n_74,
      P(33) => dout_reg_n_75,
      P(32) => dout_reg_n_76,
      P(31) => dout_reg_n_77,
      P(30) => dout_reg_n_78,
      P(29) => dout_reg_n_79,
      P(28) => dout_reg_n_80,
      P(27) => dout_reg_n_81,
      P(26) => dout_reg_n_82,
      P(25) => dout_reg_n_83,
      P(24) => dout_reg_n_84,
      P(23) => dout_reg_n_85,
      P(22) => dout_reg_n_86,
      P(21) => dout_reg_n_87,
      P(20) => dout_reg_n_88,
      P(19) => dout_reg_n_89,
      P(18) => dout_reg_n_90,
      P(17) => dout_reg_n_91,
      P(16) => dout_reg_n_92,
      P(15) => dout_reg_n_93,
      P(14) => dout_reg_n_94,
      P(13) => dout_reg_n_95,
      P(12) => dout_reg_n_96,
      P(11) => dout_reg_n_97,
      P(10) => dout_reg_n_98,
      P(9) => dout_reg_n_99,
      P(8) => dout_reg_n_100,
      P(7) => dout_reg_n_101,
      P(6) => dout_reg_n_102,
      P(5) => dout_reg_n_103,
      P(4) => dout_reg_n_104,
      P(3) => dout_reg_n_105,
      P(2) => dout_reg_n_106,
      P(1) => dout_reg_n_107,
      P(0) => dout_reg_n_108,
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_109\,
      PCIN(46) => \tmp_product__0_n_110\,
      PCIN(45) => \tmp_product__0_n_111\,
      PCIN(44) => \tmp_product__0_n_112\,
      PCIN(43) => \tmp_product__0_n_113\,
      PCIN(42) => \tmp_product__0_n_114\,
      PCIN(41) => \tmp_product__0_n_115\,
      PCIN(40) => \tmp_product__0_n_116\,
      PCIN(39) => \tmp_product__0_n_117\,
      PCIN(38) => \tmp_product__0_n_118\,
      PCIN(37) => \tmp_product__0_n_119\,
      PCIN(36) => \tmp_product__0_n_120\,
      PCIN(35) => \tmp_product__0_n_121\,
      PCIN(34) => \tmp_product__0_n_122\,
      PCIN(33) => \tmp_product__0_n_123\,
      PCIN(32) => \tmp_product__0_n_124\,
      PCIN(31) => \tmp_product__0_n_125\,
      PCIN(30) => \tmp_product__0_n_126\,
      PCIN(29) => \tmp_product__0_n_127\,
      PCIN(28) => \tmp_product__0_n_128\,
      PCIN(27) => \tmp_product__0_n_129\,
      PCIN(26) => \tmp_product__0_n_130\,
      PCIN(25) => \tmp_product__0_n_131\,
      PCIN(24) => \tmp_product__0_n_132\,
      PCIN(23) => \tmp_product__0_n_133\,
      PCIN(22) => \tmp_product__0_n_134\,
      PCIN(21) => \tmp_product__0_n_135\,
      PCIN(20) => \tmp_product__0_n_136\,
      PCIN(19) => \tmp_product__0_n_137\,
      PCIN(18) => \tmp_product__0_n_138\,
      PCIN(17) => \tmp_product__0_n_139\,
      PCIN(16) => \tmp_product__0_n_140\,
      PCIN(15) => \tmp_product__0_n_141\,
      PCIN(14) => \tmp_product__0_n_142\,
      PCIN(13) => \tmp_product__0_n_143\,
      PCIN(12) => \tmp_product__0_n_144\,
      PCIN(11) => \tmp_product__0_n_145\,
      PCIN(10) => \tmp_product__0_n_146\,
      PCIN(9) => \tmp_product__0_n_147\,
      PCIN(8) => \tmp_product__0_n_148\,
      PCIN(7) => \tmp_product__0_n_149\,
      PCIN(6) => \tmp_product__0_n_150\,
      PCIN(5) => \tmp_product__0_n_151\,
      PCIN(4) => \tmp_product__0_n_152\,
      PCIN(3) => \tmp_product__0_n_153\,
      PCIN(2) => \tmp_product__0_n_154\,
      PCIN(1) => \tmp_product__0_n_155\,
      PCIN(0) => \tmp_product__0_n_156\,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_108\,
      Q => dout_reg_0(0),
      R => '0'
    );
\dout_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_98\,
      Q => dout_reg_0(10),
      R => '0'
    );
\dout_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_97\,
      Q => dout_reg_0(11),
      R => '0'
    );
\dout_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_96\,
      Q => dout_reg_0(12),
      R => '0'
    );
\dout_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_95\,
      Q => dout_reg_0(13),
      R => '0'
    );
\dout_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_94\,
      Q => dout_reg_0(14),
      R => '0'
    );
\dout_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_93\,
      Q => dout_reg_0(15),
      R => '0'
    );
\dout_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_92\,
      Q => \dout_reg[16]__0_n_3\,
      R => '0'
    );
\dout_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_107\,
      Q => dout_reg_0(1),
      R => '0'
    );
\dout_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_106\,
      Q => dout_reg_0(2),
      R => '0'
    );
\dout_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_105\,
      Q => dout_reg_0(3),
      R => '0'
    );
\dout_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_104\,
      Q => dout_reg_0(4),
      R => '0'
    );
\dout_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_103\,
      Q => dout_reg_0(5),
      R => '0'
    );
\dout_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_102\,
      Q => dout_reg_0(6),
      R => '0'
    );
\dout_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_101\,
      Q => dout_reg_0(7),
      R => '0'
    );
\dout_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_100\,
      Q => dout_reg_0(8),
      R => '0'
    );
\dout_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_99\,
      Q => dout_reg_0(9),
      R => '0'
    );
\mul_ln46_reg_278[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_106,
      I1 => tmp_product_n_106,
      O => \mul_ln46_reg_278[19]_i_2_n_3\
    );
\mul_ln46_reg_278[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_107,
      I1 => tmp_product_n_107,
      O => \mul_ln46_reg_278[19]_i_3_n_3\
    );
\mul_ln46_reg_278[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_108,
      I1 => tmp_product_n_108,
      O => \mul_ln46_reg_278[19]_i_4_n_3\
    );
\mul_ln46_reg_278[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln46_reg_278[23]_i_2_n_3\
    );
\mul_ln46_reg_278[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln46_reg_278[23]_i_3_n_3\
    );
\mul_ln46_reg_278[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln46_reg_278[23]_i_4_n_3\
    );
\mul_ln46_reg_278[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln46_reg_278[23]_i_5_n_3\
    );
\mul_ln46_reg_278[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln46_reg_278[27]_i_2_n_3\
    );
\mul_ln46_reg_278[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln46_reg_278[27]_i_3_n_3\
    );
\mul_ln46_reg_278[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln46_reg_278[27]_i_4_n_3\
    );
\mul_ln46_reg_278[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln46_reg_278[27]_i_5_n_3\
    );
\mul_ln46_reg_278[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln46_reg_278[31]_i_2_n_3\
    );
\mul_ln46_reg_278[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln46_reg_278[31]_i_3_n_3\
    );
\mul_ln46_reg_278[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln46_reg_278[31]_i_4_n_3\
    );
\mul_ln46_reg_278[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln46_reg_278[31]_i_5_n_3\
    );
\mul_ln46_reg_278_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln46_reg_278_reg[19]_i_1_n_3\,
      CO(2) => \mul_ln46_reg_278_reg[19]_i_1_n_4\,
      CO(1) => \mul_ln46_reg_278_reg[19]_i_1_n_5\,
      CO(0) => \mul_ln46_reg_278_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => dout_reg_n_106,
      DI(2) => dout_reg_n_107,
      DI(1) => dout_reg_n_108,
      DI(0) => '0',
      O(3 downto 0) => dout_reg_0(19 downto 16),
      S(3) => \mul_ln46_reg_278[19]_i_2_n_3\,
      S(2) => \mul_ln46_reg_278[19]_i_3_n_3\,
      S(1) => \mul_ln46_reg_278[19]_i_4_n_3\,
      S(0) => \dout_reg[16]__0_n_3\
    );
\mul_ln46_reg_278_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln46_reg_278_reg[19]_i_1_n_3\,
      CO(3) => \mul_ln46_reg_278_reg[23]_i_1_n_3\,
      CO(2) => \mul_ln46_reg_278_reg[23]_i_1_n_4\,
      CO(1) => \mul_ln46_reg_278_reg[23]_i_1_n_5\,
      CO(0) => \mul_ln46_reg_278_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => dout_reg_n_102,
      DI(2) => dout_reg_n_103,
      DI(1) => dout_reg_n_104,
      DI(0) => dout_reg_n_105,
      O(3 downto 0) => dout_reg_0(23 downto 20),
      S(3) => \mul_ln46_reg_278[23]_i_2_n_3\,
      S(2) => \mul_ln46_reg_278[23]_i_3_n_3\,
      S(1) => \mul_ln46_reg_278[23]_i_4_n_3\,
      S(0) => \mul_ln46_reg_278[23]_i_5_n_3\
    );
\mul_ln46_reg_278_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln46_reg_278_reg[23]_i_1_n_3\,
      CO(3) => \mul_ln46_reg_278_reg[27]_i_1_n_3\,
      CO(2) => \mul_ln46_reg_278_reg[27]_i_1_n_4\,
      CO(1) => \mul_ln46_reg_278_reg[27]_i_1_n_5\,
      CO(0) => \mul_ln46_reg_278_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => dout_reg_n_98,
      DI(2) => dout_reg_n_99,
      DI(1) => dout_reg_n_100,
      DI(0) => dout_reg_n_101,
      O(3 downto 0) => dout_reg_0(27 downto 24),
      S(3) => \mul_ln46_reg_278[27]_i_2_n_3\,
      S(2) => \mul_ln46_reg_278[27]_i_3_n_3\,
      S(1) => \mul_ln46_reg_278[27]_i_4_n_3\,
      S(0) => \mul_ln46_reg_278[27]_i_5_n_3\
    );
\mul_ln46_reg_278_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln46_reg_278_reg[27]_i_1_n_3\,
      CO(3) => \NLW_mul_ln46_reg_278_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln46_reg_278_reg[31]_i_1_n_4\,
      CO(1) => \mul_ln46_reg_278_reg[31]_i_1_n_5\,
      CO(0) => \mul_ln46_reg_278_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => dout_reg_n_95,
      DI(1) => dout_reg_n_96,
      DI(0) => dout_reg_n_97,
      O(3 downto 0) => dout_reg_0(31 downto 28),
      S(3) => \mul_ln46_reg_278[31]_i_2_n_3\,
      S(2) => \mul_ln46_reg_278[31]_i_3_n_3\,
      S(1) => \mul_ln46_reg_278[31]_i_4_n_3\,
      S(0) => \mul_ln46_reg_278[31]_i_5_n_3\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_391_p1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_391_p0(31),
      B(16) => grp_fu_391_p0(31),
      B(15) => grp_fu_391_p0(31),
      B(14 downto 0) => grp_fu_391_p0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_61,
      P(46) => tmp_product_n_62,
      P(45) => tmp_product_n_63,
      P(44) => tmp_product_n_64,
      P(43) => tmp_product_n_65,
      P(42) => tmp_product_n_66,
      P(41) => tmp_product_n_67,
      P(40) => tmp_product_n_68,
      P(39) => tmp_product_n_69,
      P(38) => tmp_product_n_70,
      P(37) => tmp_product_n_71,
      P(36) => tmp_product_n_72,
      P(35) => tmp_product_n_73,
      P(34) => tmp_product_n_74,
      P(33) => tmp_product_n_75,
      P(32) => tmp_product_n_76,
      P(31) => tmp_product_n_77,
      P(30) => tmp_product_n_78,
      P(29) => tmp_product_n_79,
      P(28) => tmp_product_n_80,
      P(27) => tmp_product_n_81,
      P(26) => tmp_product_n_82,
      P(25) => tmp_product_n_83,
      P(24) => tmp_product_n_84,
      P(23) => tmp_product_n_85,
      P(22) => tmp_product_n_86,
      P(21) => tmp_product_n_87,
      P(20) => tmp_product_n_88,
      P(19) => tmp_product_n_89,
      P(18) => tmp_product_n_90,
      P(17) => tmp_product_n_91,
      P(16) => tmp_product_n_92,
      P(15) => tmp_product_n_93,
      P(14) => tmp_product_n_94,
      P(13) => tmp_product_n_95,
      P(12) => tmp_product_n_96,
      P(11) => tmp_product_n_97,
      P(10) => tmp_product_n_98,
      P(9) => tmp_product_n_99,
      P(8) => tmp_product_n_100,
      P(7) => tmp_product_n_101,
      P(6) => tmp_product_n_102,
      P(5) => tmp_product_n_103,
      P(4) => tmp_product_n_104,
      P(3) => tmp_product_n_105,
      P(2) => tmp_product_n_106,
      P(1) => tmp_product_n_107,
      P(0) => tmp_product_n_108,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_109,
      PCOUT(46) => tmp_product_n_110,
      PCOUT(45) => tmp_product_n_111,
      PCOUT(44) => tmp_product_n_112,
      PCOUT(43) => tmp_product_n_113,
      PCOUT(42) => tmp_product_n_114,
      PCOUT(41) => tmp_product_n_115,
      PCOUT(40) => tmp_product_n_116,
      PCOUT(39) => tmp_product_n_117,
      PCOUT(38) => tmp_product_n_118,
      PCOUT(37) => tmp_product_n_119,
      PCOUT(36) => tmp_product_n_120,
      PCOUT(35) => tmp_product_n_121,
      PCOUT(34) => tmp_product_n_122,
      PCOUT(33) => tmp_product_n_123,
      PCOUT(32) => tmp_product_n_124,
      PCOUT(31) => tmp_product_n_125,
      PCOUT(30) => tmp_product_n_126,
      PCOUT(29) => tmp_product_n_127,
      PCOUT(28) => tmp_product_n_128,
      PCOUT(27) => tmp_product_n_129,
      PCOUT(26) => tmp_product_n_130,
      PCOUT(25) => tmp_product_n_131,
      PCOUT(24) => tmp_product_n_132,
      PCOUT(23) => tmp_product_n_133,
      PCOUT(22) => tmp_product_n_134,
      PCOUT(21) => tmp_product_n_135,
      PCOUT(20) => tmp_product_n_136,
      PCOUT(19) => tmp_product_n_137,
      PCOUT(18) => tmp_product_n_138,
      PCOUT(17) => tmp_product_n_139,
      PCOUT(16) => tmp_product_n_140,
      PCOUT(15) => tmp_product_n_141,
      PCOUT(14) => tmp_product_n_142,
      PCOUT(13) => tmp_product_n_143,
      PCOUT(12) => tmp_product_n_144,
      PCOUT(11) => tmp_product_n_145,
      PCOUT(10) => tmp_product_n_146,
      PCOUT(9) => tmp_product_n_147,
      PCOUT(8) => tmp_product_n_148,
      PCOUT(7) => tmp_product_n_149,
      PCOUT(6) => tmp_product_n_150,
      PCOUT(5) => tmp_product_n_151,
      PCOUT(4) => tmp_product_n_152,
      PCOUT(3) => tmp_product_n_153,
      PCOUT(2) => tmp_product_n_154,
      PCOUT(1) => tmp_product_n_155,
      PCOUT(0) => tmp_product_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_391_p0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__0_n_27\,
      ACOUT(28) => \tmp_product__0_n_28\,
      ACOUT(27) => \tmp_product__0_n_29\,
      ACOUT(26) => \tmp_product__0_n_30\,
      ACOUT(25) => \tmp_product__0_n_31\,
      ACOUT(24) => \tmp_product__0_n_32\,
      ACOUT(23) => \tmp_product__0_n_33\,
      ACOUT(22) => \tmp_product__0_n_34\,
      ACOUT(21) => \tmp_product__0_n_35\,
      ACOUT(20) => \tmp_product__0_n_36\,
      ACOUT(19) => \tmp_product__0_n_37\,
      ACOUT(18) => \tmp_product__0_n_38\,
      ACOUT(17) => \tmp_product__0_n_39\,
      ACOUT(16) => \tmp_product__0_n_40\,
      ACOUT(15) => \tmp_product__0_n_41\,
      ACOUT(14) => \tmp_product__0_n_42\,
      ACOUT(13) => \tmp_product__0_n_43\,
      ACOUT(12) => \tmp_product__0_n_44\,
      ACOUT(11) => \tmp_product__0_n_45\,
      ACOUT(10) => \tmp_product__0_n_46\,
      ACOUT(9) => \tmp_product__0_n_47\,
      ACOUT(8) => \tmp_product__0_n_48\,
      ACOUT(7) => \tmp_product__0_n_49\,
      ACOUT(6) => \tmp_product__0_n_50\,
      ACOUT(5) => \tmp_product__0_n_51\,
      ACOUT(4) => \tmp_product__0_n_52\,
      ACOUT(3) => \tmp_product__0_n_53\,
      ACOUT(2) => \tmp_product__0_n_54\,
      ACOUT(1) => \tmp_product__0_n_55\,
      ACOUT(0) => \tmp_product__0_n_56\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => grp_fu_391_p1(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_61\,
      P(46) => \tmp_product__0_n_62\,
      P(45) => \tmp_product__0_n_63\,
      P(44) => \tmp_product__0_n_64\,
      P(43) => \tmp_product__0_n_65\,
      P(42) => \tmp_product__0_n_66\,
      P(41) => \tmp_product__0_n_67\,
      P(40) => \tmp_product__0_n_68\,
      P(39) => \tmp_product__0_n_69\,
      P(38) => \tmp_product__0_n_70\,
      P(37) => \tmp_product__0_n_71\,
      P(36) => \tmp_product__0_n_72\,
      P(35) => \tmp_product__0_n_73\,
      P(34) => \tmp_product__0_n_74\,
      P(33) => \tmp_product__0_n_75\,
      P(32) => \tmp_product__0_n_76\,
      P(31) => \tmp_product__0_n_77\,
      P(30) => \tmp_product__0_n_78\,
      P(29) => \tmp_product__0_n_79\,
      P(28) => \tmp_product__0_n_80\,
      P(27) => \tmp_product__0_n_81\,
      P(26) => \tmp_product__0_n_82\,
      P(25) => \tmp_product__0_n_83\,
      P(24) => \tmp_product__0_n_84\,
      P(23) => \tmp_product__0_n_85\,
      P(22) => \tmp_product__0_n_86\,
      P(21) => \tmp_product__0_n_87\,
      P(20) => \tmp_product__0_n_88\,
      P(19) => \tmp_product__0_n_89\,
      P(18) => \tmp_product__0_n_90\,
      P(17) => \tmp_product__0_n_91\,
      P(16) => \tmp_product__0_n_92\,
      P(15) => \tmp_product__0_n_93\,
      P(14) => \tmp_product__0_n_94\,
      P(13) => \tmp_product__0_n_95\,
      P(12) => \tmp_product__0_n_96\,
      P(11) => \tmp_product__0_n_97\,
      P(10) => \tmp_product__0_n_98\,
      P(9) => \tmp_product__0_n_99\,
      P(8) => \tmp_product__0_n_100\,
      P(7) => \tmp_product__0_n_101\,
      P(6) => \tmp_product__0_n_102\,
      P(5) => \tmp_product__0_n_103\,
      P(4) => \tmp_product__0_n_104\,
      P(3) => \tmp_product__0_n_105\,
      P(2) => \tmp_product__0_n_106\,
      P(1) => \tmp_product__0_n_107\,
      P(0) => \tmp_product__0_n_108\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_109\,
      PCOUT(46) => \tmp_product__0_n_110\,
      PCOUT(45) => \tmp_product__0_n_111\,
      PCOUT(44) => \tmp_product__0_n_112\,
      PCOUT(43) => \tmp_product__0_n_113\,
      PCOUT(42) => \tmp_product__0_n_114\,
      PCOUT(41) => \tmp_product__0_n_115\,
      PCOUT(40) => \tmp_product__0_n_116\,
      PCOUT(39) => \tmp_product__0_n_117\,
      PCOUT(38) => \tmp_product__0_n_118\,
      PCOUT(37) => \tmp_product__0_n_119\,
      PCOUT(36) => \tmp_product__0_n_120\,
      PCOUT(35) => \tmp_product__0_n_121\,
      PCOUT(34) => \tmp_product__0_n_122\,
      PCOUT(33) => \tmp_product__0_n_123\,
      PCOUT(32) => \tmp_product__0_n_124\,
      PCOUT(31) => \tmp_product__0_n_125\,
      PCOUT(30) => \tmp_product__0_n_126\,
      PCOUT(29) => \tmp_product__0_n_127\,
      PCOUT(28) => \tmp_product__0_n_128\,
      PCOUT(27) => \tmp_product__0_n_129\,
      PCOUT(26) => \tmp_product__0_n_130\,
      PCOUT(25) => \tmp_product__0_n_131\,
      PCOUT(24) => \tmp_product__0_n_132\,
      PCOUT(23) => \tmp_product__0_n_133\,
      PCOUT(22) => \tmp_product__0_n_134\,
      PCOUT(21) => \tmp_product__0_n_135\,
      PCOUT(20) => \tmp_product__0_n_136\,
      PCOUT(19) => \tmp_product__0_n_137\,
      PCOUT(18) => \tmp_product__0_n_138\,
      PCOUT(17) => \tmp_product__0_n_139\,
      PCOUT(16) => \tmp_product__0_n_140\,
      PCOUT(15) => \tmp_product__0_n_141\,
      PCOUT(14) => \tmp_product__0_n_142\,
      PCOUT(13) => \tmp_product__0_n_143\,
      PCOUT(12) => \tmp_product__0_n_144\,
      PCOUT(11) => \tmp_product__0_n_145\,
      PCOUT(10) => \tmp_product__0_n_146\,
      PCOUT(9) => \tmp_product__0_n_147\,
      PCOUT(8) => \tmp_product__0_n_148\,
      PCOUT(7) => \tmp_product__0_n_149\,
      PCOUT(6) => \tmp_product__0_n_150\,
      PCOUT(5) => \tmp_product__0_n_151\,
      PCOUT(4) => \tmp_product__0_n_152\,
      PCOUT(3) => \tmp_product__0_n_153\,
      PCOUT(2) => \tmp_product__0_n_154\,
      PCOUT(1) => \tmp_product__0_n_155\,
      PCOUT(0) => \tmp_product__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    SIGNAL_IN_TREADY_int_regslice : out STD_LOGIC;
    SIGNAL_IN_TVALID_int_regslice : out STD_LOGIC;
    ack_in : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    SIGNAL_IN_TVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SIGNAL_IN_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \B_V_data_1_payload_A[31]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1_n_3\ : STD_LOGIC;
  signal \^signal_in_tready_int_regslice\ : STD_LOGIC;
  signal \^signal_in_tvalid_int_regslice\ : STD_LOGIC;
  signal \^ack_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair235";
begin
  SIGNAL_IN_TREADY_int_regslice <= \^signal_in_tready_int_regslice\;
  SIGNAL_IN_TVALID_int_regslice <= \^signal_in_tvalid_int_regslice\;
  ack_in <= \^ack_in\;
\B_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^signal_in_tvalid_int_regslice\,
      I1 => \^ack_in\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[31]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(27),
      Q => B_V_data_1_payload_A(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(28),
      Q => B_V_data_1_payload_A(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(29),
      Q => B_V_data_1_payload_A(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(30),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(31),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => SIGNAL_IN_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^signal_in_tvalid_int_regslice\,
      I2 => \^ack_in\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(27),
      Q => B_V_data_1_payload_B(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(28),
      Q => B_V_data_1_payload_B(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(29),
      Q => B_V_data_1_payload_B(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(30),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(31),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => \^signal_in_tvalid_int_regslice\,
      I2 => ap_start,
      I3 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_IN_TVALID,
      I1 => \^ack_in\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_start,
      I2 => Q(0),
      I3 => SIGNAL_IN_TVALID,
      I4 => \^ack_in\,
      I5 => \^signal_in_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \^signal_in_tvalid_int_regslice\,
      I2 => ap_start,
      O => \^signal_in_tready_int_regslice\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3B3FFB3"
    )
        port map (
      I0 => Q(0),
      I1 => \^signal_in_tvalid_int_regslice\,
      I2 => ap_start,
      I3 => \^ack_in\,
      I4 => SIGNAL_IN_TVALID,
      O => \B_V_data_1_state[1]_i_1_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^signal_in_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1_n_3\,
      Q => \^ack_in\,
      R => SR(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \^signal_in_tready_int_regslice\,
      I1 => \ap_CS_fsm_reg[1]\,
      I2 => \ap_CS_fsm_reg[1]_0\,
      I3 => \ap_CS_fsm_reg[1]_1\,
      I4 => \ap_CS_fsm_reg[1]_2\,
      I5 => \ap_CS_fsm_reg[1]_3\,
      O => D(0)
    );
\tmp_data_V_reg_434[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(0)
    );
\tmp_data_V_reg_434[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(10)
    );
\tmp_data_V_reg_434[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(11)
    );
\tmp_data_V_reg_434[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(12)
    );
\tmp_data_V_reg_434[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(13)
    );
\tmp_data_V_reg_434[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(14)
    );
\tmp_data_V_reg_434[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(15)
    );
\tmp_data_V_reg_434[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(16)
    );
\tmp_data_V_reg_434[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(17)
    );
\tmp_data_V_reg_434[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(18)
    );
\tmp_data_V_reg_434[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(19)
    );
\tmp_data_V_reg_434[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(1)
    );
\tmp_data_V_reg_434[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(20)
    );
\tmp_data_V_reg_434[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(21)
    );
\tmp_data_V_reg_434[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(22)
    );
\tmp_data_V_reg_434[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(23)
    );
\tmp_data_V_reg_434[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(24)
    );
\tmp_data_V_reg_434[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(25)
    );
\tmp_data_V_reg_434[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(26)
    );
\tmp_data_V_reg_434[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(27)
    );
\tmp_data_V_reg_434[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(28)
    );
\tmp_data_V_reg_434[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(29)
    );
\tmp_data_V_reg_434[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(2)
    );
\tmp_data_V_reg_434[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(30)
    );
\tmp_data_V_reg_434[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(31)
    );
\tmp_data_V_reg_434[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(3)
    );
\tmp_data_V_reg_434[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(4)
    );
\tmp_data_V_reg_434[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(5)
    );
\tmp_data_V_reg_434[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(6)
    );
\tmp_data_V_reg_434[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(7)
    );
\tmp_data_V_reg_434[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(8)
    );
\tmp_data_V_reg_434[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ack_in : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    SIGNAL_OUT_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SIGNAL_OUT_TREADY : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    SIGNAL_IN_TVALID_int_regslice : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both_5 : entity is "equalizer_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both_5 is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \B_V_data_1_payload_A[31]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__6_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__6_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^ack_in\ : STD_LOGIC;
  signal \^ap_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__6\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__6\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__6\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[0]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[10]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[11]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[12]_INST_0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[13]_INST_0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[14]_INST_0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[15]_INST_0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[16]_INST_0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[17]_INST_0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[18]_INST_0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[19]_INST_0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[1]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[20]_INST_0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[21]_INST_0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[22]_INST_0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[23]_INST_0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[24]_INST_0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[25]_INST_0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[26]_INST_0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[27]_INST_0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[28]_INST_0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[29]_INST_0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[2]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[30]_INST_0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[31]_INST_0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[3]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[4]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[5]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[6]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[7]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[8]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDATA[9]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ap_CS_fsm[32]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ap_CS_fsm[33]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of ap_ready_INST_0 : label is "soft_lutpair247";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  ack_in <= \^ack_in\;
  ap_ready <= \^ap_ready\;
\B_V_data_1_payload_A[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^ack_in\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[31]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(27),
      Q => B_V_data_1_payload_A(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(28),
      Q => B_V_data_1_payload_A(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(29),
      Q => B_V_data_1_payload_A(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(30),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(31),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^ack_in\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(27),
      Q => B_V_data_1_payload_B(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(28),
      Q => B_V_data_1_payload_B(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(29),
      Q => B_V_data_1_payload_B(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(30),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(31),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__6_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__6_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^ack_in\,
      I1 => Q(2),
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__6_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__6_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2AA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SIGNAL_OUT_TREADY,
      I2 => \^ack_in\,
      I3 => Q(2),
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__6_n_3\
    );
\B_V_data_1_state[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => Q(2),
      I3 => \^ack_in\,
      O => \B_V_data_1_state[1]_i_1__6_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__6_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__6_n_3\,
      Q => \^ack_in\,
      R => SR(0)
    );
\SIGNAL_OUT_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(0)
    );
\SIGNAL_OUT_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(10)
    );
\SIGNAL_OUT_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(11)
    );
\SIGNAL_OUT_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(12)
    );
\SIGNAL_OUT_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(13)
    );
\SIGNAL_OUT_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(14)
    );
\SIGNAL_OUT_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(15)
    );
\SIGNAL_OUT_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(16)
    );
\SIGNAL_OUT_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(17)
    );
\SIGNAL_OUT_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(18)
    );
\SIGNAL_OUT_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(19)
    );
\SIGNAL_OUT_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(1)
    );
\SIGNAL_OUT_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(20)
    );
\SIGNAL_OUT_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(21)
    );
\SIGNAL_OUT_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(22)
    );
\SIGNAL_OUT_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(23)
    );
\SIGNAL_OUT_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(24)
    );
\SIGNAL_OUT_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(25)
    );
\SIGNAL_OUT_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(26)
    );
\SIGNAL_OUT_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(27)
    );
\SIGNAL_OUT_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(28)
    );
\SIGNAL_OUT_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(29)
    );
\SIGNAL_OUT_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(2)
    );
\SIGNAL_OUT_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(30)
    );
\SIGNAL_OUT_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(31)
    );
\SIGNAL_OUT_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(3)
    );
\SIGNAL_OUT_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(4)
    );
\SIGNAL_OUT_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(5)
    );
\SIGNAL_OUT_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(6)
    );
\SIGNAL_OUT_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(7)
    );
\SIGNAL_OUT_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(8)
    );
\SIGNAL_OUT_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => SIGNAL_OUT_TDATA(9)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => ap_start,
      I2 => SIGNAL_IN_TVALID_int_regslice,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => \^ack_in\,
      I2 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEFA0A0"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^ack_in\,
      I3 => SIGNAL_OUT_TREADY,
      I4 => Q(3),
      O => D(2)
    );
ap_ready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80A0"
    )
        port map (
      I0 => Q(3),
      I1 => SIGNAL_OUT_TREADY,
      I2 => \^ack_in\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => \^ap_ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SIGNAL_IN_TVALID_int_regslice : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    SIGNAL_IN_TVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SIGNAL_IN_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SIGNAL_IN_TREADY_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0\ : entity is "equalizer_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_V_data_1_payload_A[3]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_440[0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_440[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_440[2]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_440[3]_i_1\ : label is "soft_lutpair242";
begin
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[3]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1_n_3\,
      D => SIGNAL_IN_TKEEP(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1_n_3\,
      D => SIGNAL_IN_TKEEP(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1_n_3\,
      D => SIGNAL_IN_TKEEP(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1_n_3\,
      D => SIGNAL_IN_TKEEP(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TKEEP(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TKEEP(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TKEEP(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TKEEP(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_IN_TVALID_int_regslice,
      I2 => ap_start,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_IN_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SIGNAL_IN_TREADY_int_regslice,
      I2 => SIGNAL_IN_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FFFFFF80FF"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_IN_TVALID_int_regslice,
      I2 => ap_start,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => SIGNAL_IN_TVALID,
      O => \B_V_data_1_state[1]_i_1__0_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__0_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SR(0)
    );
\tmp_keep_V_reg_440[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_keep_V_reg_440[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_keep_V_reg_440[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_keep_V_reg_440[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_10\ is
  port (
    SIGNAL_OUT_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SIGNAL_OUT_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_10\ : entity is "equalizer_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_10\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_V_data_1_payload_A[3]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__8_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__8\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TSTRB[0]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TSTRB[1]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TSTRB[2]_INST_0\ : label is "soft_lutpair275";
begin
\B_V_data_1_payload_A[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[3]_i_1__2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__2_n_3\,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__2_n_3\,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__2_n_3\,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__2_n_3\,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__8_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__8_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__8_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__8_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAAA0000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SIGNAL_OUT_TREADY,
      I2 => ack_in,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__8_n_3\
    );
\B_V_data_1_state[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFBFB"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => Q(0),
      I4 => ack_in,
      O => \B_V_data_1_state[1]_i_1__8_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__8_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__8_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SR(0)
    );
\SIGNAL_OUT_TSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => SIGNAL_OUT_TSTRB(0)
    );
\SIGNAL_OUT_TSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => SIGNAL_OUT_TSTRB(1)
    );
\SIGNAL_OUT_TSTRB[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => SIGNAL_OUT_TSTRB(2)
    );
\SIGNAL_OUT_TSTRB[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => SIGNAL_OUT_TSTRB(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SIGNAL_IN_TVALID_int_regslice : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    SIGNAL_IN_TVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SIGNAL_IN_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SIGNAL_IN_TREADY_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_4\ : entity is "equalizer_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_4\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_V_data_1_payload_A[3]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_445[0]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_445[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_445[2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_445[3]_i_1\ : label is "soft_lutpair244";
begin
\B_V_data_1_payload_A[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[3]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__0_n_3\,
      D => SIGNAL_IN_TSTRB(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__0_n_3\,
      D => SIGNAL_IN_TSTRB(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__0_n_3\,
      D => SIGNAL_IN_TSTRB(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__0_n_3\,
      D => SIGNAL_IN_TSTRB(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TSTRB(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TSTRB(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TSTRB(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TSTRB(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_IN_TVALID_int_regslice,
      I2 => ap_start,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_IN_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SIGNAL_IN_TREADY_int_regslice,
      I2 => SIGNAL_IN_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FFFFFF80FF"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_IN_TVALID_int_regslice,
      I2 => ap_start,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => SIGNAL_IN_TVALID,
      O => \B_V_data_1_state[1]_i_1__1_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__1_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SR(0)
    );
\tmp_strb_V_reg_445[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_strb_V_reg_445[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_strb_V_reg_445[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_strb_V_reg_445[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_8\ is
  port (
    SIGNAL_OUT_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SIGNAL_OUT_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_8\ : entity is "equalizer_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_8\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_V_data_1_payload_A[3]_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__7_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__7\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TKEEP[0]_INST_0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TKEEP[1]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TKEEP[2]_INST_0\ : label is "soft_lutpair272";
begin
\B_V_data_1_payload_A[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[3]_i_1__1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__1_n_3\,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__1_n_3\,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__1_n_3\,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__1_n_3\,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__7_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__7_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__7_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__7_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAAA0000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SIGNAL_OUT_TREADY,
      I2 => ack_in,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__7_n_3\
    );
\B_V_data_1_state[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFBFB"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => Q(0),
      I4 => ack_in,
      O => \B_V_data_1_state[1]_i_1__7_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__7_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__7_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SR(0)
    );
\SIGNAL_OUT_TKEEP[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => SIGNAL_OUT_TKEEP(0)
    );
\SIGNAL_OUT_TKEEP[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => SIGNAL_OUT_TKEEP(1)
    );
\SIGNAL_OUT_TKEEP[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => SIGNAL_OUT_TKEEP(2)
    );
\SIGNAL_OUT_TKEEP[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => SIGNAL_OUT_TKEEP(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SIGNAL_IN_TVALID_int_regslice : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    SIGNAL_IN_TVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SIGNAL_IN_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SIGNAL_IN_TREADY_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1\ : entity is "equalizer_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_user_V_reg_450[0]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \tmp_user_V_reg_450[1]_i_1\ : label is "soft_lutpair245";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => SIGNAL_IN_TUSER(0),
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_3\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => SIGNAL_IN_TUSER(1),
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1_n_3\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => SIGNAL_IN_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1_n_3\
    );
\B_V_data_1_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => SIGNAL_IN_TUSER(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_3\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1_n_3\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_IN_TVALID_int_regslice,
      I2 => ap_start,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_IN_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SIGNAL_IN_TREADY_int_regslice,
      I2 => SIGNAL_IN_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__2_n_3\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FFFFFF80FF"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_IN_TVALID_int_regslice,
      I2 => ap_start,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => SIGNAL_IN_TVALID,
      O => \B_V_data_1_state[1]_i_1__2_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__2_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SR(0)
    );
\tmp_user_V_reg_450[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_user_V_reg_450[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_11\ is
  port (
    SIGNAL_OUT_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SIGNAL_OUT_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_11\ : entity is "equalizer_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_11\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__9_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__9\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TUSER[0]_INST_0\ : label is "soft_lutpair276";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(0),
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1__1_n_3\
    );
\B_V_data_1_payload_A[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(1),
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_3\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1__0_n_3\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1__1_n_3\
    );
\B_V_data_1_payload_B[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1__0_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_3\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1__0_n_3\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__9_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__9_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__9_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__9_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAAA0000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SIGNAL_OUT_TREADY,
      I2 => ack_in,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__9_n_3\
    );
\B_V_data_1_state[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFBFB"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => Q(0),
      I4 => ack_in,
      O => \B_V_data_1_state[1]_i_1__9_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__9_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__9_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SR(0)
    );
\SIGNAL_OUT_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => SIGNAL_OUT_TUSER(0)
    );
\SIGNAL_OUT_TUSER[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => SIGNAL_OUT_TUSER(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2\ is
  port (
    SIGNAL_IN_TLAST_int_regslice : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SIGNAL_IN_TVALID_int_regslice : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    SIGNAL_IN_TVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SIGNAL_IN_TREADY_int_regslice : in STD_LOGIC;
    SIGNAL_IN_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2\ : entity is "equalizer_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => SIGNAL_IN_TLAST(0),
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => SIGNAL_IN_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_IN_TVALID_int_regslice,
      I2 => ap_start,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_IN_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SIGNAL_IN_TREADY_int_regslice,
      I2 => SIGNAL_IN_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__3_n_3\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FFFFFF80FF"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_IN_TVALID_int_regslice,
      I2 => ap_start,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => SIGNAL_IN_TVALID,
      O => \B_V_data_1_state[1]_i_1__3_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__3_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SR(0)
    );
\tmp_last_V_reg_455[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => SIGNAL_IN_TLAST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2_9\ is
  port (
    SIGNAL_OUT_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    SIGNAL_OUT_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    tmp_last_V_reg_455 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2_9\ : entity is "equalizer_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2_9\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__10_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__10\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TLAST[0]_INST_0\ : label is "soft_lutpair273";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_last_V_reg_455,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => tmp_last_V_reg_455,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__10_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__10_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__10_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__10_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAAA0000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SIGNAL_OUT_TREADY,
      I2 => ack_in,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__10_n_3\
    );
\B_V_data_1_state[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFBFB"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => Q(0),
      I4 => ack_in,
      O => \B_V_data_1_state[1]_i_1__10_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__10_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__10_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SR(0)
    );
\SIGNAL_OUT_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => SIGNAL_OUT_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SIGNAL_IN_TVALID_int_regslice : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    SIGNAL_IN_TVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SIGNAL_IN_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SIGNAL_IN_TREADY_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3\ : entity is "equalizer_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \B_V_data_1_payload_A[4]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_id_V_reg_460[0]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_460[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_460[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_460[3]_i_1\ : label is "soft_lutpair240";
begin
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[4]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1_n_3\,
      D => SIGNAL_IN_TID(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1_n_3\,
      D => SIGNAL_IN_TID(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1_n_3\,
      D => SIGNAL_IN_TID(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1_n_3\,
      D => SIGNAL_IN_TID(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1_n_3\,
      D => SIGNAL_IN_TID(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_B[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TID(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TID(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TID(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TID(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TID(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_IN_TVALID_int_regslice,
      I2 => ap_start,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_IN_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SIGNAL_IN_TREADY_int_regslice,
      I2 => SIGNAL_IN_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__4_n_3\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FFFFFF80FF"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_IN_TVALID_int_regslice,
      I2 => ap_start,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => SIGNAL_IN_TVALID,
      O => \B_V_data_1_state[1]_i_1__4_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__4_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SR(0)
    );
\tmp_id_V_reg_460[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_id_V_reg_460[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_id_V_reg_460[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_id_V_reg_460[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
\tmp_id_V_reg_460[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3_7\ is
  port (
    SIGNAL_OUT_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SIGNAL_OUT_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3_7\ : entity is "equalizer_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3_7\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \B_V_data_1_payload_A[4]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__11_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__11\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TID[0]_INST_0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TID[1]_INST_0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TID[2]_INST_0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TID[3]_INST_0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TID[4]_INST_0\ : label is "soft_lutpair270";
begin
\B_V_data_1_payload_A[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[4]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[4]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[4]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[4]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[4]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[4]_0\(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_B[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__11_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__11_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__11_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__11_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAAA0000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SIGNAL_OUT_TREADY,
      I2 => ack_in,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__11_n_3\
    );
\B_V_data_1_state[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFBFB"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => Q(0),
      I4 => ack_in,
      O => \B_V_data_1_state[1]_i_1__11_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__11_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__11_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SR(0)
    );
\SIGNAL_OUT_TID[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => SIGNAL_OUT_TID(0)
    );
\SIGNAL_OUT_TID[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => SIGNAL_OUT_TID(1)
    );
\SIGNAL_OUT_TID[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => SIGNAL_OUT_TID(2)
    );
\SIGNAL_OUT_TID[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => SIGNAL_OUT_TID(3)
    );
\SIGNAL_OUT_TID[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => SIGNAL_OUT_TID(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SIGNAL_IN_TVALID_int_regslice : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    SIGNAL_IN_TVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SIGNAL_IN_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SIGNAL_IN_TREADY_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4\ : entity is "equalizer_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \B_V_data_1_payload_A[5]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__5_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_465[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_465[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_465[2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_465[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_465[4]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_465[5]_i_1\ : label is "soft_lutpair238";
begin
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[5]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1_n_3\,
      D => SIGNAL_IN_TDEST(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1_n_3\,
      D => SIGNAL_IN_TDEST(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1_n_3\,
      D => SIGNAL_IN_TDEST(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1_n_3\,
      D => SIGNAL_IN_TDEST(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1_n_3\,
      D => SIGNAL_IN_TDEST(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1_n_3\,
      D => SIGNAL_IN_TDEST(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_B[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDEST(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDEST(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDEST(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDEST(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDEST(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => SIGNAL_IN_TDEST(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_IN_TVALID_int_regslice,
      I2 => ap_start,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__5_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__5_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_IN_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__5_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__5_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SIGNAL_IN_TREADY_int_regslice,
      I2 => SIGNAL_IN_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__5_n_3\
    );
\B_V_data_1_state[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FFFFFF80FF"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_IN_TVALID_int_regslice,
      I2 => ap_start,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => SIGNAL_IN_TVALID,
      O => \B_V_data_1_state[1]_i_1__5_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__5_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__5_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SR(0)
    );
\tmp_dest_V_reg_465[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_dest_V_reg_465[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_dest_V_reg_465[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_dest_V_reg_465[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
\tmp_dest_V_reg_465[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => D(4)
    );
\tmp_dest_V_reg_465[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      O => D(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4_6\ is
  port (
    SIGNAL_OUT_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SIGNAL_OUT_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4_6\ : entity is "equalizer_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4_6\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \B_V_data_1_payload_A[5]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__12_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__12\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDEST[0]_INST_0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDEST[1]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDEST[2]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDEST[3]_INST_0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \SIGNAL_OUT_TDEST[4]_INST_0\ : label is "soft_lutpair267";
begin
\B_V_data_1_payload_A[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[5]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[5]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[5]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[5]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[5]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[5]_0\(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[5]_0\(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_B[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__12_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__12_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__12_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__12_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAAA0000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SIGNAL_OUT_TREADY,
      I2 => ack_in,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__12_n_3\
    );
\B_V_data_1_state[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFBFB"
    )
        port map (
      I0 => SIGNAL_OUT_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => Q(0),
      I4 => ack_in,
      O => \B_V_data_1_state[1]_i_1__12_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__12_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__12_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SR(0)
    );
\SIGNAL_OUT_TDEST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => SIGNAL_OUT_TDEST(0)
    );
\SIGNAL_OUT_TDEST[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => SIGNAL_OUT_TDEST(1)
    );
\SIGNAL_OUT_TDEST[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => SIGNAL_OUT_TDEST(2)
    );
\SIGNAL_OUT_TDEST[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => SIGNAL_OUT_TDEST(3)
    );
\SIGNAL_OUT_TDEST[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => SIGNAL_OUT_TDEST(4)
    );
\SIGNAL_OUT_TDEST[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      O => SIGNAL_OUT_TDEST(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter8 : out STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_fu_391_p0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_391_p1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mul_ln69_reg_521_reg[30]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[20]_0\ : out STD_LOGIC;
    \gmem_addr_reg_262_reg[61]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[21]_0\ : in STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg : in STD_LOGIC;
    gmem_RVALID : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    gmem_addr_2_reg_482 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce : in STD_LOGIC;
    \dout_reg[16]__0\ : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC;
    tmp_product_1 : in STD_LOGIC;
    tmp_product_2 : in STD_LOGIC;
    tmp_product_3 : in STD_LOGIC;
    tmp_product_4 : in STD_LOGIC;
    tmp_product_5 : in STD_LOGIC;
    tmp_product_6 : in STD_LOGIC;
    tmp_product_7 : in STD_LOGIC;
    tmp_product_8 : in STD_LOGIC;
    tmp_product_9 : in STD_LOGIC;
    tmp_product_10 : in STD_LOGIC;
    tmp_product_11 : in STD_LOGIC;
    tmp_product_12 : in STD_LOGIC;
    tmp_product_13 : in STD_LOGIC;
    \tmp_product__0\ : in STD_LOGIC;
    \tmp_product__0_0\ : in STD_LOGIC;
    \tmp_product__0_1\ : in STD_LOGIC;
    \tmp_product__0_2\ : in STD_LOGIC;
    \tmp_product__0_3\ : in STD_LOGIC;
    \tmp_product__0_4\ : in STD_LOGIC;
    \tmp_product__0_5\ : in STD_LOGIC;
    \tmp_product__0_6\ : in STD_LOGIC;
    \tmp_product__0_7\ : in STD_LOGIC;
    \tmp_product__0_8\ : in STD_LOGIC;
    \tmp_product__0_9\ : in STD_LOGIC;
    \tmp_product__0_10\ : in STD_LOGIC;
    \tmp_product__0_11\ : in STD_LOGIC;
    \tmp_product__0_12\ : in STD_LOGIC;
    \tmp_product__0_13\ : in STD_LOGIC;
    \tmp_product__0_14\ : in STD_LOGIC;
    \tmp_product__0_15\ : in STD_LOGIC;
    dout_reg : in STD_LOGIC;
    dout_reg_0 : in STD_LOGIC;
    dout_reg_1 : in STD_LOGIC;
    dout_reg_2 : in STD_LOGIC;
    dout_reg_3 : in STD_LOGIC;
    dout_reg_4 : in STD_LOGIC;
    dout_reg_5 : in STD_LOGIC;
    dout_reg_6 : in STD_LOGIC;
    dout_reg_7 : in STD_LOGIC;
    dout_reg_8 : in STD_LOGIC;
    dout_reg_9 : in STD_LOGIC;
    dout_reg_10 : in STD_LOGIC;
    dout_reg_11 : in STD_LOGIC;
    dout_reg_12 : in STD_LOGIC;
    dout_reg_13 : in STD_LOGIC;
    tmp_product_14 : in STD_LOGIC;
    tmp_product_15 : in STD_LOGIC;
    tmp_product_16 : in STD_LOGIC;
    tmp_product_17 : in STD_LOGIC;
    tmp_product_18 : in STD_LOGIC;
    tmp_product_19 : in STD_LOGIC;
    tmp_product_20 : in STD_LOGIC;
    tmp_product_21 : in STD_LOGIC;
    tmp_product_22 : in STD_LOGIC;
    tmp_product_23 : in STD_LOGIC;
    tmp_product_24 : in STD_LOGIC;
    tmp_product_25 : in STD_LOGIC;
    tmp_product_26 : in STD_LOGIC;
    tmp_product_27 : in STD_LOGIC;
    tmp_product_28 : in STD_LOGIC;
    tmp_product_29 : in STD_LOGIC;
    tmp_product_30 : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mul_ln66_reg_278_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmem_addr_read_reg_273_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \highfreq_shift_reg_load_reg_268_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \B_V_data_1_payload_A[11]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_reg1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal gmem_addr_reg_2620 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready : STD_LOGIC;
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce : STD_LOGIC;
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal highfreq_accumulate_fu_70 : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[0]_i_4_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[0]_i_5_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[0]_i_6_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[0]_i_7_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[12]_i_2_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[12]_i_3_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[12]_i_4_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[12]_i_5_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[16]_i_2_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[16]_i_3_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[16]_i_4_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[16]_i_5_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[20]_i_2_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[20]_i_3_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[20]_i_4_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[20]_i_5_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[24]_i_2_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[24]_i_3_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[24]_i_4_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[24]_i_5_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[28]_i_2_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[28]_i_3_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[28]_i_4_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[28]_i_5_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[4]_i_2_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[4]_i_3_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[4]_i_4_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[4]_i_5_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[8]_i_2_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[8]_i_3_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[8]_i_4_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70[8]_i_5_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \highfreq_accumulate_fu_70_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal highfreq_shift_reg_load_reg_268 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3\ : STD_LOGIC;
  signal \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3\ : STD_LOGIC;
  signal i_2_fu_74 : STD_LOGIC;
  signal i_2_fu_74_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mul_ln66_reg_278 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln65_fu_156_p1 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal sext_ln66_fu_193_p1 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal zext_ln66_fu_173_p1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_highfreq_accumulate_fu_70_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \B_V_data_1_payload_A_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \B_V_data_1_payload_A_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \B_V_data_1_payload_A_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \B_V_data_1_payload_A_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \B_V_data_1_payload_A_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_2\ : label is "soft_lutpair221";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 ";
  attribute SOFT_HLUTNM of dout_vld_i_5 : label is "soft_lutpair221";
  attribute ADDER_THRESHOLD of \highfreq_accumulate_fu_70_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \highfreq_accumulate_fu_70_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \highfreq_accumulate_fu_70_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \highfreq_accumulate_fu_70_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \highfreq_accumulate_fu_70_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \highfreq_accumulate_fu_70_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \highfreq_accumulate_fu_70_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \highfreq_accumulate_fu_70_reg[8]_i_1\ : label is 11;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6 ";
begin
  ADDRARDADDR(5 downto 0) <= \^addrardaddr\(5 downto 0);
  E(0) <= \^e\(0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  ap_enable_reg_pp0_iter8 <= \^ap_enable_reg_pp0_iter8\;
  grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(31 downto 0) <= \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(31 downto 0);
\B_V_data_1_payload_A[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(11),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(11),
      O => \B_V_data_1_payload_A[11]_i_2_n_3\
    );
\B_V_data_1_payload_A[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(10),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(10),
      O => \B_V_data_1_payload_A[11]_i_3_n_3\
    );
\B_V_data_1_payload_A[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(9),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(9),
      O => \B_V_data_1_payload_A[11]_i_4_n_3\
    );
\B_V_data_1_payload_A[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(8),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(8),
      O => \B_V_data_1_payload_A[11]_i_5_n_3\
    );
\B_V_data_1_payload_A[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(15),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(15),
      O => \B_V_data_1_payload_A[15]_i_2_n_3\
    );
\B_V_data_1_payload_A[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(14),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(14),
      O => \B_V_data_1_payload_A[15]_i_3_n_3\
    );
\B_V_data_1_payload_A[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(13),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(13),
      O => \B_V_data_1_payload_A[15]_i_4_n_3\
    );
\B_V_data_1_payload_A[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(12),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(12),
      O => \B_V_data_1_payload_A[15]_i_5_n_3\
    );
\B_V_data_1_payload_A[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(19),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(19),
      O => \B_V_data_1_payload_A[19]_i_2_n_3\
    );
\B_V_data_1_payload_A[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(18),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(18),
      O => \B_V_data_1_payload_A[19]_i_3_n_3\
    );
\B_V_data_1_payload_A[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(17),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(17),
      O => \B_V_data_1_payload_A[19]_i_4_n_3\
    );
\B_V_data_1_payload_A[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(16),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(16),
      O => \B_V_data_1_payload_A[19]_i_5_n_3\
    );
\B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(23),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(23),
      O => \B_V_data_1_payload_A[23]_i_2_n_3\
    );
\B_V_data_1_payload_A[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(22),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(22),
      O => \B_V_data_1_payload_A[23]_i_3_n_3\
    );
\B_V_data_1_payload_A[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(21),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(21),
      O => \B_V_data_1_payload_A[23]_i_4_n_3\
    );
\B_V_data_1_payload_A[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(20),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(20),
      O => \B_V_data_1_payload_A[23]_i_5_n_3\
    );
\B_V_data_1_payload_A[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(27),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(27),
      O => \B_V_data_1_payload_A[27]_i_2_n_3\
    );
\B_V_data_1_payload_A[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(26),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(26),
      O => \B_V_data_1_payload_A[27]_i_3_n_3\
    );
\B_V_data_1_payload_A[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(25),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(25),
      O => \B_V_data_1_payload_A[27]_i_4_n_3\
    );
\B_V_data_1_payload_A[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(24),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(24),
      O => \B_V_data_1_payload_A[27]_i_5_n_3\
    );
\B_V_data_1_payload_A[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(31),
      I1 => \B_V_data_1_payload_A_reg[31]\(31),
      O => \B_V_data_1_payload_A[31]_i_3_n_3\
    );
\B_V_data_1_payload_A[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(30),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(30),
      O => \B_V_data_1_payload_A[31]_i_4_n_3\
    );
\B_V_data_1_payload_A[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(29),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(29),
      O => \B_V_data_1_payload_A[31]_i_5_n_3\
    );
\B_V_data_1_payload_A[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(28),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(28),
      O => \B_V_data_1_payload_A[31]_i_6_n_3\
    );
\B_V_data_1_payload_A[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(3),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(3),
      O => \B_V_data_1_payload_A[3]_i_2_n_3\
    );
\B_V_data_1_payload_A[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(2),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(2),
      O => \B_V_data_1_payload_A[3]_i_3_n_3\
    );
\B_V_data_1_payload_A[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(1),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(1),
      O => \B_V_data_1_payload_A[3]_i_4_n_3\
    );
\B_V_data_1_payload_A[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(0),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(0),
      O => \B_V_data_1_payload_A[3]_i_5_n_3\
    );
\B_V_data_1_payload_A[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(7),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(7),
      O => \B_V_data_1_payload_A[7]_i_2_n_3\
    );
\B_V_data_1_payload_A[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(6),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(6),
      O => \B_V_data_1_payload_A[7]_i_3_n_3\
    );
\B_V_data_1_payload_A[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(5),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(5),
      O => \B_V_data_1_payload_A[7]_i_4_n_3\
    );
\B_V_data_1_payload_A[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[31]\(4),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(4),
      O => \B_V_data_1_payload_A[7]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[7]_i_1_n_3\,
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_1_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_1_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_1_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \B_V_data_1_payload_A_reg[31]\(11 downto 8),
      O(3 downto 0) => \mul_ln69_reg_521_reg[30]\(11 downto 8),
      S(3) => \B_V_data_1_payload_A[11]_i_2_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_3_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_1_n_3\,
      CO(3) => \B_V_data_1_payload_A_reg[15]_i_1_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_1_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_1_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \B_V_data_1_payload_A_reg[31]\(15 downto 12),
      O(3 downto 0) => \mul_ln69_reg_521_reg[30]\(15 downto 12),
      S(3) => \B_V_data_1_payload_A[15]_i_2_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_3_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[15]_i_1_n_3\,
      CO(3) => \B_V_data_1_payload_A_reg[19]_i_1_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[19]_i_1_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[19]_i_1_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \B_V_data_1_payload_A_reg[31]\(19 downto 16),
      O(3 downto 0) => \mul_ln69_reg_521_reg[30]\(19 downto 16),
      S(3) => \B_V_data_1_payload_A[19]_i_2_n_3\,
      S(2) => \B_V_data_1_payload_A[19]_i_3_n_3\,
      S(1) => \B_V_data_1_payload_A[19]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[19]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[19]_i_1_n_3\,
      CO(3) => \B_V_data_1_payload_A_reg[23]_i_1_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_1_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_1_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \B_V_data_1_payload_A_reg[31]\(23 downto 20),
      O(3 downto 0) => \mul_ln69_reg_521_reg[30]\(23 downto 20),
      S(3) => \B_V_data_1_payload_A[23]_i_2_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_3_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[23]_i_1_n_3\,
      CO(3) => \B_V_data_1_payload_A_reg[27]_i_1_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[27]_i_1_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[27]_i_1_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \B_V_data_1_payload_A_reg[31]\(27 downto 24),
      O(3 downto 0) => \mul_ln69_reg_521_reg[30]\(27 downto 24),
      S(3) => \B_V_data_1_payload_A[27]_i_2_n_3\,
      S(2) => \B_V_data_1_payload_A[27]_i_3_n_3\,
      S(1) => \B_V_data_1_payload_A[27]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[27]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[27]_i_1_n_3\,
      CO(3) => \NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \B_V_data_1_payload_A_reg[31]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[31]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \B_V_data_1_payload_A_reg[31]\(30 downto 28),
      O(3 downto 0) => \mul_ln69_reg_521_reg[30]\(31 downto 28),
      S(3) => \B_V_data_1_payload_A[31]_i_3_n_3\,
      S(2) => \B_V_data_1_payload_A[31]_i_4_n_3\,
      S(1) => \B_V_data_1_payload_A[31]_i_5_n_3\,
      S(0) => \B_V_data_1_payload_A[31]_i_6_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[3]_i_1_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[3]_i_1_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[3]_i_1_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \B_V_data_1_payload_A_reg[31]\(3 downto 0),
      O(3 downto 0) => \mul_ln69_reg_521_reg[30]\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[3]_i_2_n_3\,
      S(2) => \B_V_data_1_payload_A[3]_i_3_n_3\,
      S(1) => \B_V_data_1_payload_A[3]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[3]_i_1_n_3\,
      CO(3) => \B_V_data_1_payload_A_reg[7]_i_1_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[7]_i_1_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[7]_i_1_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \B_V_data_1_payload_A_reg[31]\(7 downto 4),
      O(3 downto 0) => \mul_ln69_reg_521_reg[30]\(7 downto 4),
      S(3) => \B_V_data_1_payload_A[7]_i_2_n_3\,
      S(2) => \B_V_data_1_payload_A[7]_i_3_n_3\,
      S(1) => \B_V_data_1_payload_A[7]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[7]_i_5_n_3\
    );
\ap_CS_fsm[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter10_reg,
      I1 => \^ap_enable_reg_pp0_iter8\,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => gmem_ARREADY,
      O => ap_done_reg1
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => SR(0)
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => SR(0)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter8\,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => gmem_ARREADY,
      O => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \^ap_enable_reg_pp0_iter1\,
      Q => ap_enable_reg_pp0_iter2,
      R => SR(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SR(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SR(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => SR(0)
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => SR(0)
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => SR(0)
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter7,
      Q => \^ap_enable_reg_pp0_iter8\,
      R => SR(0)
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \^ap_enable_reg_pp0_iter8\,
      Q => ap_enable_reg_pp0_iter9,
      R => SR(0)
    );
\ap_loop_exit_ready_pp0_iter10_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3,
      Q => ap_loop_exit_ready_pp0_iter10_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter9_reg_reg_srl9: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3
    );
dout_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(31),
      I1 => Q(3),
      I2 => dout_reg,
      O => grp_fu_391_p1(31)
    );
dout_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(22),
      I1 => Q(3),
      I2 => dout_reg_8,
      O => grp_fu_391_p1(22)
    );
dout_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(21),
      I1 => Q(3),
      I2 => dout_reg_9,
      O => grp_fu_391_p1(21)
    );
dout_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(20),
      I1 => Q(3),
      I2 => dout_reg_10,
      O => grp_fu_391_p1(20)
    );
dout_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(19),
      I1 => Q(3),
      I2 => dout_reg_11,
      O => grp_fu_391_p1(19)
    );
dout_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(18),
      I1 => Q(3),
      I2 => dout_reg_12,
      O => grp_fu_391_p1(18)
    );
dout_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(17),
      I1 => Q(3),
      I2 => dout_reg_13,
      O => grp_fu_391_p1(17)
    );
dout_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(30),
      I1 => Q(3),
      I2 => dout_reg_0,
      O => grp_fu_391_p1(30)
    );
dout_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(29),
      I1 => Q(3),
      I2 => dout_reg_1,
      O => grp_fu_391_p1(29)
    );
dout_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(28),
      I1 => Q(3),
      I2 => dout_reg_2,
      O => grp_fu_391_p1(28)
    );
dout_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(27),
      I1 => Q(3),
      I2 => dout_reg_3,
      O => grp_fu_391_p1(27)
    );
dout_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(26),
      I1 => Q(3),
      I2 => dout_reg_4,
      O => grp_fu_391_p1(26)
    );
dout_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(25),
      I1 => Q(3),
      I2 => dout_reg_5,
      O => grp_fu_391_p1(25)
    );
dout_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(24),
      I1 => Q(3),
      I2 => dout_reg_6,
      O => grp_fu_391_p1(24)
    );
dout_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(23),
      I1 => Q(3),
      I2 => dout_reg_7,
      O => grp_fu_391_p1(23)
    );
dout_vld_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter8\,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => gmem_ARREADY,
      O => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_13
     port map (
      ADDRARDADDR(5 downto 0) => \^addrardaddr\(5 downto 0),
      D(5 downto 0) => zext_ln66_fu_173_p1(7 downto 2),
      E(0) => gmem_addr_reg_2620,
      Q(2 downto 0) => Q(4 downto 2),
      S(0) => S(0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[20]\(0) => \ap_CS_fsm_reg[20]\(0),
      \ap_CS_fsm_reg[20]_0\ => \ap_CS_fsm_reg[20]_0\,
      \ap_CS_fsm_reg[21]\ => \ap_CS_fsm_reg[21]_0\,
      ap_clk => ap_clk,
      ap_done_reg1 => ap_done_reg1,
      ap_loop_exit_ready_pp0_iter10_reg => ap_loop_exit_ready_pp0_iter10_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_3,
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      gmem_addr_2_reg_482(61 downto 0) => gmem_addr_2_reg_482(61 downto 0),
      \gmem_addr_2_reg_482_reg[61]\(61 downto 0) => sext_ln66_fu_193_p1(61 downto 0),
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready,
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_reg(1 downto 0) => D(1 downto 0),
      \highfreq_accumulate_fu_70_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \highfreq_accumulate_fu_70_reg[0]_0\ => \^ap_enable_reg_pp0_iter8\,
      i_2_fu_74 => i_2_fu_74,
      i_2_fu_74_reg(6 downto 0) => i_2_fu_74_reg(6 downto 0),
      sext_ln65_fu_156_p1(0) => sext_ln65_fu_156_p1(6)
    );
\gmem_addr_read_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(0),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(0),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(10),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(10),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(11),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(11),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(12),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(12),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(13),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(13),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(14),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(14),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(15),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(15),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(16),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(16),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(17),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(17),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(18),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(18),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(19),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(19),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(1),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(1),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(20),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(20),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(21),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(21),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(22),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(22),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(23),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(23),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(24),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(24),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(25),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(25),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(26),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(26),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(27),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(27),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(28),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(28),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(29),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(29),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(2),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(2),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(30),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(30),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(31),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(31),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(3),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(3),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(4),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(4),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(5),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(5),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(6),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(6),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(7),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(7),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(8),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(8),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_0\(9),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(9),
      R => '0'
    );
\gmem_addr_reg_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(0),
      Q => \gmem_addr_reg_262_reg[61]_0\(0),
      R => '0'
    );
\gmem_addr_reg_262_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(10),
      Q => \gmem_addr_reg_262_reg[61]_0\(10),
      R => '0'
    );
\gmem_addr_reg_262_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(11),
      Q => \gmem_addr_reg_262_reg[61]_0\(11),
      R => '0'
    );
\gmem_addr_reg_262_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(12),
      Q => \gmem_addr_reg_262_reg[61]_0\(12),
      R => '0'
    );
\gmem_addr_reg_262_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(13),
      Q => \gmem_addr_reg_262_reg[61]_0\(13),
      R => '0'
    );
\gmem_addr_reg_262_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(14),
      Q => \gmem_addr_reg_262_reg[61]_0\(14),
      R => '0'
    );
\gmem_addr_reg_262_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(15),
      Q => \gmem_addr_reg_262_reg[61]_0\(15),
      R => '0'
    );
\gmem_addr_reg_262_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(16),
      Q => \gmem_addr_reg_262_reg[61]_0\(16),
      R => '0'
    );
\gmem_addr_reg_262_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(17),
      Q => \gmem_addr_reg_262_reg[61]_0\(17),
      R => '0'
    );
\gmem_addr_reg_262_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(18),
      Q => \gmem_addr_reg_262_reg[61]_0\(18),
      R => '0'
    );
\gmem_addr_reg_262_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(19),
      Q => \gmem_addr_reg_262_reg[61]_0\(19),
      R => '0'
    );
\gmem_addr_reg_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(1),
      Q => \gmem_addr_reg_262_reg[61]_0\(1),
      R => '0'
    );
\gmem_addr_reg_262_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(20),
      Q => \gmem_addr_reg_262_reg[61]_0\(20),
      R => '0'
    );
\gmem_addr_reg_262_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(21),
      Q => \gmem_addr_reg_262_reg[61]_0\(21),
      R => '0'
    );
\gmem_addr_reg_262_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(22),
      Q => \gmem_addr_reg_262_reg[61]_0\(22),
      R => '0'
    );
\gmem_addr_reg_262_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(23),
      Q => \gmem_addr_reg_262_reg[61]_0\(23),
      R => '0'
    );
\gmem_addr_reg_262_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(24),
      Q => \gmem_addr_reg_262_reg[61]_0\(24),
      R => '0'
    );
\gmem_addr_reg_262_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(25),
      Q => \gmem_addr_reg_262_reg[61]_0\(25),
      R => '0'
    );
\gmem_addr_reg_262_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(26),
      Q => \gmem_addr_reg_262_reg[61]_0\(26),
      R => '0'
    );
\gmem_addr_reg_262_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(27),
      Q => \gmem_addr_reg_262_reg[61]_0\(27),
      R => '0'
    );
\gmem_addr_reg_262_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(28),
      Q => \gmem_addr_reg_262_reg[61]_0\(28),
      R => '0'
    );
\gmem_addr_reg_262_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(29),
      Q => \gmem_addr_reg_262_reg[61]_0\(29),
      R => '0'
    );
\gmem_addr_reg_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(2),
      Q => \gmem_addr_reg_262_reg[61]_0\(2),
      R => '0'
    );
\gmem_addr_reg_262_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(30),
      Q => \gmem_addr_reg_262_reg[61]_0\(30),
      R => '0'
    );
\gmem_addr_reg_262_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(31),
      Q => \gmem_addr_reg_262_reg[61]_0\(31),
      R => '0'
    );
\gmem_addr_reg_262_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(32),
      Q => \gmem_addr_reg_262_reg[61]_0\(32),
      R => '0'
    );
\gmem_addr_reg_262_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(33),
      Q => \gmem_addr_reg_262_reg[61]_0\(33),
      R => '0'
    );
\gmem_addr_reg_262_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(34),
      Q => \gmem_addr_reg_262_reg[61]_0\(34),
      R => '0'
    );
\gmem_addr_reg_262_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(35),
      Q => \gmem_addr_reg_262_reg[61]_0\(35),
      R => '0'
    );
\gmem_addr_reg_262_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(36),
      Q => \gmem_addr_reg_262_reg[61]_0\(36),
      R => '0'
    );
\gmem_addr_reg_262_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(37),
      Q => \gmem_addr_reg_262_reg[61]_0\(37),
      R => '0'
    );
\gmem_addr_reg_262_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(38),
      Q => \gmem_addr_reg_262_reg[61]_0\(38),
      R => '0'
    );
\gmem_addr_reg_262_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(39),
      Q => \gmem_addr_reg_262_reg[61]_0\(39),
      R => '0'
    );
\gmem_addr_reg_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(3),
      Q => \gmem_addr_reg_262_reg[61]_0\(3),
      R => '0'
    );
\gmem_addr_reg_262_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(40),
      Q => \gmem_addr_reg_262_reg[61]_0\(40),
      R => '0'
    );
\gmem_addr_reg_262_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(41),
      Q => \gmem_addr_reg_262_reg[61]_0\(41),
      R => '0'
    );
\gmem_addr_reg_262_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(42),
      Q => \gmem_addr_reg_262_reg[61]_0\(42),
      R => '0'
    );
\gmem_addr_reg_262_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(43),
      Q => \gmem_addr_reg_262_reg[61]_0\(43),
      R => '0'
    );
\gmem_addr_reg_262_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(44),
      Q => \gmem_addr_reg_262_reg[61]_0\(44),
      R => '0'
    );
\gmem_addr_reg_262_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(45),
      Q => \gmem_addr_reg_262_reg[61]_0\(45),
      R => '0'
    );
\gmem_addr_reg_262_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(46),
      Q => \gmem_addr_reg_262_reg[61]_0\(46),
      R => '0'
    );
\gmem_addr_reg_262_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(47),
      Q => \gmem_addr_reg_262_reg[61]_0\(47),
      R => '0'
    );
\gmem_addr_reg_262_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(48),
      Q => \gmem_addr_reg_262_reg[61]_0\(48),
      R => '0'
    );
\gmem_addr_reg_262_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(49),
      Q => \gmem_addr_reg_262_reg[61]_0\(49),
      R => '0'
    );
\gmem_addr_reg_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(4),
      Q => \gmem_addr_reg_262_reg[61]_0\(4),
      R => '0'
    );
\gmem_addr_reg_262_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(50),
      Q => \gmem_addr_reg_262_reg[61]_0\(50),
      R => '0'
    );
\gmem_addr_reg_262_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(51),
      Q => \gmem_addr_reg_262_reg[61]_0\(51),
      R => '0'
    );
\gmem_addr_reg_262_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(52),
      Q => \gmem_addr_reg_262_reg[61]_0\(52),
      R => '0'
    );
\gmem_addr_reg_262_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(53),
      Q => \gmem_addr_reg_262_reg[61]_0\(53),
      R => '0'
    );
\gmem_addr_reg_262_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(54),
      Q => \gmem_addr_reg_262_reg[61]_0\(54),
      R => '0'
    );
\gmem_addr_reg_262_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(55),
      Q => \gmem_addr_reg_262_reg[61]_0\(55),
      R => '0'
    );
\gmem_addr_reg_262_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(56),
      Q => \gmem_addr_reg_262_reg[61]_0\(56),
      R => '0'
    );
\gmem_addr_reg_262_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(57),
      Q => \gmem_addr_reg_262_reg[61]_0\(57),
      R => '0'
    );
\gmem_addr_reg_262_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(58),
      Q => \gmem_addr_reg_262_reg[61]_0\(58),
      R => '0'
    );
\gmem_addr_reg_262_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(59),
      Q => \gmem_addr_reg_262_reg[61]_0\(59),
      R => '0'
    );
\gmem_addr_reg_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(5),
      Q => \gmem_addr_reg_262_reg[61]_0\(5),
      R => '0'
    );
\gmem_addr_reg_262_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(60),
      Q => \gmem_addr_reg_262_reg[61]_0\(60),
      R => '0'
    );
\gmem_addr_reg_262_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(61),
      Q => \gmem_addr_reg_262_reg[61]_0\(61),
      R => '0'
    );
\gmem_addr_reg_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(6),
      Q => \gmem_addr_reg_262_reg[61]_0\(6),
      R => '0'
    );
\gmem_addr_reg_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(7),
      Q => \gmem_addr_reg_262_reg[61]_0\(7),
      R => '0'
    );
\gmem_addr_reg_262_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(8),
      Q => \gmem_addr_reg_262_reg[61]_0\(8),
      R => '0'
    );
\gmem_addr_reg_262_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln66_fu_193_p1(9),
      Q => \gmem_addr_reg_262_reg[61]_0\(9),
      R => '0'
    );
\highfreq_accumulate_fu_70[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter11,
      I1 => \^ap_enable_reg_pp0_iter8\,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => gmem_ARREADY,
      O => highfreq_accumulate_fu_70
    );
\highfreq_accumulate_fu_70[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(3),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(3),
      O => \highfreq_accumulate_fu_70[0]_i_4_n_3\
    );
\highfreq_accumulate_fu_70[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(2),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(2),
      O => \highfreq_accumulate_fu_70[0]_i_5_n_3\
    );
\highfreq_accumulate_fu_70[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(1),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(1),
      O => \highfreq_accumulate_fu_70[0]_i_6_n_3\
    );
\highfreq_accumulate_fu_70[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(0),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(0),
      O => \highfreq_accumulate_fu_70[0]_i_7_n_3\
    );
\highfreq_accumulate_fu_70[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(15),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(15),
      O => \highfreq_accumulate_fu_70[12]_i_2_n_3\
    );
\highfreq_accumulate_fu_70[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(14),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(14),
      O => \highfreq_accumulate_fu_70[12]_i_3_n_3\
    );
\highfreq_accumulate_fu_70[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(13),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(13),
      O => \highfreq_accumulate_fu_70[12]_i_4_n_3\
    );
\highfreq_accumulate_fu_70[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(12),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(12),
      O => \highfreq_accumulate_fu_70[12]_i_5_n_3\
    );
\highfreq_accumulate_fu_70[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(19),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(19),
      O => \highfreq_accumulate_fu_70[16]_i_2_n_3\
    );
\highfreq_accumulate_fu_70[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(18),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(18),
      O => \highfreq_accumulate_fu_70[16]_i_3_n_3\
    );
\highfreq_accumulate_fu_70[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(17),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(17),
      O => \highfreq_accumulate_fu_70[16]_i_4_n_3\
    );
\highfreq_accumulate_fu_70[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(16),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(16),
      O => \highfreq_accumulate_fu_70[16]_i_5_n_3\
    );
\highfreq_accumulate_fu_70[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(23),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(23),
      O => \highfreq_accumulate_fu_70[20]_i_2_n_3\
    );
\highfreq_accumulate_fu_70[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(22),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(22),
      O => \highfreq_accumulate_fu_70[20]_i_3_n_3\
    );
\highfreq_accumulate_fu_70[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(21),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(21),
      O => \highfreq_accumulate_fu_70[20]_i_4_n_3\
    );
\highfreq_accumulate_fu_70[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(20),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(20),
      O => \highfreq_accumulate_fu_70[20]_i_5_n_3\
    );
\highfreq_accumulate_fu_70[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(27),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(27),
      O => \highfreq_accumulate_fu_70[24]_i_2_n_3\
    );
\highfreq_accumulate_fu_70[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(26),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(26),
      O => \highfreq_accumulate_fu_70[24]_i_3_n_3\
    );
\highfreq_accumulate_fu_70[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(25),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(25),
      O => \highfreq_accumulate_fu_70[24]_i_4_n_3\
    );
\highfreq_accumulate_fu_70[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(24),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(24),
      O => \highfreq_accumulate_fu_70[24]_i_5_n_3\
    );
\highfreq_accumulate_fu_70[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(31),
      I1 => mul_ln66_reg_278(31),
      O => \highfreq_accumulate_fu_70[28]_i_2_n_3\
    );
\highfreq_accumulate_fu_70[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(30),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(30),
      O => \highfreq_accumulate_fu_70[28]_i_3_n_3\
    );
\highfreq_accumulate_fu_70[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(29),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(29),
      O => \highfreq_accumulate_fu_70[28]_i_4_n_3\
    );
\highfreq_accumulate_fu_70[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(28),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(28),
      O => \highfreq_accumulate_fu_70[28]_i_5_n_3\
    );
\highfreq_accumulate_fu_70[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(7),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(7),
      O => \highfreq_accumulate_fu_70[4]_i_2_n_3\
    );
\highfreq_accumulate_fu_70[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(6),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(6),
      O => \highfreq_accumulate_fu_70[4]_i_3_n_3\
    );
\highfreq_accumulate_fu_70[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(5),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(5),
      O => \highfreq_accumulate_fu_70[4]_i_4_n_3\
    );
\highfreq_accumulate_fu_70[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(4),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(4),
      O => \highfreq_accumulate_fu_70[4]_i_5_n_3\
    );
\highfreq_accumulate_fu_70[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(11),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(11),
      O => \highfreq_accumulate_fu_70[8]_i_2_n_3\
    );
\highfreq_accumulate_fu_70[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(10),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(10),
      O => \highfreq_accumulate_fu_70[8]_i_3_n_3\
    );
\highfreq_accumulate_fu_70[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(9),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(9),
      O => \highfreq_accumulate_fu_70[8]_i_4_n_3\
    );
\highfreq_accumulate_fu_70[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln66_reg_278(8),
      I1 => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(8),
      O => \highfreq_accumulate_fu_70[8]_i_5_n_3\
    );
\highfreq_accumulate_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[0]_i_3_n_10\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \highfreq_accumulate_fu_70_reg[0]_i_3_n_3\,
      CO(2) => \highfreq_accumulate_fu_70_reg[0]_i_3_n_4\,
      CO(1) => \highfreq_accumulate_fu_70_reg[0]_i_3_n_5\,
      CO(0) => \highfreq_accumulate_fu_70_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln66_reg_278(3 downto 0),
      O(3) => \highfreq_accumulate_fu_70_reg[0]_i_3_n_7\,
      O(2) => \highfreq_accumulate_fu_70_reg[0]_i_3_n_8\,
      O(1) => \highfreq_accumulate_fu_70_reg[0]_i_3_n_9\,
      O(0) => \highfreq_accumulate_fu_70_reg[0]_i_3_n_10\,
      S(3) => \highfreq_accumulate_fu_70[0]_i_4_n_3\,
      S(2) => \highfreq_accumulate_fu_70[0]_i_5_n_3\,
      S(1) => \highfreq_accumulate_fu_70[0]_i_6_n_3\,
      S(0) => \highfreq_accumulate_fu_70[0]_i_7_n_3\
    );
\highfreq_accumulate_fu_70_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[8]_i_1_n_8\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[8]_i_1_n_7\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[12]_i_1_n_10\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highfreq_accumulate_fu_70_reg[8]_i_1_n_3\,
      CO(3) => \highfreq_accumulate_fu_70_reg[12]_i_1_n_3\,
      CO(2) => \highfreq_accumulate_fu_70_reg[12]_i_1_n_4\,
      CO(1) => \highfreq_accumulate_fu_70_reg[12]_i_1_n_5\,
      CO(0) => \highfreq_accumulate_fu_70_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln66_reg_278(15 downto 12),
      O(3) => \highfreq_accumulate_fu_70_reg[12]_i_1_n_7\,
      O(2) => \highfreq_accumulate_fu_70_reg[12]_i_1_n_8\,
      O(1) => \highfreq_accumulate_fu_70_reg[12]_i_1_n_9\,
      O(0) => \highfreq_accumulate_fu_70_reg[12]_i_1_n_10\,
      S(3) => \highfreq_accumulate_fu_70[12]_i_2_n_3\,
      S(2) => \highfreq_accumulate_fu_70[12]_i_3_n_3\,
      S(1) => \highfreq_accumulate_fu_70[12]_i_4_n_3\,
      S(0) => \highfreq_accumulate_fu_70[12]_i_5_n_3\
    );
\highfreq_accumulate_fu_70_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[12]_i_1_n_9\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[12]_i_1_n_8\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[12]_i_1_n_7\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[16]_i_1_n_10\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(16),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highfreq_accumulate_fu_70_reg[12]_i_1_n_3\,
      CO(3) => \highfreq_accumulate_fu_70_reg[16]_i_1_n_3\,
      CO(2) => \highfreq_accumulate_fu_70_reg[16]_i_1_n_4\,
      CO(1) => \highfreq_accumulate_fu_70_reg[16]_i_1_n_5\,
      CO(0) => \highfreq_accumulate_fu_70_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln66_reg_278(19 downto 16),
      O(3) => \highfreq_accumulate_fu_70_reg[16]_i_1_n_7\,
      O(2) => \highfreq_accumulate_fu_70_reg[16]_i_1_n_8\,
      O(1) => \highfreq_accumulate_fu_70_reg[16]_i_1_n_9\,
      O(0) => \highfreq_accumulate_fu_70_reg[16]_i_1_n_10\,
      S(3) => \highfreq_accumulate_fu_70[16]_i_2_n_3\,
      S(2) => \highfreq_accumulate_fu_70[16]_i_3_n_3\,
      S(1) => \highfreq_accumulate_fu_70[16]_i_4_n_3\,
      S(0) => \highfreq_accumulate_fu_70[16]_i_5_n_3\
    );
\highfreq_accumulate_fu_70_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[16]_i_1_n_9\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(17),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[16]_i_1_n_8\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(18),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[16]_i_1_n_7\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(19),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[0]_i_3_n_9\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[20]_i_1_n_10\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(20),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highfreq_accumulate_fu_70_reg[16]_i_1_n_3\,
      CO(3) => \highfreq_accumulate_fu_70_reg[20]_i_1_n_3\,
      CO(2) => \highfreq_accumulate_fu_70_reg[20]_i_1_n_4\,
      CO(1) => \highfreq_accumulate_fu_70_reg[20]_i_1_n_5\,
      CO(0) => \highfreq_accumulate_fu_70_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln66_reg_278(23 downto 20),
      O(3) => \highfreq_accumulate_fu_70_reg[20]_i_1_n_7\,
      O(2) => \highfreq_accumulate_fu_70_reg[20]_i_1_n_8\,
      O(1) => \highfreq_accumulate_fu_70_reg[20]_i_1_n_9\,
      O(0) => \highfreq_accumulate_fu_70_reg[20]_i_1_n_10\,
      S(3) => \highfreq_accumulate_fu_70[20]_i_2_n_3\,
      S(2) => \highfreq_accumulate_fu_70[20]_i_3_n_3\,
      S(1) => \highfreq_accumulate_fu_70[20]_i_4_n_3\,
      S(0) => \highfreq_accumulate_fu_70[20]_i_5_n_3\
    );
\highfreq_accumulate_fu_70_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[20]_i_1_n_9\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(21),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[20]_i_1_n_8\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(22),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[20]_i_1_n_7\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(23),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[24]_i_1_n_10\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(24),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highfreq_accumulate_fu_70_reg[20]_i_1_n_3\,
      CO(3) => \highfreq_accumulate_fu_70_reg[24]_i_1_n_3\,
      CO(2) => \highfreq_accumulate_fu_70_reg[24]_i_1_n_4\,
      CO(1) => \highfreq_accumulate_fu_70_reg[24]_i_1_n_5\,
      CO(0) => \highfreq_accumulate_fu_70_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln66_reg_278(27 downto 24),
      O(3) => \highfreq_accumulate_fu_70_reg[24]_i_1_n_7\,
      O(2) => \highfreq_accumulate_fu_70_reg[24]_i_1_n_8\,
      O(1) => \highfreq_accumulate_fu_70_reg[24]_i_1_n_9\,
      O(0) => \highfreq_accumulate_fu_70_reg[24]_i_1_n_10\,
      S(3) => \highfreq_accumulate_fu_70[24]_i_2_n_3\,
      S(2) => \highfreq_accumulate_fu_70[24]_i_3_n_3\,
      S(1) => \highfreq_accumulate_fu_70[24]_i_4_n_3\,
      S(0) => \highfreq_accumulate_fu_70[24]_i_5_n_3\
    );
\highfreq_accumulate_fu_70_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[24]_i_1_n_9\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(25),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[24]_i_1_n_8\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(26),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[24]_i_1_n_7\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(27),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[28]_i_1_n_10\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(28),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highfreq_accumulate_fu_70_reg[24]_i_1_n_3\,
      CO(3) => \NLW_highfreq_accumulate_fu_70_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \highfreq_accumulate_fu_70_reg[28]_i_1_n_4\,
      CO(1) => \highfreq_accumulate_fu_70_reg[28]_i_1_n_5\,
      CO(0) => \highfreq_accumulate_fu_70_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => mul_ln66_reg_278(30 downto 28),
      O(3) => \highfreq_accumulate_fu_70_reg[28]_i_1_n_7\,
      O(2) => \highfreq_accumulate_fu_70_reg[28]_i_1_n_8\,
      O(1) => \highfreq_accumulate_fu_70_reg[28]_i_1_n_9\,
      O(0) => \highfreq_accumulate_fu_70_reg[28]_i_1_n_10\,
      S(3) => \highfreq_accumulate_fu_70[28]_i_2_n_3\,
      S(2) => \highfreq_accumulate_fu_70[28]_i_3_n_3\,
      S(1) => \highfreq_accumulate_fu_70[28]_i_4_n_3\,
      S(0) => \highfreq_accumulate_fu_70[28]_i_5_n_3\
    );
\highfreq_accumulate_fu_70_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[28]_i_1_n_9\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(29),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[0]_i_3_n_8\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[28]_i_1_n_8\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(30),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[28]_i_1_n_7\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(31),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[0]_i_3_n_7\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[4]_i_1_n_10\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highfreq_accumulate_fu_70_reg[0]_i_3_n_3\,
      CO(3) => \highfreq_accumulate_fu_70_reg[4]_i_1_n_3\,
      CO(2) => \highfreq_accumulate_fu_70_reg[4]_i_1_n_4\,
      CO(1) => \highfreq_accumulate_fu_70_reg[4]_i_1_n_5\,
      CO(0) => \highfreq_accumulate_fu_70_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln66_reg_278(7 downto 4),
      O(3) => \highfreq_accumulate_fu_70_reg[4]_i_1_n_7\,
      O(2) => \highfreq_accumulate_fu_70_reg[4]_i_1_n_8\,
      O(1) => \highfreq_accumulate_fu_70_reg[4]_i_1_n_9\,
      O(0) => \highfreq_accumulate_fu_70_reg[4]_i_1_n_10\,
      S(3) => \highfreq_accumulate_fu_70[4]_i_2_n_3\,
      S(2) => \highfreq_accumulate_fu_70[4]_i_3_n_3\,
      S(1) => \highfreq_accumulate_fu_70[4]_i_4_n_3\,
      S(0) => \highfreq_accumulate_fu_70[4]_i_5_n_3\
    );
\highfreq_accumulate_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[4]_i_1_n_9\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[4]_i_1_n_8\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[4]_i_1_n_7\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[8]_i_1_n_10\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_accumulate_fu_70_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highfreq_accumulate_fu_70_reg[4]_i_1_n_3\,
      CO(3) => \highfreq_accumulate_fu_70_reg[8]_i_1_n_3\,
      CO(2) => \highfreq_accumulate_fu_70_reg[8]_i_1_n_4\,
      CO(1) => \highfreq_accumulate_fu_70_reg[8]_i_1_n_5\,
      CO(0) => \highfreq_accumulate_fu_70_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln66_reg_278(11 downto 8),
      O(3) => \highfreq_accumulate_fu_70_reg[8]_i_1_n_7\,
      O(2) => \highfreq_accumulate_fu_70_reg[8]_i_1_n_8\,
      O(1) => \highfreq_accumulate_fu_70_reg[8]_i_1_n_9\,
      O(0) => \highfreq_accumulate_fu_70_reg[8]_i_1_n_10\,
      S(3) => \highfreq_accumulate_fu_70[8]_i_2_n_3\,
      S(2) => \highfreq_accumulate_fu_70[8]_i_3_n_3\,
      S(1) => \highfreq_accumulate_fu_70[8]_i_4_n_3\,
      S(0) => \highfreq_accumulate_fu_70[8]_i_5_n_3\
    );
\highfreq_accumulate_fu_70_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => highfreq_accumulate_fu_70,
      D => \highfreq_accumulate_fu_70_reg[8]_i_1_n_9\,
      Q => \^grp_equalizer_pipeline_highfreq_shift_accumulate_loop_fu_264_highfreq_accumulate_out\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\highfreq_shift_reg_load_reg_268[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter8\,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => gmem_ARREADY,
      O => \^e\(0)
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(0),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(10),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(11),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(12),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(13),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(14),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(15),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(16),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(17),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(18),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(19),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(1),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(20),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(21),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(22),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(23),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(24),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(25),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(26),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(27),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(28),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(29),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(2),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(30),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(31),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(3),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(4),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(5),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(6),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(7),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(8),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => highfreq_shift_reg_load_reg_268(9),
      Q => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3\
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(0),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(10),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(11),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(12),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(13),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(14),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(15),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(16),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(17),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(18),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(19),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(1),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(20),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(21),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(22),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(23),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(24),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(25),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(26),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(27),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(28),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(29),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(2),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(30),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(31),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(3),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(4),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(5),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(6),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(7),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(8),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(9),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(0),
      Q => highfreq_shift_reg_load_reg_268(0),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(10),
      Q => highfreq_shift_reg_load_reg_268(10),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(11),
      Q => highfreq_shift_reg_load_reg_268(11),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(12),
      Q => highfreq_shift_reg_load_reg_268(12),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(13),
      Q => highfreq_shift_reg_load_reg_268(13),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(14),
      Q => highfreq_shift_reg_load_reg_268(14),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(15),
      Q => highfreq_shift_reg_load_reg_268(15),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(16),
      Q => highfreq_shift_reg_load_reg_268(16),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(17),
      Q => highfreq_shift_reg_load_reg_268(17),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(18),
      Q => highfreq_shift_reg_load_reg_268(18),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(19),
      Q => highfreq_shift_reg_load_reg_268(19),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(1),
      Q => highfreq_shift_reg_load_reg_268(1),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(20),
      Q => highfreq_shift_reg_load_reg_268(20),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(21),
      Q => highfreq_shift_reg_load_reg_268(21),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(22),
      Q => highfreq_shift_reg_load_reg_268(22),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(23),
      Q => highfreq_shift_reg_load_reg_268(23),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(24),
      Q => highfreq_shift_reg_load_reg_268(24),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(25),
      Q => highfreq_shift_reg_load_reg_268(25),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(26),
      Q => highfreq_shift_reg_load_reg_268(26),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(27),
      Q => highfreq_shift_reg_load_reg_268(27),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(28),
      Q => highfreq_shift_reg_load_reg_268(28),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(29),
      Q => highfreq_shift_reg_load_reg_268(29),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(2),
      Q => highfreq_shift_reg_load_reg_268(2),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(30),
      Q => highfreq_shift_reg_load_reg_268(30),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(31),
      Q => highfreq_shift_reg_load_reg_268(31),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(3),
      Q => highfreq_shift_reg_load_reg_268(3),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(4),
      Q => highfreq_shift_reg_load_reg_268(4),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(5),
      Q => highfreq_shift_reg_load_reg_268(5),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(6),
      Q => highfreq_shift_reg_load_reg_268(6),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(7),
      Q => highfreq_shift_reg_load_reg_268(7),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(8),
      Q => highfreq_shift_reg_load_reg_268(8),
      R => '0'
    );
\highfreq_shift_reg_load_reg_268_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \highfreq_shift_reg_load_reg_268_reg[31]_0\(9),
      Q => highfreq_shift_reg_load_reg_268(9),
      R => '0'
    );
\i_2_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_fu_74,
      D => \^addrardaddr\(0),
      Q => i_2_fu_74_reg(0),
      R => '0'
    );
\i_2_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_fu_74,
      D => \^addrardaddr\(1),
      Q => i_2_fu_74_reg(1),
      R => '0'
    );
\i_2_fu_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_fu_74,
      D => \^addrardaddr\(2),
      Q => i_2_fu_74_reg(2),
      R => '0'
    );
\i_2_fu_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_fu_74,
      D => \^addrardaddr\(3),
      Q => i_2_fu_74_reg(3),
      R => '0'
    );
\i_2_fu_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_fu_74,
      D => \^addrardaddr\(4),
      Q => i_2_fu_74_reg(4),
      R => '0'
    );
\i_2_fu_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_fu_74,
      D => \^addrardaddr\(5),
      Q => i_2_fu_74_reg(5),
      R => '0'
    );
\i_2_fu_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_fu_74,
      D => sext_ln65_fu_156_p1(6),
      Q => i_2_fu_74_reg(6),
      R => '0'
    );
\i_reg_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => zext_ln66_fu_173_p1(2),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0(0),
      R => '0'
    );
\i_reg_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => zext_ln66_fu_173_p1(3),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0(1),
      R => '0'
    );
\i_reg_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => zext_ln66_fu_173_p1(4),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0(2),
      R => '0'
    );
\i_reg_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => zext_ln66_fu_173_p1(5),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0(3),
      R => '0'
    );
\i_reg_248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => zext_ln66_fu_173_p1(6),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0(4),
      R => '0'
    );
\i_reg_248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => zext_ln66_fu_173_p1(7),
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0(5),
      R => '0'
    );
\mul_ln66_reg_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(0),
      Q => mul_ln66_reg_278(0),
      R => '0'
    );
\mul_ln66_reg_278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(10),
      Q => mul_ln66_reg_278(10),
      R => '0'
    );
\mul_ln66_reg_278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(11),
      Q => mul_ln66_reg_278(11),
      R => '0'
    );
\mul_ln66_reg_278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(12),
      Q => mul_ln66_reg_278(12),
      R => '0'
    );
\mul_ln66_reg_278_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(13),
      Q => mul_ln66_reg_278(13),
      R => '0'
    );
\mul_ln66_reg_278_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(14),
      Q => mul_ln66_reg_278(14),
      R => '0'
    );
\mul_ln66_reg_278_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(15),
      Q => mul_ln66_reg_278(15),
      R => '0'
    );
\mul_ln66_reg_278_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(16),
      Q => mul_ln66_reg_278(16),
      R => '0'
    );
\mul_ln66_reg_278_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(17),
      Q => mul_ln66_reg_278(17),
      R => '0'
    );
\mul_ln66_reg_278_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(18),
      Q => mul_ln66_reg_278(18),
      R => '0'
    );
\mul_ln66_reg_278_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(19),
      Q => mul_ln66_reg_278(19),
      R => '0'
    );
\mul_ln66_reg_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(1),
      Q => mul_ln66_reg_278(1),
      R => '0'
    );
\mul_ln66_reg_278_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(20),
      Q => mul_ln66_reg_278(20),
      R => '0'
    );
\mul_ln66_reg_278_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(21),
      Q => mul_ln66_reg_278(21),
      R => '0'
    );
\mul_ln66_reg_278_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(22),
      Q => mul_ln66_reg_278(22),
      R => '0'
    );
\mul_ln66_reg_278_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(23),
      Q => mul_ln66_reg_278(23),
      R => '0'
    );
\mul_ln66_reg_278_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(24),
      Q => mul_ln66_reg_278(24),
      R => '0'
    );
\mul_ln66_reg_278_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(25),
      Q => mul_ln66_reg_278(25),
      R => '0'
    );
\mul_ln66_reg_278_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(26),
      Q => mul_ln66_reg_278(26),
      R => '0'
    );
\mul_ln66_reg_278_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(27),
      Q => mul_ln66_reg_278(27),
      R => '0'
    );
\mul_ln66_reg_278_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(28),
      Q => mul_ln66_reg_278(28),
      R => '0'
    );
\mul_ln66_reg_278_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(29),
      Q => mul_ln66_reg_278(29),
      R => '0'
    );
\mul_ln66_reg_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(2),
      Q => mul_ln66_reg_278(2),
      R => '0'
    );
\mul_ln66_reg_278_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(30),
      Q => mul_ln66_reg_278(30),
      R => '0'
    );
\mul_ln66_reg_278_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(31),
      Q => mul_ln66_reg_278(31),
      R => '0'
    );
\mul_ln66_reg_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(3),
      Q => mul_ln66_reg_278(3),
      R => '0'
    );
\mul_ln66_reg_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(4),
      Q => mul_ln66_reg_278(4),
      R => '0'
    );
\mul_ln66_reg_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(5),
      Q => mul_ln66_reg_278(5),
      R => '0'
    );
\mul_ln66_reg_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(6),
      Q => mul_ln66_reg_278(6),
      R => '0'
    );
\mul_ln66_reg_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(7),
      Q => mul_ln66_reg_278(7),
      R => '0'
    );
\mul_ln66_reg_278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(8),
      Q => mul_ln66_reg_278(8),
      R => '0'
    );
\mul_ln66_reg_278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      D => \mul_ln66_reg_278_reg[31]_0\(9),
      Q => mul_ln66_reg_278(9),
      R => '0'
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0(4),
      I1 => Q(4),
      O => ADDRBWRADDR(4)
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0(3),
      I1 => Q(4),
      O => ADDRBWRADDR(3)
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0(2),
      I1 => Q(4),
      O => ADDRBWRADDR(2)
    );
\ram_reg_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0(1),
      I1 => Q(4),
      O => ADDRBWRADDR(1)
    );
\ram_reg_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0(0),
      I1 => Q(4),
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD00000000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter8\,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => Q(3),
      I4 => Q(4),
      I5 => gmem_ARREADY,
      O => WEBWE(0)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0(5),
      I1 => Q(4),
      O => ADDRBWRADDR(5)
    );
\tmp_product__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(16),
      I1 => Q(3),
      I2 => \tmp_product__0\,
      O => grp_fu_391_p0(16)
    );
\tmp_product__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(7),
      I1 => Q(3),
      I2 => \tmp_product__0_8\,
      O => grp_fu_391_p0(7)
    );
\tmp_product__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(6),
      I1 => Q(3),
      I2 => \tmp_product__0_9\,
      O => grp_fu_391_p0(6)
    );
\tmp_product__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(5),
      I1 => Q(3),
      I2 => \tmp_product__0_10\,
      O => grp_fu_391_p0(5)
    );
\tmp_product__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(4),
      I1 => Q(3),
      I2 => \tmp_product__0_11\,
      O => grp_fu_391_p0(4)
    );
\tmp_product__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(3),
      I1 => Q(3),
      I2 => \tmp_product__0_12\,
      O => grp_fu_391_p0(3)
    );
\tmp_product__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(2),
      I1 => Q(3),
      I2 => \tmp_product__0_13\,
      O => grp_fu_391_p0(2)
    );
\tmp_product__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(1),
      I1 => Q(3),
      I2 => \tmp_product__0_14\,
      O => grp_fu_391_p0(1)
    );
\tmp_product__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(0),
      I1 => Q(3),
      I2 => \tmp_product__0_15\,
      O => grp_fu_391_p0(0)
    );
\tmp_product__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(15),
      I1 => Q(3),
      I2 => \tmp_product__0_0\,
      O => grp_fu_391_p0(15)
    );
\tmp_product__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(14),
      I1 => Q(3),
      I2 => \tmp_product__0_1\,
      O => grp_fu_391_p0(14)
    );
\tmp_product__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(13),
      I1 => Q(3),
      I2 => \tmp_product__0_2\,
      O => grp_fu_391_p0(13)
    );
\tmp_product__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(12),
      I1 => Q(3),
      I2 => \tmp_product__0_3\,
      O => grp_fu_391_p0(12)
    );
\tmp_product__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(11),
      I1 => Q(3),
      I2 => \tmp_product__0_4\,
      O => grp_fu_391_p0(11)
    );
\tmp_product__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(10),
      I1 => Q(3),
      I2 => \tmp_product__0_5\,
      O => grp_fu_391_p0(10)
    );
\tmp_product__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(9),
      I1 => Q(3),
      I2 => \tmp_product__0_6\,
      O => grp_fu_391_p0(9)
    );
\tmp_product__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(8),
      I1 => Q(3),
      I2 => \tmp_product__0_7\,
      O => grp_fu_391_p0(8)
    );
tmp_product_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB8BB"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce,
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce,
      I3 => Q(1),
      I4 => \dout_reg[16]__0\,
      I5 => Q(0),
      O => \ap_CS_fsm_reg[21]\(0)
    );
tmp_product_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(23),
      I1 => Q(3),
      I2 => tmp_product_7,
      O => grp_fu_391_p0(23)
    );
tmp_product_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(22),
      I1 => Q(3),
      I2 => tmp_product_8,
      O => grp_fu_391_p0(22)
    );
tmp_product_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(21),
      I1 => Q(3),
      I2 => tmp_product_9,
      O => grp_fu_391_p0(21)
    );
tmp_product_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(20),
      I1 => Q(3),
      I2 => tmp_product_10,
      O => grp_fu_391_p0(20)
    );
tmp_product_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(19),
      I1 => Q(3),
      I2 => tmp_product_11,
      O => grp_fu_391_p0(19)
    );
tmp_product_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(18),
      I1 => Q(3),
      I2 => tmp_product_12,
      O => grp_fu_391_p0(18)
    );
tmp_product_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(17),
      I1 => Q(3),
      I2 => tmp_product_13,
      O => grp_fu_391_p0(17)
    );
tmp_product_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(16),
      I1 => Q(3),
      I2 => tmp_product_14,
      O => grp_fu_391_p1(16)
    );
tmp_product_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(15),
      I1 => Q(3),
      I2 => tmp_product_15,
      O => grp_fu_391_p1(15)
    );
tmp_product_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(14),
      I1 => Q(3),
      I2 => tmp_product_16,
      O => grp_fu_391_p1(14)
    );
tmp_product_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(31),
      I1 => Q(3),
      I2 => tmp_product,
      O => grp_fu_391_p0(31)
    );
tmp_product_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(13),
      I1 => Q(3),
      I2 => tmp_product_17,
      O => grp_fu_391_p1(13)
    );
tmp_product_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(12),
      I1 => Q(3),
      I2 => tmp_product_18,
      O => grp_fu_391_p1(12)
    );
tmp_product_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(11),
      I1 => Q(3),
      I2 => tmp_product_19,
      O => grp_fu_391_p1(11)
    );
tmp_product_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(10),
      I1 => Q(3),
      I2 => tmp_product_20,
      O => grp_fu_391_p1(10)
    );
tmp_product_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(9),
      I1 => Q(3),
      I2 => tmp_product_21,
      O => grp_fu_391_p1(9)
    );
tmp_product_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(8),
      I1 => Q(3),
      I2 => tmp_product_22,
      O => grp_fu_391_p1(8)
    );
tmp_product_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(7),
      I1 => Q(3),
      I2 => tmp_product_23,
      O => grp_fu_391_p1(7)
    );
tmp_product_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(6),
      I1 => Q(3),
      I2 => tmp_product_24,
      O => grp_fu_391_p1(6)
    );
tmp_product_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(5),
      I1 => Q(3),
      I2 => tmp_product_25,
      O => grp_fu_391_p1(5)
    );
tmp_product_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(4),
      I1 => Q(3),
      I2 => tmp_product_26,
      O => grp_fu_391_p1(4)
    );
tmp_product_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(30),
      I1 => Q(3),
      I2 => tmp_product_0,
      O => grp_fu_391_p0(30)
    );
tmp_product_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(3),
      I1 => Q(3),
      I2 => tmp_product_27,
      O => grp_fu_391_p1(3)
    );
tmp_product_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(2),
      I1 => Q(3),
      I2 => tmp_product_28,
      O => grp_fu_391_p1(2)
    );
tmp_product_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(1),
      I1 => Q(3),
      I2 => tmp_product_29,
      O => grp_fu_391_p1(1)
    );
tmp_product_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1(0),
      I1 => Q(3),
      I2 => tmp_product_30,
      O => grp_fu_391_p1(0)
    );
tmp_product_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(29),
      I1 => Q(3),
      I2 => tmp_product_1,
      O => grp_fu_391_p0(29)
    );
tmp_product_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(28),
      I1 => Q(3),
      I2 => tmp_product_2,
      O => grp_fu_391_p0(28)
    );
tmp_product_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(27),
      I1 => Q(3),
      I2 => tmp_product_3,
      O => grp_fu_391_p0(27)
    );
tmp_product_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(26),
      I1 => Q(3),
      I2 => tmp_product_4,
      O => grp_fu_391_p0(26)
    );
tmp_product_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(25),
      I1 => Q(3),
      I2 => tmp_product_5,
      O => grp_fu_391_p0(25)
    );
tmp_product_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0(24),
      I1 => Q(3),
      I2 => tmp_product_6,
      O => grp_fu_391_p0(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter8 : out STD_LOGIC;
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_21\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_26\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_27\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_28\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_30\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_31\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_32\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_33\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_34\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_35\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_36\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_37\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_38\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_39\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_40\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_41\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_42\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_43\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_44\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_45\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_46\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_47\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_48\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_49\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_50\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_51\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_52\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_53\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_54\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_55\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_56\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_57\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_58\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_59\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_60\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    midfreq_shift_reg_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    lowfreq_accumulate_fu_369_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0 : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_fu_74_reg[0]_0\ : in STD_LOGIC;
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg : in STD_LOGIC;
    gmem_RVALID : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    gmem_addr_reg_470 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \mem_reg[3][61]_srl4_i_1\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \mem_reg[3][61]_srl4_i_1_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \mem_reg[3][61]_srl4_i_1_1\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SIGNAL_IN_TREADY_int_regslice : in STD_LOGIC;
    \mul_ln46_reg_278_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmem_addr_read_reg_273_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lowfreq_shift_reg_load_reg_268_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_reg1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3 : STD_LOGIC;
  signal \dout_reg_i_10__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_11__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_12__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_13__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_14__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_15__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_1__0_n_4\ : STD_LOGIC;
  signal \dout_reg_i_1__0_n_5\ : STD_LOGIC;
  signal \dout_reg_i_1__0_n_6\ : STD_LOGIC;
  signal \dout_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_2__0_n_4\ : STD_LOGIC;
  signal \dout_reg_i_2__0_n_5\ : STD_LOGIC;
  signal \dout_reg_i_2__0_n_6\ : STD_LOGIC;
  signal \dout_reg_i_3__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_3__0_n_4\ : STD_LOGIC;
  signal \dout_reg_i_3__0_n_5\ : STD_LOGIC;
  signal \dout_reg_i_3__0_n_6\ : STD_LOGIC;
  signal \dout_reg_i_4__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_5__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_6__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_7__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_8__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_9__0_n_3\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal gmem_addr_reg_2620 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal i_fu_74 : STD_LOGIC;
  signal i_fu_74_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^lowfreq_accumulate_fu_369_p2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lowfreq_accumulate_fu_70 : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[0]_i_4_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[0]_i_5_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[0]_i_6_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[0]_i_7_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[12]_i_2_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[12]_i_3_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[12]_i_4_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[12]_i_5_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[16]_i_2_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[16]_i_3_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[16]_i_4_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[16]_i_5_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[20]_i_2_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[20]_i_3_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[20]_i_4_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[20]_i_5_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[24]_i_2_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[24]_i_3_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[24]_i_4_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[24]_i_5_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[28]_i_2_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[28]_i_3_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[28]_i_4_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[28]_i_5_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[4]_i_2_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[4]_i_3_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[4]_i_4_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[4]_i_5_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[8]_i_2_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[8]_i_3_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[8]_i_4_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70[8]_i_5_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \lowfreq_accumulate_fu_70_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal lowfreq_shift_reg_load_reg_268 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3\ : STD_LOGIC;
  signal \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3\ : STD_LOGIC;
  signal mul_ln46_reg_278 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln45_fu_156_p1 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal sext_ln46_fu_193_p1 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \tmp_product_i_10__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_11__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_12__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_13__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_14__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_15__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_16__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_20__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_21__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_22__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_23__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_24__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_25__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_26__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_5\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_6\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_5\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_6\ : STD_LOGIC;
  signal \tmp_product_i_4__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_4__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_4__0_n_5\ : STD_LOGIC;
  signal \tmp_product_i_4__0_n_6\ : STD_LOGIC;
  signal \tmp_product_i_5__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_5__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_5__0_n_5\ : STD_LOGIC;
  signal \tmp_product_i_5__0_n_6\ : STD_LOGIC;
  signal \tmp_product_i_6__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_6__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_6__0_n_5\ : STD_LOGIC;
  signal \tmp_product_i_6__0_n_6\ : STD_LOGIC;
  signal \tmp_product_i_7__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_8__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_9__0_n_3\ : STD_LOGIC;
  signal zext_ln46_fu_173_p1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_dout_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lowfreq_accumulate_fu_70_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dout_reg_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of \lowfreq_accumulate_fu_70_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \lowfreq_accumulate_fu_70_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \lowfreq_accumulate_fu_70_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \lowfreq_accumulate_fu_70_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \lowfreq_accumulate_fu_70_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \lowfreq_accumulate_fu_70_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \lowfreq_accumulate_fu_70_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \lowfreq_accumulate_fu_70_reg[8]_i_1\ : label is 11;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6 ";
  attribute ADDER_THRESHOLD of \tmp_product_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_4__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_5__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_6__0\ : label is 35;
begin
  ADDRARDADDR(5 downto 0) <= \^addrardaddr\(5 downto 0);
  E(0) <= \^e\(0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  ap_enable_reg_pp0_iter8 <= \^ap_enable_reg_pp0_iter8\;
  lowfreq_accumulate_fu_369_p2(31 downto 0) <= \^lowfreq_accumulate_fu_369_p2\(31 downto 0);
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter10_reg,
      I1 => \^ap_enable_reg_pp0_iter8\,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => gmem_ARREADY,
      O => ap_done_reg1
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => SR(0)
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => SR(0)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter8\,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => gmem_ARREADY,
      O => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \^ap_enable_reg_pp0_iter1\,
      Q => ap_enable_reg_pp0_iter2,
      R => SR(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SR(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SR(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => SR(0)
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => SR(0)
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => SR(0)
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => ap_enable_reg_pp0_iter7,
      Q => \^ap_enable_reg_pp0_iter8\,
      R => SR(0)
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \^ap_enable_reg_pp0_iter8\,
      Q => ap_enable_reg_pp0_iter9,
      R => SR(0)
    );
\ap_loop_exit_ready_pp0_iter10_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3,
      Q => ap_loop_exit_ready_pp0_iter10_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter9_reg_reg_srl9: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3
    );
\dout_reg_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(25),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(25),
      O => \dout_reg_i_10__0_n_3\
    );
\dout_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(24),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(24),
      O => \dout_reg_i_11__0_n_3\
    );
\dout_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(23),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(23),
      O => \dout_reg_i_12__0_n_3\
    );
\dout_reg_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(22),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(22),
      O => \dout_reg_i_13__0_n_3\
    );
\dout_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(21),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(21),
      O => \dout_reg_i_14__0_n_3\
    );
\dout_reg_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(20),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(20),
      O => \dout_reg_i_15__0_n_3\
    );
\dout_reg_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg_i_2__0_n_3\,
      CO(3) => \NLW_dout_reg_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \dout_reg_i_1__0_n_4\,
      CO(1) => \dout_reg_i_1__0_n_5\,
      CO(0) => \dout_reg_i_1__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => dout_reg(30 downto 28),
      O(3 downto 0) => \^lowfreq_accumulate_fu_369_p2\(31 downto 28),
      S(3) => \dout_reg_i_4__0_n_3\,
      S(2) => \dout_reg_i_5__0_n_3\,
      S(1) => \dout_reg_i_6__0_n_3\,
      S(0) => \dout_reg_i_7__0_n_3\
    );
\dout_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg_i_3__0_n_3\,
      CO(3) => \dout_reg_i_2__0_n_3\,
      CO(2) => \dout_reg_i_2__0_n_4\,
      CO(1) => \dout_reg_i_2__0_n_5\,
      CO(0) => \dout_reg_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => dout_reg(27 downto 24),
      O(3 downto 0) => \^lowfreq_accumulate_fu_369_p2\(27 downto 24),
      S(3) => \dout_reg_i_8__0_n_3\,
      S(2) => \dout_reg_i_9__0_n_3\,
      S(1) => \dout_reg_i_10__0_n_3\,
      S(0) => \dout_reg_i_11__0_n_3\
    );
\dout_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_2__0_n_3\,
      CO(3) => \dout_reg_i_3__0_n_3\,
      CO(2) => \dout_reg_i_3__0_n_4\,
      CO(1) => \dout_reg_i_3__0_n_5\,
      CO(0) => \dout_reg_i_3__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => dout_reg(23 downto 20),
      O(3 downto 0) => \^lowfreq_accumulate_fu_369_p2\(23 downto 20),
      S(3) => \dout_reg_i_12__0_n_3\,
      S(2) => \dout_reg_i_13__0_n_3\,
      S(1) => \dout_reg_i_14__0_n_3\,
      S(0) => \dout_reg_i_15__0_n_3\
    );
\dout_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(31),
      I1 => dout_reg(31),
      O => \dout_reg_i_4__0_n_3\
    );
\dout_reg_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(30),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(30),
      O => \dout_reg_i_5__0_n_3\
    );
\dout_reg_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(29),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(29),
      O => \dout_reg_i_6__0_n_3\
    );
\dout_reg_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(28),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(28),
      O => \dout_reg_i_7__0_n_3\
    );
\dout_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(27),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(27),
      O => \dout_reg_i_8__0_n_3\
    );
\dout_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(26),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(26),
      O => \dout_reg_i_9__0_n_3\
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_12
     port map (
      ADDRARDADDR(5 downto 0) => \^addrardaddr\(5 downto 0),
      D(5 downto 0) => zext_ln46_fu_173_p1(7 downto 2),
      E(0) => gmem_addr_reg_2620,
      Q(3) => Q(6),
      Q(2) => Q(4),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      SIGNAL_IN_TREADY_int_regslice => SIGNAL_IN_TREADY_int_regslice,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_done_reg1 => ap_done_reg1,
      ap_loop_exit_ready_pp0_iter10_reg => ap_loop_exit_ready_pp0_iter10_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_3,
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      gmem_addr_reg_470(61 downto 0) => gmem_addr_reg_470(61 downto 0),
      \gmem_addr_reg_470_reg[61]\(61 downto 0) => sext_ln46_fu_193_p1(61 downto 0),
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready,
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg(0) => D(0),
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg,
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0,
      i_fu_74 => i_fu_74,
      i_fu_74_reg(6 downto 0) => i_fu_74_reg(6 downto 0),
      i_fu_74_reg_0_sp_1 => \i_fu_74_reg[0]_0\,
      \lowfreq_accumulate_fu_70_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \lowfreq_accumulate_fu_70_reg[0]_0\ => \^ap_enable_reg_pp0_iter8\,
      sext_ln45_fu_156_p1(0) => sext_ln45_fu_156_p1(6)
    );
\gmem_addr_read_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(0),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(0),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(10),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(10),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(11),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(11),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(12),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(12),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(13),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(13),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(14),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(14),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(15),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(15),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(16),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(16),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(17),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(17),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(18),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(18),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(19),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(19),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(1),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(1),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(20),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(20),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(21),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(21),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(22),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(22),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(23),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(23),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(24),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(24),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(25),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(25),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(26),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(26),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(27),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(27),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(28),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(28),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(29),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(29),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(2),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(2),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(30),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(30),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(31),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(31),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(3),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(3),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(4),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(4),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(5),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(5),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(6),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(6),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(7),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(7),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(8),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(8),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \gmem_addr_read_reg_273_reg[31]_1\(9),
      Q => \gmem_addr_read_reg_273_reg[31]_0\(9),
      R => '0'
    );
\gmem_addr_reg_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(0),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(0),
      R => '0'
    );
\gmem_addr_reg_262_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(10),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(10),
      R => '0'
    );
\gmem_addr_reg_262_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(11),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(11),
      R => '0'
    );
\gmem_addr_reg_262_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(12),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(12),
      R => '0'
    );
\gmem_addr_reg_262_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(13),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(13),
      R => '0'
    );
\gmem_addr_reg_262_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(14),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(14),
      R => '0'
    );
\gmem_addr_reg_262_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(15),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(15),
      R => '0'
    );
\gmem_addr_reg_262_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(16),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(16),
      R => '0'
    );
\gmem_addr_reg_262_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(17),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(17),
      R => '0'
    );
\gmem_addr_reg_262_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(18),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(18),
      R => '0'
    );
\gmem_addr_reg_262_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(19),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(19),
      R => '0'
    );
\gmem_addr_reg_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(1),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(1),
      R => '0'
    );
\gmem_addr_reg_262_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(20),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(20),
      R => '0'
    );
\gmem_addr_reg_262_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(21),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(21),
      R => '0'
    );
\gmem_addr_reg_262_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(22),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(22),
      R => '0'
    );
\gmem_addr_reg_262_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(23),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(23),
      R => '0'
    );
\gmem_addr_reg_262_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(24),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(24),
      R => '0'
    );
\gmem_addr_reg_262_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(25),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(25),
      R => '0'
    );
\gmem_addr_reg_262_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(26),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(26),
      R => '0'
    );
\gmem_addr_reg_262_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(27),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(27),
      R => '0'
    );
\gmem_addr_reg_262_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(28),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(28),
      R => '0'
    );
\gmem_addr_reg_262_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(29),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(29),
      R => '0'
    );
\gmem_addr_reg_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(2),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(2),
      R => '0'
    );
\gmem_addr_reg_262_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(30),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(30),
      R => '0'
    );
\gmem_addr_reg_262_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(31),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(31),
      R => '0'
    );
\gmem_addr_reg_262_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(32),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(32),
      R => '0'
    );
\gmem_addr_reg_262_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(33),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(33),
      R => '0'
    );
\gmem_addr_reg_262_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(34),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(34),
      R => '0'
    );
\gmem_addr_reg_262_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(35),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(35),
      R => '0'
    );
\gmem_addr_reg_262_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(36),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(36),
      R => '0'
    );
\gmem_addr_reg_262_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(37),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(37),
      R => '0'
    );
\gmem_addr_reg_262_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(38),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(38),
      R => '0'
    );
\gmem_addr_reg_262_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(39),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(39),
      R => '0'
    );
\gmem_addr_reg_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(3),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(3),
      R => '0'
    );
\gmem_addr_reg_262_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(40),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(40),
      R => '0'
    );
\gmem_addr_reg_262_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(41),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(41),
      R => '0'
    );
\gmem_addr_reg_262_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(42),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(42),
      R => '0'
    );
\gmem_addr_reg_262_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(43),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(43),
      R => '0'
    );
\gmem_addr_reg_262_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(44),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(44),
      R => '0'
    );
\gmem_addr_reg_262_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(45),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(45),
      R => '0'
    );
\gmem_addr_reg_262_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(46),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(46),
      R => '0'
    );
\gmem_addr_reg_262_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(47),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(47),
      R => '0'
    );
\gmem_addr_reg_262_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(48),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(48),
      R => '0'
    );
\gmem_addr_reg_262_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(49),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(49),
      R => '0'
    );
\gmem_addr_reg_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(4),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(4),
      R => '0'
    );
\gmem_addr_reg_262_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(50),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(50),
      R => '0'
    );
\gmem_addr_reg_262_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(51),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(51),
      R => '0'
    );
\gmem_addr_reg_262_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(52),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(52),
      R => '0'
    );
\gmem_addr_reg_262_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(53),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(53),
      R => '0'
    );
\gmem_addr_reg_262_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(54),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(54),
      R => '0'
    );
\gmem_addr_reg_262_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(55),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(55),
      R => '0'
    );
\gmem_addr_reg_262_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(56),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(56),
      R => '0'
    );
\gmem_addr_reg_262_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(57),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(57),
      R => '0'
    );
\gmem_addr_reg_262_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(58),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(58),
      R => '0'
    );
\gmem_addr_reg_262_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(59),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(59),
      R => '0'
    );
\gmem_addr_reg_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(5),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(5),
      R => '0'
    );
\gmem_addr_reg_262_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(60),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(60),
      R => '0'
    );
\gmem_addr_reg_262_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(61),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(61),
      R => '0'
    );
\gmem_addr_reg_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(6),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(6),
      R => '0'
    );
\gmem_addr_reg_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(7),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(7),
      R => '0'
    );
\gmem_addr_reg_262_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(8),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(8),
      R => '0'
    );
\gmem_addr_reg_262_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln46_fu_193_p1(9),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(9),
      R => '0'
    );
\i_2_reg_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => zext_ln46_fu_173_p1(2),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0(0),
      R => '0'
    );
\i_2_reg_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => zext_ln46_fu_173_p1(3),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0(1),
      R => '0'
    );
\i_2_reg_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => zext_ln46_fu_173_p1(4),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0(2),
      R => '0'
    );
\i_2_reg_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => zext_ln46_fu_173_p1(5),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0(3),
      R => '0'
    );
\i_2_reg_248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => zext_ln46_fu_173_p1(6),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0(4),
      R => '0'
    );
\i_2_reg_248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => zext_ln46_fu_173_p1(7),
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0(5),
      R => '0'
    );
\i_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => \^addrardaddr\(0),
      Q => i_fu_74_reg(0),
      R => '0'
    );
\i_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => \^addrardaddr\(1),
      Q => i_fu_74_reg(1),
      R => '0'
    );
\i_fu_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => \^addrardaddr\(2),
      Q => i_fu_74_reg(2),
      R => '0'
    );
\i_fu_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => \^addrardaddr\(3),
      Q => i_fu_74_reg(3),
      R => '0'
    );
\i_fu_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => \^addrardaddr\(4),
      Q => i_fu_74_reg(4),
      R => '0'
    );
\i_fu_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => \^addrardaddr\(5),
      Q => i_fu_74_reg(5),
      R => '0'
    );
\i_fu_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => sext_ln45_fu_156_p1(6),
      Q => i_fu_74_reg(6),
      R => '0'
    );
\lowfreq_accumulate_fu_70[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter11,
      I1 => \^ap_enable_reg_pp0_iter8\,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => gmem_ARREADY,
      O => lowfreq_accumulate_fu_70
    );
\lowfreq_accumulate_fu_70[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(3),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(3),
      O => \lowfreq_accumulate_fu_70[0]_i_4_n_3\
    );
\lowfreq_accumulate_fu_70[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(2),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(2),
      O => \lowfreq_accumulate_fu_70[0]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(1),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(1),
      O => \lowfreq_accumulate_fu_70[0]_i_6_n_3\
    );
\lowfreq_accumulate_fu_70[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(0),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(0),
      O => \lowfreq_accumulate_fu_70[0]_i_7_n_3\
    );
\lowfreq_accumulate_fu_70[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(15),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(15),
      O => \lowfreq_accumulate_fu_70[12]_i_2_n_3\
    );
\lowfreq_accumulate_fu_70[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(14),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(14),
      O => \lowfreq_accumulate_fu_70[12]_i_3_n_3\
    );
\lowfreq_accumulate_fu_70[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(13),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(13),
      O => \lowfreq_accumulate_fu_70[12]_i_4_n_3\
    );
\lowfreq_accumulate_fu_70[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(12),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(12),
      O => \lowfreq_accumulate_fu_70[12]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(19),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(19),
      O => \lowfreq_accumulate_fu_70[16]_i_2_n_3\
    );
\lowfreq_accumulate_fu_70[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(18),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(18),
      O => \lowfreq_accumulate_fu_70[16]_i_3_n_3\
    );
\lowfreq_accumulate_fu_70[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(17),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(17),
      O => \lowfreq_accumulate_fu_70[16]_i_4_n_3\
    );
\lowfreq_accumulate_fu_70[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(16),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(16),
      O => \lowfreq_accumulate_fu_70[16]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(23),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(23),
      O => \lowfreq_accumulate_fu_70[20]_i_2_n_3\
    );
\lowfreq_accumulate_fu_70[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(22),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(22),
      O => \lowfreq_accumulate_fu_70[20]_i_3_n_3\
    );
\lowfreq_accumulate_fu_70[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(21),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(21),
      O => \lowfreq_accumulate_fu_70[20]_i_4_n_3\
    );
\lowfreq_accumulate_fu_70[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(20),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(20),
      O => \lowfreq_accumulate_fu_70[20]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(27),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(27),
      O => \lowfreq_accumulate_fu_70[24]_i_2_n_3\
    );
\lowfreq_accumulate_fu_70[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(26),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(26),
      O => \lowfreq_accumulate_fu_70[24]_i_3_n_3\
    );
\lowfreq_accumulate_fu_70[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(25),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(25),
      O => \lowfreq_accumulate_fu_70[24]_i_4_n_3\
    );
\lowfreq_accumulate_fu_70[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(24),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(24),
      O => \lowfreq_accumulate_fu_70[24]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(31),
      I1 => mul_ln46_reg_278(31),
      O => \lowfreq_accumulate_fu_70[28]_i_2_n_3\
    );
\lowfreq_accumulate_fu_70[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(30),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(30),
      O => \lowfreq_accumulate_fu_70[28]_i_3_n_3\
    );
\lowfreq_accumulate_fu_70[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(29),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(29),
      O => \lowfreq_accumulate_fu_70[28]_i_4_n_3\
    );
\lowfreq_accumulate_fu_70[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(28),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(28),
      O => \lowfreq_accumulate_fu_70[28]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(7),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(7),
      O => \lowfreq_accumulate_fu_70[4]_i_2_n_3\
    );
\lowfreq_accumulate_fu_70[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(6),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(6),
      O => \lowfreq_accumulate_fu_70[4]_i_3_n_3\
    );
\lowfreq_accumulate_fu_70[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(5),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(5),
      O => \lowfreq_accumulate_fu_70[4]_i_4_n_3\
    );
\lowfreq_accumulate_fu_70[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(4),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(4),
      O => \lowfreq_accumulate_fu_70[4]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(11),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(11),
      O => \lowfreq_accumulate_fu_70[8]_i_2_n_3\
    );
\lowfreq_accumulate_fu_70[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(10),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(10),
      O => \lowfreq_accumulate_fu_70[8]_i_3_n_3\
    );
\lowfreq_accumulate_fu_70[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(9),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(9),
      O => \lowfreq_accumulate_fu_70[8]_i_4_n_3\
    );
\lowfreq_accumulate_fu_70[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln46_reg_278(8),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(8),
      O => \lowfreq_accumulate_fu_70[8]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[0]_i_3_n_10\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(0),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lowfreq_accumulate_fu_70_reg[0]_i_3_n_3\,
      CO(2) => \lowfreq_accumulate_fu_70_reg[0]_i_3_n_4\,
      CO(1) => \lowfreq_accumulate_fu_70_reg[0]_i_3_n_5\,
      CO(0) => \lowfreq_accumulate_fu_70_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln46_reg_278(3 downto 0),
      O(3) => \lowfreq_accumulate_fu_70_reg[0]_i_3_n_7\,
      O(2) => \lowfreq_accumulate_fu_70_reg[0]_i_3_n_8\,
      O(1) => \lowfreq_accumulate_fu_70_reg[0]_i_3_n_9\,
      O(0) => \lowfreq_accumulate_fu_70_reg[0]_i_3_n_10\,
      S(3) => \lowfreq_accumulate_fu_70[0]_i_4_n_3\,
      S(2) => \lowfreq_accumulate_fu_70[0]_i_5_n_3\,
      S(1) => \lowfreq_accumulate_fu_70[0]_i_6_n_3\,
      S(0) => \lowfreq_accumulate_fu_70[0]_i_7_n_3\
    );
\lowfreq_accumulate_fu_70_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[8]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(10),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[8]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(11),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[12]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(12),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lowfreq_accumulate_fu_70_reg[8]_i_1_n_3\,
      CO(3) => \lowfreq_accumulate_fu_70_reg[12]_i_1_n_3\,
      CO(2) => \lowfreq_accumulate_fu_70_reg[12]_i_1_n_4\,
      CO(1) => \lowfreq_accumulate_fu_70_reg[12]_i_1_n_5\,
      CO(0) => \lowfreq_accumulate_fu_70_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln46_reg_278(15 downto 12),
      O(3) => \lowfreq_accumulate_fu_70_reg[12]_i_1_n_7\,
      O(2) => \lowfreq_accumulate_fu_70_reg[12]_i_1_n_8\,
      O(1) => \lowfreq_accumulate_fu_70_reg[12]_i_1_n_9\,
      O(0) => \lowfreq_accumulate_fu_70_reg[12]_i_1_n_10\,
      S(3) => \lowfreq_accumulate_fu_70[12]_i_2_n_3\,
      S(2) => \lowfreq_accumulate_fu_70[12]_i_3_n_3\,
      S(1) => \lowfreq_accumulate_fu_70[12]_i_4_n_3\,
      S(0) => \lowfreq_accumulate_fu_70[12]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[12]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(13),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[12]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(14),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[12]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(15),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[16]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(16),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lowfreq_accumulate_fu_70_reg[12]_i_1_n_3\,
      CO(3) => \lowfreq_accumulate_fu_70_reg[16]_i_1_n_3\,
      CO(2) => \lowfreq_accumulate_fu_70_reg[16]_i_1_n_4\,
      CO(1) => \lowfreq_accumulate_fu_70_reg[16]_i_1_n_5\,
      CO(0) => \lowfreq_accumulate_fu_70_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln46_reg_278(19 downto 16),
      O(3) => \lowfreq_accumulate_fu_70_reg[16]_i_1_n_7\,
      O(2) => \lowfreq_accumulate_fu_70_reg[16]_i_1_n_8\,
      O(1) => \lowfreq_accumulate_fu_70_reg[16]_i_1_n_9\,
      O(0) => \lowfreq_accumulate_fu_70_reg[16]_i_1_n_10\,
      S(3) => \lowfreq_accumulate_fu_70[16]_i_2_n_3\,
      S(2) => \lowfreq_accumulate_fu_70[16]_i_3_n_3\,
      S(1) => \lowfreq_accumulate_fu_70[16]_i_4_n_3\,
      S(0) => \lowfreq_accumulate_fu_70[16]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[16]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(17),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[16]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(18),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[16]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(19),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[0]_i_3_n_9\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(1),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[20]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(20),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lowfreq_accumulate_fu_70_reg[16]_i_1_n_3\,
      CO(3) => \lowfreq_accumulate_fu_70_reg[20]_i_1_n_3\,
      CO(2) => \lowfreq_accumulate_fu_70_reg[20]_i_1_n_4\,
      CO(1) => \lowfreq_accumulate_fu_70_reg[20]_i_1_n_5\,
      CO(0) => \lowfreq_accumulate_fu_70_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln46_reg_278(23 downto 20),
      O(3) => \lowfreq_accumulate_fu_70_reg[20]_i_1_n_7\,
      O(2) => \lowfreq_accumulate_fu_70_reg[20]_i_1_n_8\,
      O(1) => \lowfreq_accumulate_fu_70_reg[20]_i_1_n_9\,
      O(0) => \lowfreq_accumulate_fu_70_reg[20]_i_1_n_10\,
      S(3) => \lowfreq_accumulate_fu_70[20]_i_2_n_3\,
      S(2) => \lowfreq_accumulate_fu_70[20]_i_3_n_3\,
      S(1) => \lowfreq_accumulate_fu_70[20]_i_4_n_3\,
      S(0) => \lowfreq_accumulate_fu_70[20]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[20]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(21),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[20]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(22),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[20]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(23),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[24]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(24),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lowfreq_accumulate_fu_70_reg[20]_i_1_n_3\,
      CO(3) => \lowfreq_accumulate_fu_70_reg[24]_i_1_n_3\,
      CO(2) => \lowfreq_accumulate_fu_70_reg[24]_i_1_n_4\,
      CO(1) => \lowfreq_accumulate_fu_70_reg[24]_i_1_n_5\,
      CO(0) => \lowfreq_accumulate_fu_70_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln46_reg_278(27 downto 24),
      O(3) => \lowfreq_accumulate_fu_70_reg[24]_i_1_n_7\,
      O(2) => \lowfreq_accumulate_fu_70_reg[24]_i_1_n_8\,
      O(1) => \lowfreq_accumulate_fu_70_reg[24]_i_1_n_9\,
      O(0) => \lowfreq_accumulate_fu_70_reg[24]_i_1_n_10\,
      S(3) => \lowfreq_accumulate_fu_70[24]_i_2_n_3\,
      S(2) => \lowfreq_accumulate_fu_70[24]_i_3_n_3\,
      S(1) => \lowfreq_accumulate_fu_70[24]_i_4_n_3\,
      S(0) => \lowfreq_accumulate_fu_70[24]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[24]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(25),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[24]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(26),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[24]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(27),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[28]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(28),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lowfreq_accumulate_fu_70_reg[24]_i_1_n_3\,
      CO(3) => \NLW_lowfreq_accumulate_fu_70_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \lowfreq_accumulate_fu_70_reg[28]_i_1_n_4\,
      CO(1) => \lowfreq_accumulate_fu_70_reg[28]_i_1_n_5\,
      CO(0) => \lowfreq_accumulate_fu_70_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => mul_ln46_reg_278(30 downto 28),
      O(3) => \lowfreq_accumulate_fu_70_reg[28]_i_1_n_7\,
      O(2) => \lowfreq_accumulate_fu_70_reg[28]_i_1_n_8\,
      O(1) => \lowfreq_accumulate_fu_70_reg[28]_i_1_n_9\,
      O(0) => \lowfreq_accumulate_fu_70_reg[28]_i_1_n_10\,
      S(3) => \lowfreq_accumulate_fu_70[28]_i_2_n_3\,
      S(2) => \lowfreq_accumulate_fu_70[28]_i_3_n_3\,
      S(1) => \lowfreq_accumulate_fu_70[28]_i_4_n_3\,
      S(0) => \lowfreq_accumulate_fu_70[28]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[28]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(29),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[0]_i_3_n_8\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(2),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[28]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(30),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[28]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(31),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[0]_i_3_n_7\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(3),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[4]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(4),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lowfreq_accumulate_fu_70_reg[0]_i_3_n_3\,
      CO(3) => \lowfreq_accumulate_fu_70_reg[4]_i_1_n_3\,
      CO(2) => \lowfreq_accumulate_fu_70_reg[4]_i_1_n_4\,
      CO(1) => \lowfreq_accumulate_fu_70_reg[4]_i_1_n_5\,
      CO(0) => \lowfreq_accumulate_fu_70_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln46_reg_278(7 downto 4),
      O(3) => \lowfreq_accumulate_fu_70_reg[4]_i_1_n_7\,
      O(2) => \lowfreq_accumulate_fu_70_reg[4]_i_1_n_8\,
      O(1) => \lowfreq_accumulate_fu_70_reg[4]_i_1_n_9\,
      O(0) => \lowfreq_accumulate_fu_70_reg[4]_i_1_n_10\,
      S(3) => \lowfreq_accumulate_fu_70[4]_i_2_n_3\,
      S(2) => \lowfreq_accumulate_fu_70[4]_i_3_n_3\,
      S(1) => \lowfreq_accumulate_fu_70[4]_i_4_n_3\,
      S(0) => \lowfreq_accumulate_fu_70[4]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[4]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(5),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[4]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(6),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[4]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(7),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[8]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(8),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_accumulate_fu_70_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lowfreq_accumulate_fu_70_reg[4]_i_1_n_3\,
      CO(3) => \lowfreq_accumulate_fu_70_reg[8]_i_1_n_3\,
      CO(2) => \lowfreq_accumulate_fu_70_reg[8]_i_1_n_4\,
      CO(1) => \lowfreq_accumulate_fu_70_reg[8]_i_1_n_5\,
      CO(0) => \lowfreq_accumulate_fu_70_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln46_reg_278(11 downto 8),
      O(3) => \lowfreq_accumulate_fu_70_reg[8]_i_1_n_7\,
      O(2) => \lowfreq_accumulate_fu_70_reg[8]_i_1_n_8\,
      O(1) => \lowfreq_accumulate_fu_70_reg[8]_i_1_n_9\,
      O(0) => \lowfreq_accumulate_fu_70_reg[8]_i_1_n_10\,
      S(3) => \lowfreq_accumulate_fu_70[8]_i_2_n_3\,
      S(2) => \lowfreq_accumulate_fu_70[8]_i_3_n_3\,
      S(1) => \lowfreq_accumulate_fu_70[8]_i_4_n_3\,
      S(0) => \lowfreq_accumulate_fu_70[8]_i_5_n_3\
    );
\lowfreq_accumulate_fu_70_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lowfreq_accumulate_fu_70,
      D => \lowfreq_accumulate_fu_70_reg[8]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(9),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\lowfreq_shift_reg_load_reg_268[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter8\,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => gmem_ARREADY,
      O => \^e\(0)
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(0),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(10),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(11),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(12),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(13),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(14),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(15),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(16),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(17),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(18),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(19),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(1),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(20),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(21),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(22),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(23),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(24),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(25),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(26),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(27),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(28),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(29),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(2),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(30),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(31),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(3),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(4),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(5),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(6),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(7),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(8),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      CLK => ap_clk,
      D => lowfreq_shift_reg_load_reg_268(9),
      Q => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3\
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(0),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(10),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(11),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(12),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(13),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(14),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(15),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(16),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(17),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(18),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(19),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(1),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(20),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(21),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(22),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(23),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(24),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(25),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(26),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(27),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(28),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(29),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(2),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(30),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(31),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(3),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(4),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(5),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(6),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(7),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(8),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(9),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(0),
      Q => lowfreq_shift_reg_load_reg_268(0),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(10),
      Q => lowfreq_shift_reg_load_reg_268(10),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(11),
      Q => lowfreq_shift_reg_load_reg_268(11),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(12),
      Q => lowfreq_shift_reg_load_reg_268(12),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(13),
      Q => lowfreq_shift_reg_load_reg_268(13),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(14),
      Q => lowfreq_shift_reg_load_reg_268(14),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(15),
      Q => lowfreq_shift_reg_load_reg_268(15),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(16),
      Q => lowfreq_shift_reg_load_reg_268(16),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(17),
      Q => lowfreq_shift_reg_load_reg_268(17),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(18),
      Q => lowfreq_shift_reg_load_reg_268(18),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(19),
      Q => lowfreq_shift_reg_load_reg_268(19),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(1),
      Q => lowfreq_shift_reg_load_reg_268(1),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(20),
      Q => lowfreq_shift_reg_load_reg_268(20),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(21),
      Q => lowfreq_shift_reg_load_reg_268(21),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(22),
      Q => lowfreq_shift_reg_load_reg_268(22),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(23),
      Q => lowfreq_shift_reg_load_reg_268(23),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(24),
      Q => lowfreq_shift_reg_load_reg_268(24),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(25),
      Q => lowfreq_shift_reg_load_reg_268(25),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(26),
      Q => lowfreq_shift_reg_load_reg_268(26),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(27),
      Q => lowfreq_shift_reg_load_reg_268(27),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(28),
      Q => lowfreq_shift_reg_load_reg_268(28),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(29),
      Q => lowfreq_shift_reg_load_reg_268(29),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(2),
      Q => lowfreq_shift_reg_load_reg_268(2),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(30),
      Q => lowfreq_shift_reg_load_reg_268(30),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(31),
      Q => lowfreq_shift_reg_load_reg_268(31),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(3),
      Q => lowfreq_shift_reg_load_reg_268(3),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(4),
      Q => lowfreq_shift_reg_load_reg_268(4),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(5),
      Q => lowfreq_shift_reg_load_reg_268(5),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(6),
      Q => lowfreq_shift_reg_load_reg_268(6),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(7),
      Q => lowfreq_shift_reg_load_reg_268(7),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(8),
      Q => lowfreq_shift_reg_load_reg_268(8),
      R => '0'
    );
\lowfreq_shift_reg_load_reg_268_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \lowfreq_shift_reg_load_reg_268_reg[31]_0\(9),
      Q => lowfreq_shift_reg_load_reg_268(9),
      R => '0'
    );
\mem_reg[3][0]_srl4_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(0),
      I3 => \mem_reg[3][61]_srl4_i_1\(0),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(0),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]\
    );
\mem_reg[3][10]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(10),
      I3 => \mem_reg[3][61]_srl4_i_1\(10),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(10),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_9\
    );
\mem_reg[3][11]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(11),
      I3 => \mem_reg[3][61]_srl4_i_1\(11),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(11),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_10\
    );
\mem_reg[3][12]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(12),
      I3 => \mem_reg[3][61]_srl4_i_1\(12),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(12),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_11\
    );
\mem_reg[3][13]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(13),
      I3 => \mem_reg[3][61]_srl4_i_1\(13),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(13),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_12\
    );
\mem_reg[3][14]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(14),
      I3 => \mem_reg[3][61]_srl4_i_1\(14),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(14),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_13\
    );
\mem_reg[3][15]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(15),
      I3 => \mem_reg[3][61]_srl4_i_1\(15),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(15),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_14\
    );
\mem_reg[3][16]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(16),
      I3 => \mem_reg[3][61]_srl4_i_1\(16),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(16),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_15\
    );
\mem_reg[3][17]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(17),
      I3 => \mem_reg[3][61]_srl4_i_1\(17),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(17),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_16\
    );
\mem_reg[3][18]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(18),
      I3 => \mem_reg[3][61]_srl4_i_1\(18),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(18),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_17\
    );
\mem_reg[3][19]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(19),
      I3 => \mem_reg[3][61]_srl4_i_1\(19),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(19),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_18\
    );
\mem_reg[3][1]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(1),
      I3 => \mem_reg[3][61]_srl4_i_1\(1),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(1),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_0\
    );
\mem_reg[3][20]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(20),
      I3 => \mem_reg[3][61]_srl4_i_1\(20),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(20),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_19\
    );
\mem_reg[3][21]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(21),
      I3 => \mem_reg[3][61]_srl4_i_1\(21),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(21),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_20\
    );
\mem_reg[3][22]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(22),
      I3 => \mem_reg[3][61]_srl4_i_1\(22),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(22),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_21\
    );
\mem_reg[3][23]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(23),
      I3 => \mem_reg[3][61]_srl4_i_1\(23),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(23),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_22\
    );
\mem_reg[3][24]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(24),
      I3 => \mem_reg[3][61]_srl4_i_1\(24),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(24),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_23\
    );
\mem_reg[3][25]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(25),
      I3 => \mem_reg[3][61]_srl4_i_1\(25),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(25),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_24\
    );
\mem_reg[3][26]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(26),
      I3 => \mem_reg[3][61]_srl4_i_1\(26),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(26),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_25\
    );
\mem_reg[3][27]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(27),
      I3 => \mem_reg[3][61]_srl4_i_1\(27),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(27),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_26\
    );
\mem_reg[3][28]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(28),
      I3 => \mem_reg[3][61]_srl4_i_1\(28),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(28),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_27\
    );
\mem_reg[3][29]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(29),
      I3 => \mem_reg[3][61]_srl4_i_1\(29),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(29),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_28\
    );
\mem_reg[3][2]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(2),
      I3 => \mem_reg[3][61]_srl4_i_1\(2),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(2),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_1\
    );
\mem_reg[3][30]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(30),
      I3 => \mem_reg[3][61]_srl4_i_1\(30),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(30),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_29\
    );
\mem_reg[3][31]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(31),
      I3 => \mem_reg[3][61]_srl4_i_1\(31),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(31),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_30\
    );
\mem_reg[3][32]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(32),
      I3 => \mem_reg[3][61]_srl4_i_1\(32),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(32),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_31\
    );
\mem_reg[3][33]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(33),
      I3 => \mem_reg[3][61]_srl4_i_1\(33),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(33),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_32\
    );
\mem_reg[3][34]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(34),
      I3 => \mem_reg[3][61]_srl4_i_1\(34),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(34),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_33\
    );
\mem_reg[3][35]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(35),
      I3 => \mem_reg[3][61]_srl4_i_1\(35),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(35),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_34\
    );
\mem_reg[3][36]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(36),
      I3 => \mem_reg[3][61]_srl4_i_1\(36),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(36),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_35\
    );
\mem_reg[3][37]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(37),
      I3 => \mem_reg[3][61]_srl4_i_1\(37),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(37),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_36\
    );
\mem_reg[3][38]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(38),
      I3 => \mem_reg[3][61]_srl4_i_1\(38),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(38),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_37\
    );
\mem_reg[3][39]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(39),
      I3 => \mem_reg[3][61]_srl4_i_1\(39),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(39),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_38\
    );
\mem_reg[3][3]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(3),
      I3 => \mem_reg[3][61]_srl4_i_1\(3),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(3),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_2\
    );
\mem_reg[3][40]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(40),
      I3 => \mem_reg[3][61]_srl4_i_1\(40),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(40),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_39\
    );
\mem_reg[3][41]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(41),
      I3 => \mem_reg[3][61]_srl4_i_1\(41),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(41),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_40\
    );
\mem_reg[3][42]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(42),
      I3 => \mem_reg[3][61]_srl4_i_1\(42),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(42),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_41\
    );
\mem_reg[3][43]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(43),
      I3 => \mem_reg[3][61]_srl4_i_1\(43),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(43),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_42\
    );
\mem_reg[3][44]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(44),
      I3 => \mem_reg[3][61]_srl4_i_1\(44),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(44),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_43\
    );
\mem_reg[3][45]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(45),
      I3 => \mem_reg[3][61]_srl4_i_1\(45),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(45),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_44\
    );
\mem_reg[3][46]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(46),
      I3 => \mem_reg[3][61]_srl4_i_1\(46),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(46),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_45\
    );
\mem_reg[3][47]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(47),
      I3 => \mem_reg[3][61]_srl4_i_1\(47),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(47),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_46\
    );
\mem_reg[3][48]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(48),
      I3 => \mem_reg[3][61]_srl4_i_1\(48),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(48),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_47\
    );
\mem_reg[3][49]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(49),
      I3 => \mem_reg[3][61]_srl4_i_1\(49),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(49),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_48\
    );
\mem_reg[3][4]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(4),
      I3 => \mem_reg[3][61]_srl4_i_1\(4),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(4),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_3\
    );
\mem_reg[3][50]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(50),
      I3 => \mem_reg[3][61]_srl4_i_1\(50),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(50),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_49\
    );
\mem_reg[3][51]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(51),
      I3 => \mem_reg[3][61]_srl4_i_1\(51),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(51),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_50\
    );
\mem_reg[3][52]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(52),
      I3 => \mem_reg[3][61]_srl4_i_1\(52),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(52),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_51\
    );
\mem_reg[3][53]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(53),
      I3 => \mem_reg[3][61]_srl4_i_1\(53),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(53),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_52\
    );
\mem_reg[3][54]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(54),
      I3 => \mem_reg[3][61]_srl4_i_1\(54),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(54),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_53\
    );
\mem_reg[3][55]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(55),
      I3 => \mem_reg[3][61]_srl4_i_1\(55),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(55),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_54\
    );
\mem_reg[3][56]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(56),
      I3 => \mem_reg[3][61]_srl4_i_1\(56),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(56),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_55\
    );
\mem_reg[3][57]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(57),
      I3 => \mem_reg[3][61]_srl4_i_1\(57),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(57),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_56\
    );
\mem_reg[3][58]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(58),
      I3 => \mem_reg[3][61]_srl4_i_1\(58),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(58),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_57\
    );
\mem_reg[3][59]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(59),
      I3 => \mem_reg[3][61]_srl4_i_1\(59),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(59),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_58\
    );
\mem_reg[3][5]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(5),
      I3 => \mem_reg[3][61]_srl4_i_1\(5),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(5),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_4\
    );
\mem_reg[3][60]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(60),
      I3 => \mem_reg[3][61]_srl4_i_1\(60),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(60),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_59\
    );
\mem_reg[3][61]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(61),
      I3 => \mem_reg[3][61]_srl4_i_1\(61),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(61),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_60\
    );
\mem_reg[3][6]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(6),
      I3 => \mem_reg[3][61]_srl4_i_1\(6),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(6),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_5\
    );
\mem_reg[3][7]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(7),
      I3 => \mem_reg[3][61]_srl4_i_1\(7),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(7),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_6\
    );
\mem_reg[3][8]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(8),
      I3 => \mem_reg[3][61]_srl4_i_1\(8),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(8),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_7\
    );
\mem_reg[3][9]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE10FE10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR(9),
      I3 => \mem_reg[3][61]_srl4_i_1\(9),
      I4 => \mem_reg[3][61]_srl4_i_1_0\(9),
      I5 => \mem_reg[3][61]_srl4_i_1_1\,
      O => \ap_CS_fsm_reg[11]_8\
    );
\mul_ln46_reg_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(0),
      Q => mul_ln46_reg_278(0),
      R => '0'
    );
\mul_ln46_reg_278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(10),
      Q => mul_ln46_reg_278(10),
      R => '0'
    );
\mul_ln46_reg_278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(11),
      Q => mul_ln46_reg_278(11),
      R => '0'
    );
\mul_ln46_reg_278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(12),
      Q => mul_ln46_reg_278(12),
      R => '0'
    );
\mul_ln46_reg_278_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(13),
      Q => mul_ln46_reg_278(13),
      R => '0'
    );
\mul_ln46_reg_278_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(14),
      Q => mul_ln46_reg_278(14),
      R => '0'
    );
\mul_ln46_reg_278_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(15),
      Q => mul_ln46_reg_278(15),
      R => '0'
    );
\mul_ln46_reg_278_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(16),
      Q => mul_ln46_reg_278(16),
      R => '0'
    );
\mul_ln46_reg_278_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(17),
      Q => mul_ln46_reg_278(17),
      R => '0'
    );
\mul_ln46_reg_278_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(18),
      Q => mul_ln46_reg_278(18),
      R => '0'
    );
\mul_ln46_reg_278_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(19),
      Q => mul_ln46_reg_278(19),
      R => '0'
    );
\mul_ln46_reg_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(1),
      Q => mul_ln46_reg_278(1),
      R => '0'
    );
\mul_ln46_reg_278_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(20),
      Q => mul_ln46_reg_278(20),
      R => '0'
    );
\mul_ln46_reg_278_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(21),
      Q => mul_ln46_reg_278(21),
      R => '0'
    );
\mul_ln46_reg_278_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(22),
      Q => mul_ln46_reg_278(22),
      R => '0'
    );
\mul_ln46_reg_278_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(23),
      Q => mul_ln46_reg_278(23),
      R => '0'
    );
\mul_ln46_reg_278_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(24),
      Q => mul_ln46_reg_278(24),
      R => '0'
    );
\mul_ln46_reg_278_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(25),
      Q => mul_ln46_reg_278(25),
      R => '0'
    );
\mul_ln46_reg_278_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(26),
      Q => mul_ln46_reg_278(26),
      R => '0'
    );
\mul_ln46_reg_278_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(27),
      Q => mul_ln46_reg_278(27),
      R => '0'
    );
\mul_ln46_reg_278_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(28),
      Q => mul_ln46_reg_278(28),
      R => '0'
    );
\mul_ln46_reg_278_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(29),
      Q => mul_ln46_reg_278(29),
      R => '0'
    );
\mul_ln46_reg_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(2),
      Q => mul_ln46_reg_278(2),
      R => '0'
    );
\mul_ln46_reg_278_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(30),
      Q => mul_ln46_reg_278(30),
      R => '0'
    );
\mul_ln46_reg_278_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(31),
      Q => mul_ln46_reg_278(31),
      R => '0'
    );
\mul_ln46_reg_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(3),
      Q => mul_ln46_reg_278(3),
      R => '0'
    );
\mul_ln46_reg_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(4),
      Q => mul_ln46_reg_278(4),
      R => '0'
    );
\mul_ln46_reg_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(5),
      Q => mul_ln46_reg_278(5),
      R => '0'
    );
\mul_ln46_reg_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(6),
      Q => mul_ln46_reg_278(6),
      R => '0'
    );
\mul_ln46_reg_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(7),
      Q => mul_ln46_reg_278(7),
      R => '0'
    );
\mul_ln46_reg_278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(8),
      Q => mul_ln46_reg_278(8),
      R => '0'
    );
\mul_ln46_reg_278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce,
      D => \mul_ln46_reg_278_reg[31]_0\(9),
      Q => mul_ln46_reg_278(9),
      R => '0'
    );
ram_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0(4),
      I1 => Q(1),
      O => ADDRBWRADDR(4)
    );
ram_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0(3),
      I1 => Q(1),
      O => ADDRBWRADDR(3)
    );
ram_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0(2),
      I1 => Q(1),
      O => ADDRBWRADDR(2)
    );
ram_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0(1),
      I1 => Q(1),
      O => ADDRBWRADDR(1)
    );
ram_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0(0),
      I1 => Q(1),
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(15),
      I1 => Q(5),
      I2 => ram_reg(15),
      O => midfreq_shift_reg_d0(15)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(14),
      I1 => Q(5),
      I2 => ram_reg(14),
      O => midfreq_shift_reg_d0(14)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(13),
      I1 => Q(5),
      I2 => ram_reg(13),
      O => midfreq_shift_reg_d0(13)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(12),
      I1 => Q(5),
      I2 => ram_reg(12),
      O => midfreq_shift_reg_d0(12)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(11),
      I1 => Q(5),
      I2 => ram_reg(11),
      O => midfreq_shift_reg_d0(11)
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000D0000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter8\,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => Q(0),
      I4 => gmem_ARREADY,
      I5 => Q(1),
      O => WEBWE(0)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(10),
      I1 => Q(5),
      I2 => ram_reg(10),
      O => midfreq_shift_reg_d0(10)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(9),
      I1 => Q(5),
      I2 => ram_reg(9),
      O => midfreq_shift_reg_d0(9)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(8),
      I1 => Q(5),
      I2 => ram_reg(8),
      O => midfreq_shift_reg_d0(8)
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(7),
      I1 => Q(5),
      I2 => ram_reg(7),
      O => midfreq_shift_reg_d0(7)
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(6),
      I1 => Q(5),
      I2 => ram_reg(6),
      O => midfreq_shift_reg_d0(6)
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(5),
      I1 => Q(5),
      I2 => ram_reg(5),
      O => midfreq_shift_reg_d0(5)
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(4),
      I1 => Q(5),
      I2 => ram_reg(4),
      O => midfreq_shift_reg_d0(4)
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(3),
      I1 => Q(5),
      I2 => ram_reg(3),
      O => midfreq_shift_reg_d0(3)
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(2),
      I1 => Q(5),
      I2 => ram_reg(2),
      O => midfreq_shift_reg_d0(2)
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(1),
      I1 => Q(5),
      I2 => ram_reg(1),
      O => midfreq_shift_reg_d0(1)
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(0),
      I1 => Q(5),
      I2 => ram_reg(0),
      O => midfreq_shift_reg_d0(0)
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(31),
      I1 => Q(5),
      I2 => ram_reg(31),
      O => midfreq_shift_reg_d0(31)
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(30),
      I1 => Q(5),
      I2 => ram_reg(30),
      O => midfreq_shift_reg_d0(30)
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(29),
      I1 => Q(5),
      I2 => ram_reg(29),
      O => midfreq_shift_reg_d0(29)
    );
\ram_reg_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(28),
      I1 => Q(5),
      I2 => ram_reg(28),
      O => midfreq_shift_reg_d0(28)
    );
\ram_reg_i_35__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(27),
      I1 => Q(5),
      I2 => ram_reg(27),
      O => midfreq_shift_reg_d0(27)
    );
\ram_reg_i_36__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(26),
      I1 => Q(5),
      I2 => ram_reg(26),
      O => midfreq_shift_reg_d0(26)
    );
\ram_reg_i_37__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(25),
      I1 => Q(5),
      I2 => ram_reg(25),
      O => midfreq_shift_reg_d0(25)
    );
\ram_reg_i_38__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(24),
      I1 => Q(5),
      I2 => ram_reg(24),
      O => midfreq_shift_reg_d0(24)
    );
\ram_reg_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(23),
      I1 => Q(5),
      I2 => ram_reg(23),
      O => midfreq_shift_reg_d0(23)
    );
\ram_reg_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(22),
      I1 => Q(5),
      I2 => ram_reg(22),
      O => midfreq_shift_reg_d0(22)
    );
\ram_reg_i_41__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(21),
      I1 => Q(5),
      I2 => ram_reg(21),
      O => midfreq_shift_reg_d0(21)
    );
\ram_reg_i_42__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(20),
      I1 => Q(5),
      I2 => ram_reg(20),
      O => midfreq_shift_reg_d0(20)
    );
\ram_reg_i_43__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(19),
      I1 => Q(5),
      I2 => ram_reg(19),
      O => midfreq_shift_reg_d0(19)
    );
\ram_reg_i_44__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(18),
      I1 => Q(5),
      I2 => ram_reg(18),
      O => midfreq_shift_reg_d0(18)
    );
\ram_reg_i_45__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(17),
      I1 => Q(5),
      I2 => ram_reg(17),
      O => midfreq_shift_reg_d0(17)
    );
\ram_reg_i_46__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lowfreq_accumulate_fu_369_p2\(16),
      I1 => Q(5),
      I2 => ram_reg(16),
      O => midfreq_shift_reg_d0(16)
    );
ram_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0(5),
      I1 => Q(1),
      O => ADDRBWRADDR(5)
    );
\tmp_product_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(16),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(16),
      O => \tmp_product_i_10__0_n_3\
    );
\tmp_product_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(15),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(15),
      O => \tmp_product_i_11__0_n_3\
    );
\tmp_product_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(14),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(14),
      O => \tmp_product_i_12__0_n_3\
    );
\tmp_product_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(13),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(13),
      O => \tmp_product_i_13__0_n_3\
    );
\tmp_product_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(12),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(12),
      O => \tmp_product_i_14__0_n_3\
    );
\tmp_product_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(11),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(11),
      O => \tmp_product_i_15__0_n_3\
    );
\tmp_product_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(10),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(10),
      O => \tmp_product_i_16__0_n_3\
    );
\tmp_product_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(9),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(9),
      O => \tmp_product_i_17__0_n_3\
    );
\tmp_product_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(8),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(8),
      O => \tmp_product_i_18__0_n_3\
    );
\tmp_product_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(7),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(7),
      O => \tmp_product_i_19__0_n_3\
    );
\tmp_product_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(6),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(6),
      O => \tmp_product_i_20__0_n_3\
    );
\tmp_product_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(5),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(5),
      O => \tmp_product_i_21__0_n_3\
    );
\tmp_product_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(4),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(4),
      O => \tmp_product_i_22__0_n_3\
    );
\tmp_product_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(3),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(3),
      O => \tmp_product_i_23__0_n_3\
    );
\tmp_product_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(2),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(2),
      O => \tmp_product_i_24__0_n_3\
    );
\tmp_product_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(1),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(1),
      O => \tmp_product_i_25__0_n_3\
    );
\tmp_product_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(0),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(0),
      O => \tmp_product_i_26__0_n_3\
    );
\tmp_product_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_3__0_n_3\,
      CO(3) => \tmp_product_i_2__0_n_3\,
      CO(2) => \tmp_product_i_2__0_n_4\,
      CO(1) => \tmp_product_i_2__0_n_5\,
      CO(0) => \tmp_product_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => dout_reg(19 downto 16),
      O(3 downto 0) => \^lowfreq_accumulate_fu_369_p2\(19 downto 16),
      S(3) => \tmp_product_i_7__0_n_3\,
      S(2) => \tmp_product_i_8__0_n_3\,
      S(1) => \tmp_product_i_9__0_n_3\,
      S(0) => \tmp_product_i_10__0_n_3\
    );
\tmp_product_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_4__0_n_3\,
      CO(3) => \tmp_product_i_3__0_n_3\,
      CO(2) => \tmp_product_i_3__0_n_4\,
      CO(1) => \tmp_product_i_3__0_n_5\,
      CO(0) => \tmp_product_i_3__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => dout_reg(15 downto 12),
      O(3 downto 0) => \^lowfreq_accumulate_fu_369_p2\(15 downto 12),
      S(3) => \tmp_product_i_11__0_n_3\,
      S(2) => \tmp_product_i_12__0_n_3\,
      S(1) => \tmp_product_i_13__0_n_3\,
      S(0) => \tmp_product_i_14__0_n_3\
    );
\tmp_product_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_5__0_n_3\,
      CO(3) => \tmp_product_i_4__0_n_3\,
      CO(2) => \tmp_product_i_4__0_n_4\,
      CO(1) => \tmp_product_i_4__0_n_5\,
      CO(0) => \tmp_product_i_4__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => dout_reg(11 downto 8),
      O(3 downto 0) => \^lowfreq_accumulate_fu_369_p2\(11 downto 8),
      S(3) => \tmp_product_i_15__0_n_3\,
      S(2) => \tmp_product_i_16__0_n_3\,
      S(1) => \tmp_product_i_17__0_n_3\,
      S(0) => \tmp_product_i_18__0_n_3\
    );
\tmp_product_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_6__0_n_3\,
      CO(3) => \tmp_product_i_5__0_n_3\,
      CO(2) => \tmp_product_i_5__0_n_4\,
      CO(1) => \tmp_product_i_5__0_n_5\,
      CO(0) => \tmp_product_i_5__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => dout_reg(7 downto 4),
      O(3 downto 0) => \^lowfreq_accumulate_fu_369_p2\(7 downto 4),
      S(3) => \tmp_product_i_19__0_n_3\,
      S(2) => \tmp_product_i_20__0_n_3\,
      S(1) => \tmp_product_i_21__0_n_3\,
      S(0) => \tmp_product_i_22__0_n_3\
    );
\tmp_product_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product_i_6__0_n_3\,
      CO(2) => \tmp_product_i_6__0_n_4\,
      CO(1) => \tmp_product_i_6__0_n_5\,
      CO(0) => \tmp_product_i_6__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => dout_reg(3 downto 0),
      O(3 downto 0) => \^lowfreq_accumulate_fu_369_p2\(3 downto 0),
      S(3) => \tmp_product_i_23__0_n_3\,
      S(2) => \tmp_product_i_24__0_n_3\,
      S(1) => \tmp_product_i_25__0_n_3\,
      S(0) => \tmp_product_i_26__0_n_3\
    );
\tmp_product_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(19),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(19),
      O => \tmp_product_i_7__0_n_3\
    );
\tmp_product_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(18),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(18),
      O => \tmp_product_i_8__0_n_3\
    );
\tmp_product_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg(17),
      I1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out(17),
      O => \tmp_product_i_9__0_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop is
  port (
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter8 : out STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gmem_addr_read_reg_273_reg[31]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[30]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[29]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[28]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[27]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[26]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[25]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[24]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[23]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[22]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[21]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[20]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[19]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[18]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[17]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[16]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[15]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[14]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[13]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[12]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[11]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[10]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[9]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[8]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[7]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[6]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[5]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[4]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[3]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[2]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[1]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_273_reg[0]_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0_0\ : out STD_LOGIC;
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0_0\ : out STD_LOGIC;
    highfreq_shift_reg_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \gmem_addr_reg_262_reg[61]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[11]_0\ : in STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg : in STD_LOGIC;
    gmem_RVALID : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    gmem_addr_1_reg_476 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_product : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_i_53_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mul_ln56_reg_278_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmem_addr_read_reg_273_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \midfreq_shift_reg_load_reg_268_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_done_reg1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal gmem_addr_reg_2620 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready : STD_LOGIC;
  signal \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\ : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal i_fu_74 : STD_LOGIC;
  signal i_fu_74_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal midfreq_accumulate_fu_382_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal midfreq_accumulate_fu_70 : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[0]_i_4_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[0]_i_5_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[0]_i_6_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[0]_i_7_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[12]_i_2_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[12]_i_3_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[12]_i_4_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[12]_i_5_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[16]_i_2_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[16]_i_3_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[16]_i_4_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[16]_i_5_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[20]_i_2_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[20]_i_3_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[20]_i_4_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[20]_i_5_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[24]_i_2_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[24]_i_3_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[24]_i_4_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[24]_i_5_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[28]_i_2_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[28]_i_3_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[28]_i_4_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[28]_i_5_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[4]_i_2_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[4]_i_3_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[4]_i_4_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[4]_i_5_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[8]_i_2_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[8]_i_3_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[8]_i_4_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70[8]_i_5_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \midfreq_accumulate_fu_70_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal midfreq_shift_reg_load_reg_268 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3\ : STD_LOGIC;
  signal \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3\ : STD_LOGIC;
  signal mul_ln56_reg_278 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram_reg_i_49_n_3 : STD_LOGIC;
  signal ram_reg_i_49_n_4 : STD_LOGIC;
  signal ram_reg_i_49_n_5 : STD_LOGIC;
  signal ram_reg_i_49_n_6 : STD_LOGIC;
  signal ram_reg_i_50_n_3 : STD_LOGIC;
  signal ram_reg_i_50_n_4 : STD_LOGIC;
  signal ram_reg_i_50_n_5 : STD_LOGIC;
  signal ram_reg_i_50_n_6 : STD_LOGIC;
  signal ram_reg_i_51_n_3 : STD_LOGIC;
  signal ram_reg_i_51_n_4 : STD_LOGIC;
  signal ram_reg_i_51_n_5 : STD_LOGIC;
  signal ram_reg_i_51_n_6 : STD_LOGIC;
  signal ram_reg_i_52_n_3 : STD_LOGIC;
  signal ram_reg_i_52_n_4 : STD_LOGIC;
  signal ram_reg_i_52_n_5 : STD_LOGIC;
  signal ram_reg_i_52_n_6 : STD_LOGIC;
  signal ram_reg_i_53_n_4 : STD_LOGIC;
  signal ram_reg_i_53_n_5 : STD_LOGIC;
  signal ram_reg_i_53_n_6 : STD_LOGIC;
  signal ram_reg_i_54_n_3 : STD_LOGIC;
  signal ram_reg_i_54_n_4 : STD_LOGIC;
  signal ram_reg_i_54_n_5 : STD_LOGIC;
  signal ram_reg_i_54_n_6 : STD_LOGIC;
  signal ram_reg_i_55_n_3 : STD_LOGIC;
  signal ram_reg_i_55_n_4 : STD_LOGIC;
  signal ram_reg_i_55_n_5 : STD_LOGIC;
  signal ram_reg_i_55_n_6 : STD_LOGIC;
  signal ram_reg_i_56_n_3 : STD_LOGIC;
  signal ram_reg_i_56_n_4 : STD_LOGIC;
  signal ram_reg_i_56_n_5 : STD_LOGIC;
  signal ram_reg_i_56_n_6 : STD_LOGIC;
  signal ram_reg_i_57_n_3 : STD_LOGIC;
  signal ram_reg_i_58_n_3 : STD_LOGIC;
  signal ram_reg_i_59_n_3 : STD_LOGIC;
  signal ram_reg_i_60_n_3 : STD_LOGIC;
  signal ram_reg_i_61_n_3 : STD_LOGIC;
  signal ram_reg_i_62_n_3 : STD_LOGIC;
  signal ram_reg_i_63_n_3 : STD_LOGIC;
  signal ram_reg_i_64_n_3 : STD_LOGIC;
  signal ram_reg_i_65_n_3 : STD_LOGIC;
  signal ram_reg_i_66_n_3 : STD_LOGIC;
  signal ram_reg_i_67_n_3 : STD_LOGIC;
  signal ram_reg_i_68_n_3 : STD_LOGIC;
  signal ram_reg_i_69_n_3 : STD_LOGIC;
  signal ram_reg_i_70_n_3 : STD_LOGIC;
  signal ram_reg_i_71_n_3 : STD_LOGIC;
  signal ram_reg_i_72_n_3 : STD_LOGIC;
  signal ram_reg_i_73_n_3 : STD_LOGIC;
  signal ram_reg_i_74_n_3 : STD_LOGIC;
  signal ram_reg_i_75_n_3 : STD_LOGIC;
  signal ram_reg_i_76_n_3 : STD_LOGIC;
  signal ram_reg_i_77_n_3 : STD_LOGIC;
  signal ram_reg_i_78_n_3 : STD_LOGIC;
  signal ram_reg_i_79_n_3 : STD_LOGIC;
  signal ram_reg_i_80_n_3 : STD_LOGIC;
  signal ram_reg_i_81_n_3 : STD_LOGIC;
  signal ram_reg_i_82_n_3 : STD_LOGIC;
  signal ram_reg_i_83_n_3 : STD_LOGIC;
  signal ram_reg_i_84_n_3 : STD_LOGIC;
  signal ram_reg_i_85_n_3 : STD_LOGIC;
  signal ram_reg_i_86_n_3 : STD_LOGIC;
  signal ram_reg_i_87_n_3 : STD_LOGIC;
  signal ram_reg_i_88_n_3 : STD_LOGIC;
  signal sext_ln55_fu_156_p1 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal sext_ln56_fu_193_p1 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal zext_ln56_fu_173_p1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_midfreq_accumulate_fu_70_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_53_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_2\ : label is "soft_lutpair234";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 ";
  attribute SOFT_HLUTNM of dout_vld_i_3 : label is "soft_lutpair234";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \midfreq_accumulate_fu_70_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \midfreq_accumulate_fu_70_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \midfreq_accumulate_fu_70_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \midfreq_accumulate_fu_70_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \midfreq_accumulate_fu_70_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \midfreq_accumulate_fu_70_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \midfreq_accumulate_fu_70_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \midfreq_accumulate_fu_70_reg[8]_i_1\ : label is 11;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg ";
  attribute srl_name of \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6 ";
  attribute ADDER_THRESHOLD of ram_reg_i_49 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_50 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_51 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_52 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_53 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_54 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_55 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_56 : label is 35;
begin
  ADDRARDADDR(5 downto 0) <= \^addrardaddr\(5 downto 0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  ap_enable_reg_pp0_iter8 <= \^ap_enable_reg_pp0_iter8\;
  grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce <= \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\;
\ap_CS_fsm[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter10_reg,
      I1 => \^ap_enable_reg_pp0_iter8\,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => gmem_ARREADY,
      O => ap_done_reg1
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => SR(0)
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => SR(0)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter8\,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => gmem_ARREADY,
      O => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \^ap_enable_reg_pp0_iter1\,
      Q => ap_enable_reg_pp0_iter2,
      R => SR(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SR(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SR(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => SR(0)
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => SR(0)
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => SR(0)
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => ap_enable_reg_pp0_iter7,
      Q => \^ap_enable_reg_pp0_iter8\,
      R => SR(0)
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \^ap_enable_reg_pp0_iter8\,
      Q => ap_enable_reg_pp0_iter9,
      R => SR(0)
    );
\ap_loop_exit_ready_pp0_iter10_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3,
      Q => ap_loop_exit_ready_pp0_iter10_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter9_reg_reg_srl9: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3
    );
dout_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(31),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(31),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(31),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0_0\
    );
dout_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(30),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(30),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(30),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0_0\
    );
dout_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(29),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(29),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(29),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0_0\
    );
dout_reg_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(28),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(28),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(28),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0_0\
    );
dout_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(27),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(27),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(27),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0_0\
    );
dout_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(26),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(26),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(26),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0_0\
    );
dout_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(25),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(25),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(25),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0_0\
    );
dout_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(24),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(24),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(24),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0_0\
    );
dout_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(23),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(23),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(23),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0_0\
    );
dout_reg_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(22),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(22),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(22),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0_0\
    );
dout_reg_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(21),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(21),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(21),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0_0\
    );
dout_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(20),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(20),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(20),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0_0\
    );
dout_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(19),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(19),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(19),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0_0\
    );
dout_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(18),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(18),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(18),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0_0\
    );
dout_reg_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(17),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(17),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(17),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0_0\
    );
dout_vld_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter8\,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => gmem_ARREADY,
      O => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init
     port map (
      ADDRARDADDR(5 downto 0) => \^addrardaddr\(5 downto 0),
      D(5 downto 0) => zext_ln56_fu_173_p1(7 downto 2),
      E(0) => gmem_addr_reg_2620,
      Q(2 downto 0) => Q(4 downto 2),
      S(0) => S(0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[10]\(0) => \ap_CS_fsm_reg[10]\(0),
      \ap_CS_fsm_reg[10]_0\ => \ap_CS_fsm_reg[10]_0\,
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]_0\,
      ap_clk => ap_clk,
      ap_done_reg1 => ap_done_reg1,
      ap_loop_exit_ready_pp0_iter10_reg => ap_loop_exit_ready_pp0_iter10_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_3,
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      gmem_addr_1_reg_476(61 downto 0) => gmem_addr_1_reg_476(61 downto 0),
      \gmem_addr_1_reg_476_reg[61]\(61 downto 0) => sext_ln56_fu_193_p1(61 downto 0),
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_reg(1 downto 0) => D(1 downto 0),
      i_fu_74 => i_fu_74,
      i_fu_74_reg(6 downto 0) => i_fu_74_reg(6 downto 0),
      \midfreq_accumulate_fu_70_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \midfreq_accumulate_fu_70_reg[0]_0\ => \^ap_enable_reg_pp0_iter8\,
      sext_ln55_fu_156_p1(0) => sext_ln55_fu_156_p1(6)
    );
\gmem_addr_read_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(0),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(0),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(10),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(10),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(11),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(11),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(12),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(12),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(13),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(13),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(14),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(14),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(15),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(15),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(16),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(16),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(17),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(17),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(18),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(18),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(19),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(19),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(1),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(1),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(20),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(20),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(21),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(21),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(22),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(22),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(23),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(23),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(24),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(24),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(25),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(25),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(26),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(26),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(27),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(27),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(28),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(28),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(29),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(29),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(2),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(2),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(30),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(30),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(31),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(31),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(3),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(3),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(4),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(4),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(5),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(5),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(6),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(6),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(7),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(7),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(8),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(8),
      R => '0'
    );
\gmem_addr_read_reg_273_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \gmem_addr_read_reg_273_reg[31]_1\(9),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(9),
      R => '0'
    );
\gmem_addr_reg_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(0),
      Q => \gmem_addr_reg_262_reg[61]_0\(0),
      R => '0'
    );
\gmem_addr_reg_262_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(10),
      Q => \gmem_addr_reg_262_reg[61]_0\(10),
      R => '0'
    );
\gmem_addr_reg_262_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(11),
      Q => \gmem_addr_reg_262_reg[61]_0\(11),
      R => '0'
    );
\gmem_addr_reg_262_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(12),
      Q => \gmem_addr_reg_262_reg[61]_0\(12),
      R => '0'
    );
\gmem_addr_reg_262_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(13),
      Q => \gmem_addr_reg_262_reg[61]_0\(13),
      R => '0'
    );
\gmem_addr_reg_262_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(14),
      Q => \gmem_addr_reg_262_reg[61]_0\(14),
      R => '0'
    );
\gmem_addr_reg_262_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(15),
      Q => \gmem_addr_reg_262_reg[61]_0\(15),
      R => '0'
    );
\gmem_addr_reg_262_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(16),
      Q => \gmem_addr_reg_262_reg[61]_0\(16),
      R => '0'
    );
\gmem_addr_reg_262_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(17),
      Q => \gmem_addr_reg_262_reg[61]_0\(17),
      R => '0'
    );
\gmem_addr_reg_262_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(18),
      Q => \gmem_addr_reg_262_reg[61]_0\(18),
      R => '0'
    );
\gmem_addr_reg_262_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(19),
      Q => \gmem_addr_reg_262_reg[61]_0\(19),
      R => '0'
    );
\gmem_addr_reg_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(1),
      Q => \gmem_addr_reg_262_reg[61]_0\(1),
      R => '0'
    );
\gmem_addr_reg_262_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(20),
      Q => \gmem_addr_reg_262_reg[61]_0\(20),
      R => '0'
    );
\gmem_addr_reg_262_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(21),
      Q => \gmem_addr_reg_262_reg[61]_0\(21),
      R => '0'
    );
\gmem_addr_reg_262_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(22),
      Q => \gmem_addr_reg_262_reg[61]_0\(22),
      R => '0'
    );
\gmem_addr_reg_262_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(23),
      Q => \gmem_addr_reg_262_reg[61]_0\(23),
      R => '0'
    );
\gmem_addr_reg_262_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(24),
      Q => \gmem_addr_reg_262_reg[61]_0\(24),
      R => '0'
    );
\gmem_addr_reg_262_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(25),
      Q => \gmem_addr_reg_262_reg[61]_0\(25),
      R => '0'
    );
\gmem_addr_reg_262_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(26),
      Q => \gmem_addr_reg_262_reg[61]_0\(26),
      R => '0'
    );
\gmem_addr_reg_262_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(27),
      Q => \gmem_addr_reg_262_reg[61]_0\(27),
      R => '0'
    );
\gmem_addr_reg_262_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(28),
      Q => \gmem_addr_reg_262_reg[61]_0\(28),
      R => '0'
    );
\gmem_addr_reg_262_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(29),
      Q => \gmem_addr_reg_262_reg[61]_0\(29),
      R => '0'
    );
\gmem_addr_reg_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(2),
      Q => \gmem_addr_reg_262_reg[61]_0\(2),
      R => '0'
    );
\gmem_addr_reg_262_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(30),
      Q => \gmem_addr_reg_262_reg[61]_0\(30),
      R => '0'
    );
\gmem_addr_reg_262_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(31),
      Q => \gmem_addr_reg_262_reg[61]_0\(31),
      R => '0'
    );
\gmem_addr_reg_262_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(32),
      Q => \gmem_addr_reg_262_reg[61]_0\(32),
      R => '0'
    );
\gmem_addr_reg_262_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(33),
      Q => \gmem_addr_reg_262_reg[61]_0\(33),
      R => '0'
    );
\gmem_addr_reg_262_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(34),
      Q => \gmem_addr_reg_262_reg[61]_0\(34),
      R => '0'
    );
\gmem_addr_reg_262_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(35),
      Q => \gmem_addr_reg_262_reg[61]_0\(35),
      R => '0'
    );
\gmem_addr_reg_262_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(36),
      Q => \gmem_addr_reg_262_reg[61]_0\(36),
      R => '0'
    );
\gmem_addr_reg_262_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(37),
      Q => \gmem_addr_reg_262_reg[61]_0\(37),
      R => '0'
    );
\gmem_addr_reg_262_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(38),
      Q => \gmem_addr_reg_262_reg[61]_0\(38),
      R => '0'
    );
\gmem_addr_reg_262_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(39),
      Q => \gmem_addr_reg_262_reg[61]_0\(39),
      R => '0'
    );
\gmem_addr_reg_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(3),
      Q => \gmem_addr_reg_262_reg[61]_0\(3),
      R => '0'
    );
\gmem_addr_reg_262_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(40),
      Q => \gmem_addr_reg_262_reg[61]_0\(40),
      R => '0'
    );
\gmem_addr_reg_262_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(41),
      Q => \gmem_addr_reg_262_reg[61]_0\(41),
      R => '0'
    );
\gmem_addr_reg_262_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(42),
      Q => \gmem_addr_reg_262_reg[61]_0\(42),
      R => '0'
    );
\gmem_addr_reg_262_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(43),
      Q => \gmem_addr_reg_262_reg[61]_0\(43),
      R => '0'
    );
\gmem_addr_reg_262_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(44),
      Q => \gmem_addr_reg_262_reg[61]_0\(44),
      R => '0'
    );
\gmem_addr_reg_262_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(45),
      Q => \gmem_addr_reg_262_reg[61]_0\(45),
      R => '0'
    );
\gmem_addr_reg_262_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(46),
      Q => \gmem_addr_reg_262_reg[61]_0\(46),
      R => '0'
    );
\gmem_addr_reg_262_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(47),
      Q => \gmem_addr_reg_262_reg[61]_0\(47),
      R => '0'
    );
\gmem_addr_reg_262_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(48),
      Q => \gmem_addr_reg_262_reg[61]_0\(48),
      R => '0'
    );
\gmem_addr_reg_262_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(49),
      Q => \gmem_addr_reg_262_reg[61]_0\(49),
      R => '0'
    );
\gmem_addr_reg_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(4),
      Q => \gmem_addr_reg_262_reg[61]_0\(4),
      R => '0'
    );
\gmem_addr_reg_262_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(50),
      Q => \gmem_addr_reg_262_reg[61]_0\(50),
      R => '0'
    );
\gmem_addr_reg_262_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(51),
      Q => \gmem_addr_reg_262_reg[61]_0\(51),
      R => '0'
    );
\gmem_addr_reg_262_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(52),
      Q => \gmem_addr_reg_262_reg[61]_0\(52),
      R => '0'
    );
\gmem_addr_reg_262_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(53),
      Q => \gmem_addr_reg_262_reg[61]_0\(53),
      R => '0'
    );
\gmem_addr_reg_262_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(54),
      Q => \gmem_addr_reg_262_reg[61]_0\(54),
      R => '0'
    );
\gmem_addr_reg_262_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(55),
      Q => \gmem_addr_reg_262_reg[61]_0\(55),
      R => '0'
    );
\gmem_addr_reg_262_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(56),
      Q => \gmem_addr_reg_262_reg[61]_0\(56),
      R => '0'
    );
\gmem_addr_reg_262_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(57),
      Q => \gmem_addr_reg_262_reg[61]_0\(57),
      R => '0'
    );
\gmem_addr_reg_262_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(58),
      Q => \gmem_addr_reg_262_reg[61]_0\(58),
      R => '0'
    );
\gmem_addr_reg_262_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(59),
      Q => \gmem_addr_reg_262_reg[61]_0\(59),
      R => '0'
    );
\gmem_addr_reg_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(5),
      Q => \gmem_addr_reg_262_reg[61]_0\(5),
      R => '0'
    );
\gmem_addr_reg_262_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(60),
      Q => \gmem_addr_reg_262_reg[61]_0\(60),
      R => '0'
    );
\gmem_addr_reg_262_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(61),
      Q => \gmem_addr_reg_262_reg[61]_0\(61),
      R => '0'
    );
\gmem_addr_reg_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(6),
      Q => \gmem_addr_reg_262_reg[61]_0\(6),
      R => '0'
    );
\gmem_addr_reg_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(7),
      Q => \gmem_addr_reg_262_reg[61]_0\(7),
      R => '0'
    );
\gmem_addr_reg_262_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(8),
      Q => \gmem_addr_reg_262_reg[61]_0\(8),
      R => '0'
    );
\gmem_addr_reg_262_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2620,
      D => sext_ln56_fu_193_p1(9),
      Q => \gmem_addr_reg_262_reg[61]_0\(9),
      R => '0'
    );
\i_1_reg_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => zext_ln56_fu_173_p1(2),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0(0),
      R => '0'
    );
\i_1_reg_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => zext_ln56_fu_173_p1(3),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0(1),
      R => '0'
    );
\i_1_reg_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => zext_ln56_fu_173_p1(4),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0(2),
      R => '0'
    );
\i_1_reg_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => zext_ln56_fu_173_p1(5),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0(3),
      R => '0'
    );
\i_1_reg_248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => zext_ln56_fu_173_p1(6),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0(4),
      R => '0'
    );
\i_1_reg_248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => zext_ln56_fu_173_p1(7),
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0(5),
      R => '0'
    );
\i_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => \^addrardaddr\(0),
      Q => i_fu_74_reg(0),
      R => '0'
    );
\i_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => \^addrardaddr\(1),
      Q => i_fu_74_reg(1),
      R => '0'
    );
\i_fu_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => \^addrardaddr\(2),
      Q => i_fu_74_reg(2),
      R => '0'
    );
\i_fu_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => \^addrardaddr\(3),
      Q => i_fu_74_reg(3),
      R => '0'
    );
\i_fu_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => \^addrardaddr\(4),
      Q => i_fu_74_reg(4),
      R => '0'
    );
\i_fu_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => \^addrardaddr\(5),
      Q => i_fu_74_reg(5),
      R => '0'
    );
\i_fu_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_74,
      D => sext_ln55_fu_156_p1(6),
      Q => i_fu_74_reg(6),
      R => '0'
    );
\mem_reg[3][0]_srl4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      I1 => Q(3),
      I2 => Q(2),
      I3 => E(0),
      I4 => Q(0),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[11]\
    );
\midfreq_accumulate_fu_70[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter11,
      I1 => \^ap_enable_reg_pp0_iter8\,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => gmem_ARREADY,
      O => midfreq_accumulate_fu_70
    );
\midfreq_accumulate_fu_70[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(3),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(3),
      O => \midfreq_accumulate_fu_70[0]_i_4_n_3\
    );
\midfreq_accumulate_fu_70[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(2),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(2),
      O => \midfreq_accumulate_fu_70[0]_i_5_n_3\
    );
\midfreq_accumulate_fu_70[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(1),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(1),
      O => \midfreq_accumulate_fu_70[0]_i_6_n_3\
    );
\midfreq_accumulate_fu_70[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(0),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(0),
      O => \midfreq_accumulate_fu_70[0]_i_7_n_3\
    );
\midfreq_accumulate_fu_70[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(15),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(15),
      O => \midfreq_accumulate_fu_70[12]_i_2_n_3\
    );
\midfreq_accumulate_fu_70[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(14),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(14),
      O => \midfreq_accumulate_fu_70[12]_i_3_n_3\
    );
\midfreq_accumulate_fu_70[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(13),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(13),
      O => \midfreq_accumulate_fu_70[12]_i_4_n_3\
    );
\midfreq_accumulate_fu_70[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(12),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(12),
      O => \midfreq_accumulate_fu_70[12]_i_5_n_3\
    );
\midfreq_accumulate_fu_70[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(19),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(19),
      O => \midfreq_accumulate_fu_70[16]_i_2_n_3\
    );
\midfreq_accumulate_fu_70[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(18),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(18),
      O => \midfreq_accumulate_fu_70[16]_i_3_n_3\
    );
\midfreq_accumulate_fu_70[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(17),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(17),
      O => \midfreq_accumulate_fu_70[16]_i_4_n_3\
    );
\midfreq_accumulate_fu_70[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(16),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(16),
      O => \midfreq_accumulate_fu_70[16]_i_5_n_3\
    );
\midfreq_accumulate_fu_70[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(23),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(23),
      O => \midfreq_accumulate_fu_70[20]_i_2_n_3\
    );
\midfreq_accumulate_fu_70[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(22),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(22),
      O => \midfreq_accumulate_fu_70[20]_i_3_n_3\
    );
\midfreq_accumulate_fu_70[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(21),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(21),
      O => \midfreq_accumulate_fu_70[20]_i_4_n_3\
    );
\midfreq_accumulate_fu_70[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(20),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(20),
      O => \midfreq_accumulate_fu_70[20]_i_5_n_3\
    );
\midfreq_accumulate_fu_70[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(27),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(27),
      O => \midfreq_accumulate_fu_70[24]_i_2_n_3\
    );
\midfreq_accumulate_fu_70[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(26),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(26),
      O => \midfreq_accumulate_fu_70[24]_i_3_n_3\
    );
\midfreq_accumulate_fu_70[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(25),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(25),
      O => \midfreq_accumulate_fu_70[24]_i_4_n_3\
    );
\midfreq_accumulate_fu_70[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(24),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(24),
      O => \midfreq_accumulate_fu_70[24]_i_5_n_3\
    );
\midfreq_accumulate_fu_70[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(31),
      I1 => mul_ln56_reg_278(31),
      O => \midfreq_accumulate_fu_70[28]_i_2_n_3\
    );
\midfreq_accumulate_fu_70[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(30),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(30),
      O => \midfreq_accumulate_fu_70[28]_i_3_n_3\
    );
\midfreq_accumulate_fu_70[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(29),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(29),
      O => \midfreq_accumulate_fu_70[28]_i_4_n_3\
    );
\midfreq_accumulate_fu_70[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(28),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(28),
      O => \midfreq_accumulate_fu_70[28]_i_5_n_3\
    );
\midfreq_accumulate_fu_70[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(7),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(7),
      O => \midfreq_accumulate_fu_70[4]_i_2_n_3\
    );
\midfreq_accumulate_fu_70[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(6),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(6),
      O => \midfreq_accumulate_fu_70[4]_i_3_n_3\
    );
\midfreq_accumulate_fu_70[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(5),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(5),
      O => \midfreq_accumulate_fu_70[4]_i_4_n_3\
    );
\midfreq_accumulate_fu_70[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(4),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(4),
      O => \midfreq_accumulate_fu_70[4]_i_5_n_3\
    );
\midfreq_accumulate_fu_70[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(11),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(11),
      O => \midfreq_accumulate_fu_70[8]_i_2_n_3\
    );
\midfreq_accumulate_fu_70[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(10),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(10),
      O => \midfreq_accumulate_fu_70[8]_i_3_n_3\
    );
\midfreq_accumulate_fu_70[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(9),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(9),
      O => \midfreq_accumulate_fu_70[8]_i_4_n_3\
    );
\midfreq_accumulate_fu_70[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln56_reg_278(8),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(8),
      O => \midfreq_accumulate_fu_70[8]_i_5_n_3\
    );
\midfreq_accumulate_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[0]_i_3_n_10\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(0),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \midfreq_accumulate_fu_70_reg[0]_i_3_n_3\,
      CO(2) => \midfreq_accumulate_fu_70_reg[0]_i_3_n_4\,
      CO(1) => \midfreq_accumulate_fu_70_reg[0]_i_3_n_5\,
      CO(0) => \midfreq_accumulate_fu_70_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln56_reg_278(3 downto 0),
      O(3) => \midfreq_accumulate_fu_70_reg[0]_i_3_n_7\,
      O(2) => \midfreq_accumulate_fu_70_reg[0]_i_3_n_8\,
      O(1) => \midfreq_accumulate_fu_70_reg[0]_i_3_n_9\,
      O(0) => \midfreq_accumulate_fu_70_reg[0]_i_3_n_10\,
      S(3) => \midfreq_accumulate_fu_70[0]_i_4_n_3\,
      S(2) => \midfreq_accumulate_fu_70[0]_i_5_n_3\,
      S(1) => \midfreq_accumulate_fu_70[0]_i_6_n_3\,
      S(0) => \midfreq_accumulate_fu_70[0]_i_7_n_3\
    );
\midfreq_accumulate_fu_70_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[8]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(10),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[8]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(11),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[12]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(12),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \midfreq_accumulate_fu_70_reg[8]_i_1_n_3\,
      CO(3) => \midfreq_accumulate_fu_70_reg[12]_i_1_n_3\,
      CO(2) => \midfreq_accumulate_fu_70_reg[12]_i_1_n_4\,
      CO(1) => \midfreq_accumulate_fu_70_reg[12]_i_1_n_5\,
      CO(0) => \midfreq_accumulate_fu_70_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln56_reg_278(15 downto 12),
      O(3) => \midfreq_accumulate_fu_70_reg[12]_i_1_n_7\,
      O(2) => \midfreq_accumulate_fu_70_reg[12]_i_1_n_8\,
      O(1) => \midfreq_accumulate_fu_70_reg[12]_i_1_n_9\,
      O(0) => \midfreq_accumulate_fu_70_reg[12]_i_1_n_10\,
      S(3) => \midfreq_accumulate_fu_70[12]_i_2_n_3\,
      S(2) => \midfreq_accumulate_fu_70[12]_i_3_n_3\,
      S(1) => \midfreq_accumulate_fu_70[12]_i_4_n_3\,
      S(0) => \midfreq_accumulate_fu_70[12]_i_5_n_3\
    );
\midfreq_accumulate_fu_70_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[12]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(13),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[12]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(14),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[12]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(15),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[16]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(16),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \midfreq_accumulate_fu_70_reg[12]_i_1_n_3\,
      CO(3) => \midfreq_accumulate_fu_70_reg[16]_i_1_n_3\,
      CO(2) => \midfreq_accumulate_fu_70_reg[16]_i_1_n_4\,
      CO(1) => \midfreq_accumulate_fu_70_reg[16]_i_1_n_5\,
      CO(0) => \midfreq_accumulate_fu_70_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln56_reg_278(19 downto 16),
      O(3) => \midfreq_accumulate_fu_70_reg[16]_i_1_n_7\,
      O(2) => \midfreq_accumulate_fu_70_reg[16]_i_1_n_8\,
      O(1) => \midfreq_accumulate_fu_70_reg[16]_i_1_n_9\,
      O(0) => \midfreq_accumulate_fu_70_reg[16]_i_1_n_10\,
      S(3) => \midfreq_accumulate_fu_70[16]_i_2_n_3\,
      S(2) => \midfreq_accumulate_fu_70[16]_i_3_n_3\,
      S(1) => \midfreq_accumulate_fu_70[16]_i_4_n_3\,
      S(0) => \midfreq_accumulate_fu_70[16]_i_5_n_3\
    );
\midfreq_accumulate_fu_70_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[16]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(17),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[16]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(18),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[16]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(19),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[0]_i_3_n_9\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(1),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[20]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(20),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \midfreq_accumulate_fu_70_reg[16]_i_1_n_3\,
      CO(3) => \midfreq_accumulate_fu_70_reg[20]_i_1_n_3\,
      CO(2) => \midfreq_accumulate_fu_70_reg[20]_i_1_n_4\,
      CO(1) => \midfreq_accumulate_fu_70_reg[20]_i_1_n_5\,
      CO(0) => \midfreq_accumulate_fu_70_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln56_reg_278(23 downto 20),
      O(3) => \midfreq_accumulate_fu_70_reg[20]_i_1_n_7\,
      O(2) => \midfreq_accumulate_fu_70_reg[20]_i_1_n_8\,
      O(1) => \midfreq_accumulate_fu_70_reg[20]_i_1_n_9\,
      O(0) => \midfreq_accumulate_fu_70_reg[20]_i_1_n_10\,
      S(3) => \midfreq_accumulate_fu_70[20]_i_2_n_3\,
      S(2) => \midfreq_accumulate_fu_70[20]_i_3_n_3\,
      S(1) => \midfreq_accumulate_fu_70[20]_i_4_n_3\,
      S(0) => \midfreq_accumulate_fu_70[20]_i_5_n_3\
    );
\midfreq_accumulate_fu_70_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[20]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(21),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[20]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(22),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[20]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(23),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[24]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(24),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \midfreq_accumulate_fu_70_reg[20]_i_1_n_3\,
      CO(3) => \midfreq_accumulate_fu_70_reg[24]_i_1_n_3\,
      CO(2) => \midfreq_accumulate_fu_70_reg[24]_i_1_n_4\,
      CO(1) => \midfreq_accumulate_fu_70_reg[24]_i_1_n_5\,
      CO(0) => \midfreq_accumulate_fu_70_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln56_reg_278(27 downto 24),
      O(3) => \midfreq_accumulate_fu_70_reg[24]_i_1_n_7\,
      O(2) => \midfreq_accumulate_fu_70_reg[24]_i_1_n_8\,
      O(1) => \midfreq_accumulate_fu_70_reg[24]_i_1_n_9\,
      O(0) => \midfreq_accumulate_fu_70_reg[24]_i_1_n_10\,
      S(3) => \midfreq_accumulate_fu_70[24]_i_2_n_3\,
      S(2) => \midfreq_accumulate_fu_70[24]_i_3_n_3\,
      S(1) => \midfreq_accumulate_fu_70[24]_i_4_n_3\,
      S(0) => \midfreq_accumulate_fu_70[24]_i_5_n_3\
    );
\midfreq_accumulate_fu_70_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[24]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(25),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[24]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(26),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[24]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(27),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[28]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(28),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \midfreq_accumulate_fu_70_reg[24]_i_1_n_3\,
      CO(3) => \NLW_midfreq_accumulate_fu_70_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \midfreq_accumulate_fu_70_reg[28]_i_1_n_4\,
      CO(1) => \midfreq_accumulate_fu_70_reg[28]_i_1_n_5\,
      CO(0) => \midfreq_accumulate_fu_70_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => mul_ln56_reg_278(30 downto 28),
      O(3) => \midfreq_accumulate_fu_70_reg[28]_i_1_n_7\,
      O(2) => \midfreq_accumulate_fu_70_reg[28]_i_1_n_8\,
      O(1) => \midfreq_accumulate_fu_70_reg[28]_i_1_n_9\,
      O(0) => \midfreq_accumulate_fu_70_reg[28]_i_1_n_10\,
      S(3) => \midfreq_accumulate_fu_70[28]_i_2_n_3\,
      S(2) => \midfreq_accumulate_fu_70[28]_i_3_n_3\,
      S(1) => \midfreq_accumulate_fu_70[28]_i_4_n_3\,
      S(0) => \midfreq_accumulate_fu_70[28]_i_5_n_3\
    );
\midfreq_accumulate_fu_70_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[28]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(29),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[0]_i_3_n_8\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(2),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[28]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(30),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[28]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(31),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[0]_i_3_n_7\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(3),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[4]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(4),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \midfreq_accumulate_fu_70_reg[0]_i_3_n_3\,
      CO(3) => \midfreq_accumulate_fu_70_reg[4]_i_1_n_3\,
      CO(2) => \midfreq_accumulate_fu_70_reg[4]_i_1_n_4\,
      CO(1) => \midfreq_accumulate_fu_70_reg[4]_i_1_n_5\,
      CO(0) => \midfreq_accumulate_fu_70_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln56_reg_278(7 downto 4),
      O(3) => \midfreq_accumulate_fu_70_reg[4]_i_1_n_7\,
      O(2) => \midfreq_accumulate_fu_70_reg[4]_i_1_n_8\,
      O(1) => \midfreq_accumulate_fu_70_reg[4]_i_1_n_9\,
      O(0) => \midfreq_accumulate_fu_70_reg[4]_i_1_n_10\,
      S(3) => \midfreq_accumulate_fu_70[4]_i_2_n_3\,
      S(2) => \midfreq_accumulate_fu_70[4]_i_3_n_3\,
      S(1) => \midfreq_accumulate_fu_70[4]_i_4_n_3\,
      S(0) => \midfreq_accumulate_fu_70[4]_i_5_n_3\
    );
\midfreq_accumulate_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[4]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(5),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[4]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(6),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[4]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(7),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[8]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(8),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_accumulate_fu_70_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \midfreq_accumulate_fu_70_reg[4]_i_1_n_3\,
      CO(3) => \midfreq_accumulate_fu_70_reg[8]_i_1_n_3\,
      CO(2) => \midfreq_accumulate_fu_70_reg[8]_i_1_n_4\,
      CO(1) => \midfreq_accumulate_fu_70_reg[8]_i_1_n_5\,
      CO(0) => \midfreq_accumulate_fu_70_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln56_reg_278(11 downto 8),
      O(3) => \midfreq_accumulate_fu_70_reg[8]_i_1_n_7\,
      O(2) => \midfreq_accumulate_fu_70_reg[8]_i_1_n_8\,
      O(1) => \midfreq_accumulate_fu_70_reg[8]_i_1_n_9\,
      O(0) => \midfreq_accumulate_fu_70_reg[8]_i_1_n_10\,
      S(3) => \midfreq_accumulate_fu_70[8]_i_2_n_3\,
      S(2) => \midfreq_accumulate_fu_70[8]_i_3_n_3\,
      S(1) => \midfreq_accumulate_fu_70[8]_i_4_n_3\,
      S(0) => \midfreq_accumulate_fu_70[8]_i_5_n_3\
    );
\midfreq_accumulate_fu_70_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => midfreq_accumulate_fu_70,
      D => \midfreq_accumulate_fu_70_reg[8]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(9),
      R => flow_control_loop_pipe_sequential_init_U_n_4
    );
\midfreq_shift_reg_load_reg_268[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter8\,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => gmem_ARREADY,
      O => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(0),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(10),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(11),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(12),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(13),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(14),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(15),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(16),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(17),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(18),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(19),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(1),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(20),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(21),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(22),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(23),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(24),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(25),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(26),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(27),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(28),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(29),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(2),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(30),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(31),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(3),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(4),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(5),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(6),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(7),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(8),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      CLK => ap_clk,
      D => midfreq_shift_reg_load_reg_268(9),
      Q => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3\
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(0),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(10),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(11),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(12),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(13),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(14),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(15),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(16),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(17),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(18),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(19),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(1),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(20),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(21),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(22),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(23),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(24),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(25),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(26),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(27),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(28),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(29),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(2),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(30),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(31),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(3),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(4),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(5),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(6),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(7),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(8),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(9),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(0),
      Q => midfreq_shift_reg_load_reg_268(0),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(10),
      Q => midfreq_shift_reg_load_reg_268(10),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(11),
      Q => midfreq_shift_reg_load_reg_268(11),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(12),
      Q => midfreq_shift_reg_load_reg_268(12),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(13),
      Q => midfreq_shift_reg_load_reg_268(13),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(14),
      Q => midfreq_shift_reg_load_reg_268(14),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(15),
      Q => midfreq_shift_reg_load_reg_268(15),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(16),
      Q => midfreq_shift_reg_load_reg_268(16),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(17),
      Q => midfreq_shift_reg_load_reg_268(17),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(18),
      Q => midfreq_shift_reg_load_reg_268(18),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(19),
      Q => midfreq_shift_reg_load_reg_268(19),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(1),
      Q => midfreq_shift_reg_load_reg_268(1),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(20),
      Q => midfreq_shift_reg_load_reg_268(20),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(21),
      Q => midfreq_shift_reg_load_reg_268(21),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(22),
      Q => midfreq_shift_reg_load_reg_268(22),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(23),
      Q => midfreq_shift_reg_load_reg_268(23),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(24),
      Q => midfreq_shift_reg_load_reg_268(24),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(25),
      Q => midfreq_shift_reg_load_reg_268(25),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(26),
      Q => midfreq_shift_reg_load_reg_268(26),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(27),
      Q => midfreq_shift_reg_load_reg_268(27),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(28),
      Q => midfreq_shift_reg_load_reg_268(28),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(29),
      Q => midfreq_shift_reg_load_reg_268(29),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(2),
      Q => midfreq_shift_reg_load_reg_268(2),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(30),
      Q => midfreq_shift_reg_load_reg_268(30),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(31),
      Q => midfreq_shift_reg_load_reg_268(31),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(3),
      Q => midfreq_shift_reg_load_reg_268(3),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(4),
      Q => midfreq_shift_reg_load_reg_268(4),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(5),
      Q => midfreq_shift_reg_load_reg_268(5),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(6),
      Q => midfreq_shift_reg_load_reg_268(6),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(7),
      Q => midfreq_shift_reg_load_reg_268(7),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(8),
      Q => midfreq_shift_reg_load_reg_268(8),
      R => '0'
    );
\midfreq_shift_reg_load_reg_268_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID,
      D => \midfreq_shift_reg_load_reg_268_reg[31]_0\(9),
      Q => midfreq_shift_reg_load_reg_268(9),
      R => '0'
    );
\mul_ln56_reg_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(0),
      Q => mul_ln56_reg_278(0),
      R => '0'
    );
\mul_ln56_reg_278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(10),
      Q => mul_ln56_reg_278(10),
      R => '0'
    );
\mul_ln56_reg_278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(11),
      Q => mul_ln56_reg_278(11),
      R => '0'
    );
\mul_ln56_reg_278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(12),
      Q => mul_ln56_reg_278(12),
      R => '0'
    );
\mul_ln56_reg_278_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(13),
      Q => mul_ln56_reg_278(13),
      R => '0'
    );
\mul_ln56_reg_278_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(14),
      Q => mul_ln56_reg_278(14),
      R => '0'
    );
\mul_ln56_reg_278_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(15),
      Q => mul_ln56_reg_278(15),
      R => '0'
    );
\mul_ln56_reg_278_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(16),
      Q => mul_ln56_reg_278(16),
      R => '0'
    );
\mul_ln56_reg_278_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(17),
      Q => mul_ln56_reg_278(17),
      R => '0'
    );
\mul_ln56_reg_278_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(18),
      Q => mul_ln56_reg_278(18),
      R => '0'
    );
\mul_ln56_reg_278_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(19),
      Q => mul_ln56_reg_278(19),
      R => '0'
    );
\mul_ln56_reg_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(1),
      Q => mul_ln56_reg_278(1),
      R => '0'
    );
\mul_ln56_reg_278_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(20),
      Q => mul_ln56_reg_278(20),
      R => '0'
    );
\mul_ln56_reg_278_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(21),
      Q => mul_ln56_reg_278(21),
      R => '0'
    );
\mul_ln56_reg_278_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(22),
      Q => mul_ln56_reg_278(22),
      R => '0'
    );
\mul_ln56_reg_278_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(23),
      Q => mul_ln56_reg_278(23),
      R => '0'
    );
\mul_ln56_reg_278_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(24),
      Q => mul_ln56_reg_278(24),
      R => '0'
    );
\mul_ln56_reg_278_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(25),
      Q => mul_ln56_reg_278(25),
      R => '0'
    );
\mul_ln56_reg_278_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(26),
      Q => mul_ln56_reg_278(26),
      R => '0'
    );
\mul_ln56_reg_278_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(27),
      Q => mul_ln56_reg_278(27),
      R => '0'
    );
\mul_ln56_reg_278_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(28),
      Q => mul_ln56_reg_278(28),
      R => '0'
    );
\mul_ln56_reg_278_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(29),
      Q => mul_ln56_reg_278(29),
      R => '0'
    );
\mul_ln56_reg_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(2),
      Q => mul_ln56_reg_278(2),
      R => '0'
    );
\mul_ln56_reg_278_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(30),
      Q => mul_ln56_reg_278(30),
      R => '0'
    );
\mul_ln56_reg_278_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(31),
      Q => mul_ln56_reg_278(31),
      R => '0'
    );
\mul_ln56_reg_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(3),
      Q => mul_ln56_reg_278(3),
      R => '0'
    );
\mul_ln56_reg_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(4),
      Q => mul_ln56_reg_278(4),
      R => '0'
    );
\mul_ln56_reg_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(5),
      Q => mul_ln56_reg_278(5),
      R => '0'
    );
\mul_ln56_reg_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(6),
      Q => mul_ln56_reg_278(6),
      R => '0'
    );
\mul_ln56_reg_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(7),
      Q => mul_ln56_reg_278(7),
      R => '0'
    );
\mul_ln56_reg_278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(8),
      Q => mul_ln56_reg_278(8),
      R => '0'
    );
\mul_ln56_reg_278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_equalizer_pipeline_midfreq_shift_accumulate_loop_fu_254_grp_fu_391_p_ce\,
      D => \mul_ln56_reg_278_reg[31]_0\(9),
      Q => mul_ln56_reg_278(9),
      R => '0'
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0(4),
      I1 => Q(5),
      O => ADDRBWRADDR(4)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0(3),
      I1 => Q(5),
      O => ADDRBWRADDR(3)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0(2),
      I1 => Q(5),
      O => ADDRBWRADDR(2)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0(1),
      I1 => Q(5),
      O => ADDRBWRADDR(1)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0(0),
      I1 => Q(5),
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(15),
      I1 => Q(6),
      I2 => ram_reg(15),
      O => highfreq_shift_reg_d0(15)
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(14),
      I1 => Q(6),
      I2 => ram_reg(14),
      O => highfreq_shift_reg_d0(14)
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(13),
      I1 => Q(6),
      I2 => ram_reg(13),
      O => highfreq_shift_reg_d0(13)
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(12),
      I1 => Q(6),
      I2 => ram_reg(12),
      O => highfreq_shift_reg_d0(12)
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(11),
      I1 => Q(6),
      I2 => ram_reg(11),
      O => highfreq_shift_reg_d0(11)
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(10),
      I1 => Q(6),
      I2 => ram_reg(10),
      O => highfreq_shift_reg_d0(10)
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(9),
      I1 => Q(6),
      I2 => ram_reg(9),
      O => highfreq_shift_reg_d0(9)
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(8),
      I1 => Q(6),
      I2 => ram_reg(8),
      O => highfreq_shift_reg_d0(8)
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(7),
      I1 => Q(6),
      I2 => ram_reg(7),
      O => highfreq_shift_reg_d0(7)
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(6),
      I1 => Q(6),
      I2 => ram_reg(6),
      O => highfreq_shift_reg_d0(6)
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(5),
      I1 => Q(6),
      I2 => ram_reg(5),
      O => highfreq_shift_reg_d0(5)
    );
\ram_reg_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(4),
      I1 => Q(6),
      I2 => ram_reg(4),
      O => highfreq_shift_reg_d0(4)
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(3),
      I1 => Q(6),
      I2 => ram_reg(3),
      O => highfreq_shift_reg_d0(3)
    );
\ram_reg_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(2),
      I1 => Q(6),
      I2 => ram_reg(2),
      O => highfreq_shift_reg_d0(2)
    );
\ram_reg_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(1),
      I1 => Q(6),
      I2 => ram_reg(1),
      O => highfreq_shift_reg_d0(1)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC00040004000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter8\,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => gmem_ARREADY,
      I3 => Q(3),
      I4 => Q(5),
      I5 => gmem_RVALID,
      O => WEBWE(0)
    );
\ram_reg_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(0),
      I1 => Q(6),
      I2 => ram_reg(0),
      O => highfreq_shift_reg_d0(0)
    );
\ram_reg_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(31),
      I1 => Q(6),
      I2 => ram_reg(31),
      O => highfreq_shift_reg_d0(31)
    );
\ram_reg_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(30),
      I1 => Q(6),
      I2 => ram_reg(30),
      O => highfreq_shift_reg_d0(30)
    );
\ram_reg_i_33__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(29),
      I1 => Q(6),
      I2 => ram_reg(29),
      O => highfreq_shift_reg_d0(29)
    );
\ram_reg_i_34__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(28),
      I1 => Q(6),
      I2 => ram_reg(28),
      O => highfreq_shift_reg_d0(28)
    );
\ram_reg_i_35__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(27),
      I1 => Q(6),
      I2 => ram_reg(27),
      O => highfreq_shift_reg_d0(27)
    );
\ram_reg_i_36__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(26),
      I1 => Q(6),
      I2 => ram_reg(26),
      O => highfreq_shift_reg_d0(26)
    );
\ram_reg_i_37__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(25),
      I1 => Q(6),
      I2 => ram_reg(25),
      O => highfreq_shift_reg_d0(25)
    );
\ram_reg_i_38__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(24),
      I1 => Q(6),
      I2 => ram_reg(24),
      O => highfreq_shift_reg_d0(24)
    );
\ram_reg_i_39__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(23),
      I1 => Q(6),
      I2 => ram_reg(23),
      O => highfreq_shift_reg_d0(23)
    );
\ram_reg_i_40__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(22),
      I1 => Q(6),
      I2 => ram_reg(22),
      O => highfreq_shift_reg_d0(22)
    );
\ram_reg_i_41__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(21),
      I1 => Q(6),
      I2 => ram_reg(21),
      O => highfreq_shift_reg_d0(21)
    );
\ram_reg_i_42__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(20),
      I1 => Q(6),
      I2 => ram_reg(20),
      O => highfreq_shift_reg_d0(20)
    );
\ram_reg_i_43__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(19),
      I1 => Q(6),
      I2 => ram_reg(19),
      O => highfreq_shift_reg_d0(19)
    );
\ram_reg_i_44__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(18),
      I1 => Q(6),
      I2 => ram_reg(18),
      O => highfreq_shift_reg_d0(18)
    );
\ram_reg_i_45__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(17),
      I1 => Q(6),
      I2 => ram_reg(17),
      O => highfreq_shift_reg_d0(17)
    );
\ram_reg_i_46__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => midfreq_accumulate_fu_382_p2(16),
      I1 => Q(6),
      I2 => ram_reg(16),
      O => highfreq_shift_reg_d0(16)
    );
ram_reg_i_49: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_50_n_3,
      CO(3) => ram_reg_i_49_n_3,
      CO(2) => ram_reg_i_49_n_4,
      CO(1) => ram_reg_i_49_n_5,
      CO(0) => ram_reg_i_49_n_6,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_i_53_0(15 downto 12),
      O(3 downto 0) => midfreq_accumulate_fu_382_p2(15 downto 12),
      S(3) => ram_reg_i_57_n_3,
      S(2) => ram_reg_i_58_n_3,
      S(1) => ram_reg_i_59_n_3,
      S(0) => ram_reg_i_60_n_3
    );
ram_reg_i_50: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_51_n_3,
      CO(3) => ram_reg_i_50_n_3,
      CO(2) => ram_reg_i_50_n_4,
      CO(1) => ram_reg_i_50_n_5,
      CO(0) => ram_reg_i_50_n_6,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_i_53_0(11 downto 8),
      O(3 downto 0) => midfreq_accumulate_fu_382_p2(11 downto 8),
      S(3) => ram_reg_i_61_n_3,
      S(2) => ram_reg_i_62_n_3,
      S(1) => ram_reg_i_63_n_3,
      S(0) => ram_reg_i_64_n_3
    );
ram_reg_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_52_n_3,
      CO(3) => ram_reg_i_51_n_3,
      CO(2) => ram_reg_i_51_n_4,
      CO(1) => ram_reg_i_51_n_5,
      CO(0) => ram_reg_i_51_n_6,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_i_53_0(7 downto 4),
      O(3 downto 0) => midfreq_accumulate_fu_382_p2(7 downto 4),
      S(3) => ram_reg_i_65_n_3,
      S(2) => ram_reg_i_66_n_3,
      S(1) => ram_reg_i_67_n_3,
      S(0) => ram_reg_i_68_n_3
    );
ram_reg_i_52: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_52_n_3,
      CO(2) => ram_reg_i_52_n_4,
      CO(1) => ram_reg_i_52_n_5,
      CO(0) => ram_reg_i_52_n_6,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_i_53_0(3 downto 0),
      O(3 downto 0) => midfreq_accumulate_fu_382_p2(3 downto 0),
      S(3) => ram_reg_i_69_n_3,
      S(2) => ram_reg_i_70_n_3,
      S(1) => ram_reg_i_71_n_3,
      S(0) => ram_reg_i_72_n_3
    );
ram_reg_i_53: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_54_n_3,
      CO(3) => NLW_ram_reg_i_53_CO_UNCONNECTED(3),
      CO(2) => ram_reg_i_53_n_4,
      CO(1) => ram_reg_i_53_n_5,
      CO(0) => ram_reg_i_53_n_6,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ram_reg_i_53_0(30 downto 28),
      O(3 downto 0) => midfreq_accumulate_fu_382_p2(31 downto 28),
      S(3) => ram_reg_i_73_n_3,
      S(2) => ram_reg_i_74_n_3,
      S(1) => ram_reg_i_75_n_3,
      S(0) => ram_reg_i_76_n_3
    );
ram_reg_i_54: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_55_n_3,
      CO(3) => ram_reg_i_54_n_3,
      CO(2) => ram_reg_i_54_n_4,
      CO(1) => ram_reg_i_54_n_5,
      CO(0) => ram_reg_i_54_n_6,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_i_53_0(27 downto 24),
      O(3 downto 0) => midfreq_accumulate_fu_382_p2(27 downto 24),
      S(3) => ram_reg_i_77_n_3,
      S(2) => ram_reg_i_78_n_3,
      S(1) => ram_reg_i_79_n_3,
      S(0) => ram_reg_i_80_n_3
    );
ram_reg_i_55: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_56_n_3,
      CO(3) => ram_reg_i_55_n_3,
      CO(2) => ram_reg_i_55_n_4,
      CO(1) => ram_reg_i_55_n_5,
      CO(0) => ram_reg_i_55_n_6,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_i_53_0(23 downto 20),
      O(3 downto 0) => midfreq_accumulate_fu_382_p2(23 downto 20),
      S(3) => ram_reg_i_81_n_3,
      S(2) => ram_reg_i_82_n_3,
      S(1) => ram_reg_i_83_n_3,
      S(0) => ram_reg_i_84_n_3
    );
ram_reg_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_49_n_3,
      CO(3) => ram_reg_i_56_n_3,
      CO(2) => ram_reg_i_56_n_4,
      CO(1) => ram_reg_i_56_n_5,
      CO(0) => ram_reg_i_56_n_6,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_i_53_0(19 downto 16),
      O(3 downto 0) => midfreq_accumulate_fu_382_p2(19 downto 16),
      S(3) => ram_reg_i_85_n_3,
      S(2) => ram_reg_i_86_n_3,
      S(1) => ram_reg_i_87_n_3,
      S(0) => ram_reg_i_88_n_3
    );
ram_reg_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(15),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(15),
      O => ram_reg_i_57_n_3
    );
ram_reg_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(14),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(14),
      O => ram_reg_i_58_n_3
    );
ram_reg_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(13),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(13),
      O => ram_reg_i_59_n_3
    );
ram_reg_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(12),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(12),
      O => ram_reg_i_60_n_3
    );
ram_reg_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(11),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(11),
      O => ram_reg_i_61_n_3
    );
ram_reg_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(10),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(10),
      O => ram_reg_i_62_n_3
    );
ram_reg_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(9),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(9),
      O => ram_reg_i_63_n_3
    );
ram_reg_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(8),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(8),
      O => ram_reg_i_64_n_3
    );
ram_reg_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(7),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(7),
      O => ram_reg_i_65_n_3
    );
ram_reg_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(6),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(6),
      O => ram_reg_i_66_n_3
    );
ram_reg_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(5),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(5),
      O => ram_reg_i_67_n_3
    );
ram_reg_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(4),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(4),
      O => ram_reg_i_68_n_3
    );
ram_reg_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(3),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(3),
      O => ram_reg_i_69_n_3
    );
ram_reg_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(2),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(2),
      O => ram_reg_i_70_n_3
    );
ram_reg_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(1),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(1),
      O => ram_reg_i_71_n_3
    );
ram_reg_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(0),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(0),
      O => ram_reg_i_72_n_3
    );
ram_reg_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(31),
      I1 => ram_reg_i_53_0(31),
      O => ram_reg_i_73_n_3
    );
ram_reg_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(30),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(30),
      O => ram_reg_i_74_n_3
    );
ram_reg_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(29),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(29),
      O => ram_reg_i_75_n_3
    );
ram_reg_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(28),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(28),
      O => ram_reg_i_76_n_3
    );
ram_reg_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(27),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(27),
      O => ram_reg_i_77_n_3
    );
ram_reg_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(26),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(26),
      O => ram_reg_i_78_n_3
    );
ram_reg_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(25),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(25),
      O => ram_reg_i_79_n_3
    );
ram_reg_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(24),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(24),
      O => ram_reg_i_80_n_3
    );
ram_reg_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(23),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(23),
      O => ram_reg_i_81_n_3
    );
ram_reg_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(22),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(22),
      O => ram_reg_i_82_n_3
    );
ram_reg_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(21),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(21),
      O => ram_reg_i_83_n_3
    );
ram_reg_i_84: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(20),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(20),
      O => ram_reg_i_84_n_3
    );
ram_reg_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(19),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(19),
      O => ram_reg_i_85_n_3
    );
ram_reg_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(18),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(18),
      O => ram_reg_i_86_n_3
    );
ram_reg_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(17),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(17),
      O => ram_reg_i_87_n_3
    );
ram_reg_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_53_0(16),
      I1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out(16),
      O => ram_reg_i_88_n_3
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0(5),
      I1 => Q(5),
      O => ADDRBWRADDR(5)
    );
\tmp_product__0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(16),
      I1 => Q(3),
      I2 => tmp_product(16),
      I3 => Q(1),
      I4 => tmp_product_0(16),
      O => \gmem_addr_read_reg_273_reg[16]_0\
    );
\tmp_product__0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(15),
      I1 => Q(3),
      I2 => tmp_product(15),
      I3 => Q(1),
      I4 => tmp_product_0(15),
      O => \gmem_addr_read_reg_273_reg[15]_0\
    );
\tmp_product__0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(14),
      I1 => Q(3),
      I2 => tmp_product(14),
      I3 => Q(1),
      I4 => tmp_product_0(14),
      O => \gmem_addr_read_reg_273_reg[14]_0\
    );
\tmp_product__0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(13),
      I1 => Q(3),
      I2 => tmp_product(13),
      I3 => Q(1),
      I4 => tmp_product_0(13),
      O => \gmem_addr_read_reg_273_reg[13]_0\
    );
\tmp_product__0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(12),
      I1 => Q(3),
      I2 => tmp_product(12),
      I3 => Q(1),
      I4 => tmp_product_0(12),
      O => \gmem_addr_read_reg_273_reg[12]_0\
    );
\tmp_product__0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(11),
      I1 => Q(3),
      I2 => tmp_product(11),
      I3 => Q(1),
      I4 => tmp_product_0(11),
      O => \gmem_addr_read_reg_273_reg[11]_0\
    );
\tmp_product__0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(10),
      I1 => Q(3),
      I2 => tmp_product(10),
      I3 => Q(1),
      I4 => tmp_product_0(10),
      O => \gmem_addr_read_reg_273_reg[10]_0\
    );
\tmp_product__0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(9),
      I1 => Q(3),
      I2 => tmp_product(9),
      I3 => Q(1),
      I4 => tmp_product_0(9),
      O => \gmem_addr_read_reg_273_reg[9]_0\
    );
\tmp_product__0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(8),
      I1 => Q(3),
      I2 => tmp_product(8),
      I3 => Q(1),
      I4 => tmp_product_0(8),
      O => \gmem_addr_read_reg_273_reg[8]_0\
    );
\tmp_product__0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(7),
      I1 => Q(3),
      I2 => tmp_product(7),
      I3 => Q(1),
      I4 => tmp_product_0(7),
      O => \gmem_addr_read_reg_273_reg[7]_0\
    );
\tmp_product__0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(6),
      I1 => Q(3),
      I2 => tmp_product(6),
      I3 => Q(1),
      I4 => tmp_product_0(6),
      O => \gmem_addr_read_reg_273_reg[6]_0\
    );
\tmp_product__0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(5),
      I1 => Q(3),
      I2 => tmp_product(5),
      I3 => Q(1),
      I4 => tmp_product_0(5),
      O => \gmem_addr_read_reg_273_reg[5]_0\
    );
\tmp_product__0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(4),
      I1 => Q(3),
      I2 => tmp_product(4),
      I3 => Q(1),
      I4 => tmp_product_0(4),
      O => \gmem_addr_read_reg_273_reg[4]_0\
    );
\tmp_product__0_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(3),
      I1 => Q(3),
      I2 => tmp_product(3),
      I3 => Q(1),
      I4 => tmp_product_0(3),
      O => \gmem_addr_read_reg_273_reg[3]_0\
    );
\tmp_product__0_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(2),
      I1 => Q(3),
      I2 => tmp_product(2),
      I3 => Q(1),
      I4 => tmp_product_0(2),
      O => \gmem_addr_read_reg_273_reg[2]_0\
    );
\tmp_product__0_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(1),
      I1 => Q(3),
      I2 => tmp_product(1),
      I3 => Q(1),
      I4 => tmp_product_0(1),
      O => \gmem_addr_read_reg_273_reg[1]_0\
    );
\tmp_product__0_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(0),
      I1 => Q(3),
      I2 => tmp_product(0),
      I3 => Q(1),
      I4 => tmp_product_0(0),
      O => \gmem_addr_read_reg_273_reg[0]_0\
    );
tmp_product_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(31),
      I1 => Q(3),
      I2 => tmp_product(31),
      I3 => Q(1),
      I4 => tmp_product_0(31),
      O => \gmem_addr_read_reg_273_reg[31]_0\
    );
tmp_product_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(30),
      I1 => Q(3),
      I2 => tmp_product(30),
      I3 => Q(1),
      I4 => tmp_product_0(30),
      O => \gmem_addr_read_reg_273_reg[30]_0\
    );
tmp_product_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(29),
      I1 => Q(3),
      I2 => tmp_product(29),
      I3 => Q(1),
      I4 => tmp_product_0(29),
      O => \gmem_addr_read_reg_273_reg[29]_0\
    );
tmp_product_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(28),
      I1 => Q(3),
      I2 => tmp_product(28),
      I3 => Q(1),
      I4 => tmp_product_0(28),
      O => \gmem_addr_read_reg_273_reg[28]_0\
    );
tmp_product_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(27),
      I1 => Q(3),
      I2 => tmp_product(27),
      I3 => Q(1),
      I4 => tmp_product_0(27),
      O => \gmem_addr_read_reg_273_reg[27]_0\
    );
tmp_product_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(26),
      I1 => Q(3),
      I2 => tmp_product(26),
      I3 => Q(1),
      I4 => tmp_product_0(26),
      O => \gmem_addr_read_reg_273_reg[26]_0\
    );
tmp_product_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(25),
      I1 => Q(3),
      I2 => tmp_product(25),
      I3 => Q(1),
      I4 => tmp_product_0(25),
      O => \gmem_addr_read_reg_273_reg[25]_0\
    );
tmp_product_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(24),
      I1 => Q(3),
      I2 => tmp_product(24),
      I3 => Q(1),
      I4 => tmp_product_0(24),
      O => \gmem_addr_read_reg_273_reg[24]_0\
    );
tmp_product_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(23),
      I1 => Q(3),
      I2 => tmp_product(23),
      I3 => Q(1),
      I4 => tmp_product_0(23),
      O => \gmem_addr_read_reg_273_reg[23]_0\
    );
tmp_product_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(22),
      I1 => Q(3),
      I2 => tmp_product(22),
      I3 => Q(1),
      I4 => tmp_product_0(22),
      O => \gmem_addr_read_reg_273_reg[22]_0\
    );
tmp_product_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(21),
      I1 => Q(3),
      I2 => tmp_product(21),
      I3 => Q(1),
      I4 => tmp_product_0(21),
      O => \gmem_addr_read_reg_273_reg[21]_0\
    );
tmp_product_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(20),
      I1 => Q(3),
      I2 => tmp_product(20),
      I3 => Q(1),
      I4 => tmp_product_0(20),
      O => \gmem_addr_read_reg_273_reg[20]_0\
    );
tmp_product_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(19),
      I1 => Q(3),
      I2 => tmp_product(19),
      I3 => Q(1),
      I4 => tmp_product_0(19),
      O => \gmem_addr_read_reg_273_reg[19]_0\
    );
tmp_product_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(18),
      I1 => Q(3),
      I2 => tmp_product(18),
      I3 => Q(1),
      I4 => tmp_product_0(18),
      O => \gmem_addr_read_reg_273_reg[18]_0\
    );
tmp_product_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0(17),
      I1 => Q(3),
      I2 => tmp_product(17),
      I3 => Q(1),
      I4 => tmp_product_0(17),
      O => \gmem_addr_read_reg_273_reg[17]_0\
    );
tmp_product_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(16),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(16),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(16),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0_0\
    );
tmp_product_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(15),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(15),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(15),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0_0\
    );
tmp_product_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(14),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(14),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(14),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0_0\
    );
tmp_product_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(13),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(13),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(13),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0_0\
    );
tmp_product_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(12),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(12),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(12),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0_0\
    );
tmp_product_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(11),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(11),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(11),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0_0\
    );
tmp_product_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(10),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(10),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(10),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0_0\
    );
tmp_product_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(9),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(9),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(9),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0_0\
    );
tmp_product_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(8),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(8),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(8),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0_0\
    );
tmp_product_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(7),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(7),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(7),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0_0\
    );
tmp_product_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(6),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(6),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(6),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0_0\
    );
tmp_product_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(5),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(5),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(5),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0_0\
    );
tmp_product_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(4),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(4),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(4),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0_0\
    );
tmp_product_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(3),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(3),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(3),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0_0\
    );
tmp_product_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(2),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(2),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(2),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0_0\
    );
tmp_product_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(1),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(1),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(1),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0_0\
    );
tmp_product_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1(0),
      I1 => Q(3),
      I2 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(0),
      I3 => Q(1),
      I4 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(0),
      O => \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo is
  port (
    full_n_reg_0 : out STD_LOGIC;
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1 : out STD_LOGIC;
    full_n_reg_2 : out STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1 : out STD_LOGIC;
    full_n_reg_3 : out STD_LOGIC;
    gmem_RREADY : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    full_n_reg_4 : out STD_LOGIC;
    full_n_reg_5 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ready_for_outstanding : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[64]\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \dout_reg[64]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8_1 : in STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8_3 : in STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY : in STD_LOGIC;
    ready_for_outstanding_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \dout_reg[61]\ : in STD_LOGIC;
    \dout_reg[60]\ : in STD_LOGIC;
    \dout_reg[53]\ : in STD_LOGIC;
    \dout_reg[51]\ : in STD_LOGIC;
    \dout_reg[47]\ : in STD_LOGIC;
    \dout_reg[43]\ : in STD_LOGIC;
    \dout_reg[42]\ : in STD_LOGIC;
    \dout_reg[41]\ : in STD_LOGIC;
    \dout_reg[39]\ : in STD_LOGIC;
    \dout_reg[36]\ : in STD_LOGIC;
    \dout_reg[35]\ : in STD_LOGIC;
    \dout_reg[34]\ : in STD_LOGIC;
    \dout_reg[29]\ : in STD_LOGIC;
    \dout_reg[28]\ : in STD_LOGIC;
    \dout_reg[21]\ : in STD_LOGIC;
    \dout_reg[17]\ : in STD_LOGIC;
    \dout_reg[15]\ : in STD_LOGIC;
    \dout_reg[12]\ : in STD_LOGIC;
    \dout_reg[11]\ : in STD_LOGIC;
    \dout_reg[10]\ : in STD_LOGIC;
    \dout_reg[9]\ : in STD_LOGIC;
    \dout_reg[7]\ : in STD_LOGIC;
    \dout_reg[4]\ : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \dout_reg[1]\ : in STD_LOGIC;
    \dout_reg[2]\ : in STD_LOGIC;
    \dout_reg[3]\ : in STD_LOGIC;
    \dout_reg[5]\ : in STD_LOGIC;
    \dout_reg[6]\ : in STD_LOGIC;
    \dout_reg[8]\ : in STD_LOGIC;
    \dout_reg[13]\ : in STD_LOGIC;
    \dout_reg[14]\ : in STD_LOGIC;
    \dout_reg[16]\ : in STD_LOGIC;
    \dout_reg[18]\ : in STD_LOGIC;
    \dout_reg[19]\ : in STD_LOGIC;
    \dout_reg[20]\ : in STD_LOGIC;
    \dout_reg[22]\ : in STD_LOGIC;
    \dout_reg[23]\ : in STD_LOGIC;
    \dout_reg[24]\ : in STD_LOGIC;
    \dout_reg[25]\ : in STD_LOGIC;
    \dout_reg[26]\ : in STD_LOGIC;
    \dout_reg[27]\ : in STD_LOGIC;
    \dout_reg[30]\ : in STD_LOGIC;
    \dout_reg[31]\ : in STD_LOGIC;
    \dout_reg[32]\ : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC;
    \dout_reg[37]\ : in STD_LOGIC;
    \dout_reg[38]\ : in STD_LOGIC;
    \dout_reg[40]\ : in STD_LOGIC;
    \dout_reg[44]\ : in STD_LOGIC;
    \dout_reg[45]\ : in STD_LOGIC;
    \dout_reg[46]\ : in STD_LOGIC;
    \dout_reg[48]\ : in STD_LOGIC;
    \dout_reg[49]\ : in STD_LOGIC;
    \dout_reg[50]\ : in STD_LOGIC;
    \dout_reg[52]\ : in STD_LOGIC;
    \dout_reg[54]\ : in STD_LOGIC;
    \dout_reg[55]\ : in STD_LOGIC;
    \dout_reg[56]\ : in STD_LOGIC;
    \dout_reg[57]\ : in STD_LOGIC;
    \dout_reg[58]\ : in STD_LOGIC;
    \dout_reg[59]\ : in STD_LOGIC;
    gmem_addr_2_reg_482 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_addr_1_reg_476 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_addr_reg_470 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[64]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo is
  signal \^ap_cs_fsm_reg[21]\ : STD_LOGIC;
  signal \dout_vld_i_1__0_n_3\ : STD_LOGIC;
  signal dout_vld_i_4_n_3 : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal empty_n_i_2_n_3 : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \full_n_i_1__0_n_3\ : STD_LOGIC;
  signal full_n_i_2_n_3 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \^gmem_rready\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr[0]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_3\ : STD_LOGIC;
  signal \raddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[2]\ : STD_LOGIC;
  signal rreq_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1\ : label is "soft_lutpair213";
begin
  \ap_CS_fsm_reg[21]\ <= \^ap_cs_fsm_reg[21]\;
  full_n_reg_0 <= \^full_n_reg_0\;
  gmem_RREADY <= \^gmem_rready\;
U_fifo_srl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      E(0) => E(0),
      Q(4 downto 0) => Q(6 downto 2),
      S(0) => S(0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[13]\ => \^full_n_reg_0\,
      \ap_CS_fsm_reg[21]\ => \^ap_cs_fsm_reg[21]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\ => empty_n_reg_n_3,
      \dout_reg[10]_0\ => \dout_reg[10]\,
      \dout_reg[11]_0\ => \dout_reg[11]\,
      \dout_reg[12]_0\ => \dout_reg[12]\,
      \dout_reg[13]_0\ => \dout_reg[13]\,
      \dout_reg[14]_0\ => \dout_reg[14]\,
      \dout_reg[15]_0\ => \dout_reg[15]\,
      \dout_reg[16]_0\ => \dout_reg[16]\,
      \dout_reg[17]_0\ => \dout_reg[17]\,
      \dout_reg[18]_0\ => \dout_reg[18]\,
      \dout_reg[19]_0\ => \dout_reg[19]\,
      \dout_reg[1]_0\ => \dout_reg[1]\,
      \dout_reg[20]_0\ => \dout_reg[20]\,
      \dout_reg[21]_0\ => \dout_reg[21]\,
      \dout_reg[22]_0\ => \dout_reg[22]\,
      \dout_reg[23]_0\ => \dout_reg[23]\,
      \dout_reg[24]_0\ => \dout_reg[24]\,
      \dout_reg[25]_0\ => \dout_reg[25]\,
      \dout_reg[26]_0\ => \dout_reg[26]\,
      \dout_reg[27]_0\ => \dout_reg[27]\,
      \dout_reg[28]_0\ => \dout_reg[28]\,
      \dout_reg[29]_0\ => \dout_reg[29]\,
      \dout_reg[2]_0\ => \dout_reg[2]\,
      \dout_reg[30]_0\ => \dout_reg[30]\,
      \dout_reg[31]_0\ => \dout_reg[31]\,
      \dout_reg[32]_0\ => \dout_reg[32]\,
      \dout_reg[33]_0\ => \dout_reg[33]\,
      \dout_reg[34]_0\ => \dout_reg[34]\,
      \dout_reg[35]_0\ => \dout_reg[35]\,
      \dout_reg[36]_0\ => \dout_reg[36]\,
      \dout_reg[37]_0\ => \dout_reg[37]\,
      \dout_reg[38]_0\ => \dout_reg[38]\,
      \dout_reg[39]_0\ => \dout_reg[39]\,
      \dout_reg[3]_0\ => \dout_reg[3]\,
      \dout_reg[40]_0\ => \dout_reg[40]\,
      \dout_reg[41]_0\ => \dout_reg[41]\,
      \dout_reg[42]_0\ => \dout_reg[42]\,
      \dout_reg[43]_0\ => \dout_reg[43]\,
      \dout_reg[44]_0\ => \dout_reg[44]\,
      \dout_reg[45]_0\ => \dout_reg[45]\,
      \dout_reg[46]_0\ => \dout_reg[46]\,
      \dout_reg[47]_0\ => \dout_reg[47]\,
      \dout_reg[48]_0\ => \dout_reg[48]\,
      \dout_reg[49]_0\ => \dout_reg[49]\,
      \dout_reg[4]_0\ => \dout_reg[4]\,
      \dout_reg[50]_0\ => \dout_reg[50]\,
      \dout_reg[51]_0\ => \dout_reg[51]\,
      \dout_reg[52]_0\ => \dout_reg[52]\,
      \dout_reg[53]_0\ => \dout_reg[53]\,
      \dout_reg[54]_0\ => \dout_reg[54]\,
      \dout_reg[55]_0\ => \dout_reg[55]\,
      \dout_reg[56]_0\ => \dout_reg[56]\,
      \dout_reg[57]_0\ => \dout_reg[57]\,
      \dout_reg[58]_0\ => \dout_reg[58]\,
      \dout_reg[59]_0\ => \dout_reg[59]\,
      \dout_reg[5]_0\ => \dout_reg[5]\,
      \dout_reg[60]_0\ => \dout_reg[60]\,
      \dout_reg[61]_0\ => \dout_reg[61]\,
      \dout_reg[64]_0\(62 downto 0) => \dout_reg[64]\(62 downto 0),
      \dout_reg[64]_1\ => \dout_reg[64]_0\,
      \dout_reg[64]_2\ => \dout_reg[64]_1\,
      \dout_reg[64]_3\ => \raddr_reg_n_3_[0]\,
      \dout_reg[64]_4\ => \raddr_reg_n_3_[1]\,
      \dout_reg[6]_0\ => \dout_reg[6]\,
      \dout_reg[7]_0\ => \dout_reg[7]\,
      \dout_reg[8]_0\ => \dout_reg[8]\,
      \dout_reg[9]_0\ => \dout_reg[9]\,
      full_n_reg => full_n_reg_4,
      full_n_reg_0 => full_n_reg_5,
      gmem_addr_1_reg_476(61 downto 0) => gmem_addr_1_reg_476(61 downto 0),
      gmem_addr_2_reg_482(61 downto 0) => gmem_addr_2_reg_482(61 downto 0),
      gmem_addr_reg_470(61 downto 0) => gmem_addr_reg_470(61 downto 0),
      pop => pop,
      push => push,
      rreq_valid => rreq_valid,
      tmp_valid_reg => tmp_valid_reg
    );
\dout_vld_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => rreq_valid,
      I1 => ARREADY_Dummy,
      I2 => tmp_valid_reg,
      I3 => empty_n_reg_n_3,
      O => \dout_vld_i_1__0_n_3\
    );
dout_vld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00B8B8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY,
      I1 => ready_for_outstanding_reg,
      I2 => dout_vld_i_4_n_3,
      I3 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY,
      I4 => \^ap_cs_fsm_reg[21]\,
      I5 => ready_for_outstanding_reg_0,
      O => \^gmem_rready\
    );
dout_vld_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B000B0000000"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ram_reg,
      I3 => ap_enable_reg_pp0_iter8,
      I4 => Q(0),
      I5 => Q(1),
      O => dout_vld_i_4_n_3
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__0_n_3\,
      Q => rreq_valid,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FFEF00"
    )
        port map (
      I0 => empty_n_i_2_n_3,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[2]\,
      I1 => \mOutPtr_reg_n_3_[3]\,
      O => empty_n_i_2_n_3
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF55FFFD55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_i_2_n_3,
      I2 => empty_n_i_2_n_3,
      I3 => push,
      I4 => pop,
      I5 => \^full_n_reg_0\,
      O => \full_n_i_1__0_n_3\
    );
full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => full_n_i_2_n_3
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_3\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\gmem_addr_reg_262[61]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ram_reg,
      I3 => ap_enable_reg_pp0_iter8,
      O => full_n_reg_1
    );
\gmem_addr_reg_262[61]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ram_reg,
      I3 => ap_enable_reg_pp0_iter8_1,
      O => full_n_reg_2
    );
\gmem_addr_reg_262[61]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => ap_enable_reg_pp0_iter1_2,
      I2 => ram_reg,
      I3 => ap_enable_reg_pp0_iter8_3,
      O => full_n_reg_3
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__0_n_3\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A96AA9A9"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[2]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => pop,
      I4 => push,
      O => \mOutPtr[2]_i_1__0_n_3\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FFDF00"
    )
        port map (
      I0 => rreq_valid,
      I1 => ARREADY_Dummy,
      I2 => tmp_valid_reg,
      I3 => empty_n_reg_n_3,
      I4 => push,
      O => \mOutPtr[3]_i_1_n_3\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA96AAAAAA9AAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => pop,
      I5 => push,
      O => \mOutPtr[3]_i_2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_3\,
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_3\,
      D => \mOutPtr[1]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_3\,
      D => \mOutPtr[2]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_3\,
      D => \mOutPtr[3]_i_2_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999BBBB66624440"
    )
        port map (
      I0 => push,
      I1 => pop,
      I2 => \raddr_reg_n_3_[1]\,
      I3 => \raddr_reg_n_3_[2]\,
      I4 => empty_n_reg_n_3,
      I5 => \raddr_reg_n_3_[0]\,
      O => \raddr[0]_i_1_n_3\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF005FA0F00CFF00"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \raddr_reg_n_3_[2]\,
      I2 => \raddr_reg_n_3_[0]\,
      I3 => \raddr_reg_n_3_[1]\,
      I4 => pop,
      I5 => push,
      O => \raddr[1]_i_1_n_3\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC6CCCCCC0CCCC"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \raddr_reg_n_3_[2]\,
      I2 => \raddr_reg_n_3_[0]\,
      I3 => \raddr_reg_n_3_[1]\,
      I4 => pop,
      I5 => push,
      O => \raddr[2]_i_1_n_3\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[0]_i_1_n_3\,
      Q => \raddr_reg_n_3_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[1]_i_1_n_3\,
      Q => \raddr_reg_n_3_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[2]_i_1_n_3\,
      Q => \raddr_reg_n_3_[2]\,
      R => SR(0)
    );
ram_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A008A8A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      I1 => \^full_n_reg_0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg,
      I4 => ap_enable_reg_pp0_iter8,
      O => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A008A8A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      I1 => \^full_n_reg_0\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg,
      I4 => ap_enable_reg_pp0_iter8_1,
      O => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A008A8A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      I1 => \^full_n_reg_0\,
      I2 => ap_enable_reg_pp0_iter1_2,
      I3 => ram_reg,
      I4 => ap_enable_reg_pp0_iter8_3,
      O => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1
    );
ready_for_outstanding_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gmem_rready\,
      I1 => dout(0),
      O => ready_for_outstanding
    );
\tmp_addr[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rreq_valid,
      I1 => ARREADY_Dummy,
      I2 => tmp_valid_reg,
      O => dout_vld_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]_0\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_13_in : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RREADY_Dummy : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    \state[1]_i_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \state[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    fifo_rctl_ready : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \dout_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1\ : entity is "equalizer_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal burst_valid : STD_LOGIC;
  signal \dout_vld_i_1__2_n_3\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__2_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \full_n_i_1__2_n_3\ : STD_LOGIC;
  signal \full_n_i_2__2_n_3\ : STD_LOGIC;
  signal full_n_reg_n_3 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_2_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_3_n_3\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair97";
begin
  SR(0) <= \^sr\(0);
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl__parameterized0\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      burst_valid => burst_valid,
      din(0) => din(0),
      \dout_reg[0]_0\ => empty_n_reg_n_3,
      \dout_reg[0]_1\(0) => Q(0),
      \dout_reg[0]_2\(0) => \dout_reg[0]\(0),
      \dout_reg[0]_3\ => \dout_reg[0]_0\,
      \dout_reg[0]_4\ => full_n_reg_n_3,
      \dout_reg[0]_5\ => \dout_reg[0]_1\,
      \dout_reg[0]_6\ => \dout_reg[0]_2\,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      pop => pop,
      \sect_len_buf_reg[4]\ => \sect_len_buf_reg[4]\,
      \sect_len_buf_reg[7]\ => \sect_len_buf_reg[7]\,
      \sect_len_buf_reg[7]_0\ => \sect_len_buf_reg[7]_0\,
      \state[1]_i_2\(5 downto 0) => \state[1]_i_2\(5 downto 0),
      \state[1]_i_2_0\(5 downto 0) => \state[1]_i_2_0\(5 downto 0)
    );
\dout_vld_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => burst_valid,
      I1 => \dout_reg[0]\(0),
      I2 => RREADY_Dummy,
      I3 => Q(0),
      I4 => empty_n_reg_n_3,
      O => \dout_vld_i_1__2_n_3\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__2_n_3\,
      Q => burst_valid,
      R => \^sr\(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__2_n_3\,
      I1 => pop,
      I2 => full_n_reg_n_3,
      I3 => p_13_in,
      I4 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[2]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => \mOutPtr_reg_n_3_[4]\,
      O => \empty_n_i_2__2_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => \^sr\(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__2_n_3\,
      I2 => p_13_in,
      I3 => full_n_reg_n_3,
      I4 => pop,
      O => \full_n_i_1__2_n_3\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => \mOutPtr_reg_n_3_[3]\,
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \full_n_i_2__2_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_3\,
      Q => full_n_reg_n_3,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__2_n_3\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__1_n_3\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[2]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => p_12_in,
      O => \mOutPtr[2]_i_1__1_n_3\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => p_12_in,
      O => \mOutPtr[3]_i_1__0_n_3\
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFD500D500D500"
    )
        port map (
      I0 => burst_valid,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => Q(0),
      I3 => empty_n_reg_n_3,
      I4 => p_13_in,
      I5 => full_n_reg_n_3,
      O => \mOutPtr[4]_i_1__0_n_3\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[3]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[4]_i_2_n_3\
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808088888888"
    )
        port map (
      I0 => p_13_in,
      I1 => full_n_reg_n_3,
      I2 => burst_valid,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => Q(0),
      I5 => empty_n_reg_n_3,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_3\,
      D => \mOutPtr[0]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_3\,
      D => \mOutPtr[1]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_3\,
      D => \mOutPtr[2]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_3\,
      D => \mOutPtr[3]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_3\,
      D => \mOutPtr[4]_i_2_n_3\,
      Q => \mOutPtr_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1_n_3\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => p_12_in,
      I1 => empty_n_reg_n_3,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      O => \raddr[1]_i_1_n_3\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80EA15"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => empty_n_reg_n_3,
      I2 => p_12_in,
      I3 => raddr_reg(2),
      I4 => raddr_reg(1),
      O => \raddr[2]_i_1_n_3\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \raddr[3]_i_3_n_3\,
      I1 => raddr_reg(3),
      I2 => raddr_reg(2),
      I3 => raddr_reg(0),
      I4 => raddr_reg(1),
      I5 => p_8_in,
      O => \raddr[3]_i_1_n_3\
    );
\raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAA9A9A9"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(1),
      I2 => raddr_reg(0),
      I3 => empty_n_reg_n_3,
      I4 => p_12_in,
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2_n_3\
    );
\raddr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => Q(0),
      I2 => \mOutPtr_reg[0]_0\,
      I3 => burst_valid,
      I4 => full_n_reg_n_3,
      I5 => p_13_in,
      O => \raddr[3]_i_3_n_3\
    );
\raddr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D500D500D500"
    )
        port map (
      I0 => burst_valid,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => Q(0),
      I3 => empty_n_reg_n_3,
      I4 => p_13_in,
      I5 => full_n_reg_n_3,
      O => p_8_in
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_3\,
      D => \raddr[0]_i_1_n_3\,
      Q => raddr_reg(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_3\,
      D => \raddr[1]_i_1_n_3\,
      Q => raddr_reg(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_3\,
      D => \raddr[2]_i_1_n_3\,
      Q => raddr_reg(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_3\,
      D => \raddr[3]_i_2_n_3\,
      Q => raddr_reg(3),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized3\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmem_RREADY : in STD_LOGIC;
    push : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized3\ : entity is "equalizer_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized3\ is
  signal dout_vld_i_1_n_3 : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__0_n_3\ : STD_LOGIC;
  signal empty_n_i_3_n_3 : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal full_n_i_1_n_3 : STD_LOGIC;
  signal \full_n_i_2__0_n_3\ : STD_LOGIC;
  signal \full_n_i_3__0_n_3\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[5]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr[6]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[7]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[8]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr[8]_i_3_n_3\ : STD_LOGIC;
  signal \mOutPtr[8]_i_5_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[4]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[5]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[6]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[7]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[8]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_3\ : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_CS_fsm[29]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ap_CS_fsm[30]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of dout_vld_i_1 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mOutPtr[6]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mOutPtr[7]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \waddr[7]_i_2\ : label is "soft_lutpair206";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_mem: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_mem__parameterized0\
     port map (
      Q(4) => Q(7),
      Q(3) => Q(5),
      Q(2 downto 0) => Q(3 downto 1),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]\,
      \ap_CS_fsm_reg[19]\ => \ap_CS_fsm_reg[19]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(33 downto 0) => din(33 downto 0),
      dout(32 downto 0) => dout(32 downto 0),
      gmem_RREADY => gmem_RREADY,
      mem_reg_0 => \^dout_vld_reg_0\,
      mem_reg_1 => empty_n_reg_n_3,
      mem_reg_2(7) => \waddr_reg_n_3_[7]\,
      mem_reg_2(6) => \waddr_reg_n_3_[6]\,
      mem_reg_2(5) => \waddr_reg_n_3_[5]\,
      mem_reg_2(4) => \waddr_reg_n_3_[4]\,
      mem_reg_2(3) => \waddr_reg_n_3_[3]\,
      mem_reg_2(2) => \waddr_reg_n_3_[2]\,
      mem_reg_2(1) => \waddr_reg_n_3_[1]\,
      mem_reg_2(0) => \waddr_reg_n_3_[0]\,
      pop => pop,
      push => push,
      \raddr_reg_reg[2]_0\ => \raddr_reg_n_3_[2]\,
      \raddr_reg_reg[2]_1\ => \raddr_reg_n_3_[1]\,
      \raddr_reg_reg[2]_2\ => \raddr_reg_n_3_[0]\,
      \raddr_reg_reg[2]_3\ => \raddr_reg_n_3_[3]\,
      \raddr_reg_reg[4]_0\ => \raddr_reg_n_3_[4]\,
      \raddr_reg_reg[5]_0\ => \raddr_reg_n_3_[5]\,
      \raddr_reg_reg[6]_0\ => \raddr_reg_n_3_[7]\,
      \raddr_reg_reg[6]_1\ => \raddr_reg_n_3_[6]\,
      rnext(7 downto 0) => rnext(7 downto 0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^dout_vld_reg_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(4),
      I1 => \^dout_vld_reg_0\,
      I2 => Q(5),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => Q(5),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(6),
      I1 => \^dout_vld_reg_0\,
      I2 => Q(7),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => Q(7),
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^dout_vld_reg_0\,
      I2 => Q(1),
      O => ap_NS_fsm(0)
    );
dout_vld_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => gmem_RREADY,
      I2 => empty_n_reg_n_3,
      O => dout_vld_i_1_n_3
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_i_1_n_3,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__0_n_3\,
      I1 => pop,
      I2 => \mOutPtr_reg[0]_0\(0),
      I3 => \^full_n_reg_0\,
      I4 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[2]\,
      I2 => \mOutPtr_reg_n_3_[4]\,
      I3 => empty_n_i_3_n_3,
      O => \empty_n_i_2__0_n_3\
    );
empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[6]\,
      I1 => \mOutPtr_reg_n_3_[5]\,
      I2 => \mOutPtr_reg_n_3_[3]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => \mOutPtr_reg_n_3_[7]\,
      I5 => \mOutPtr_reg_n_3_[8]\,
      O => empty_n_i_3_n_3
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD5F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_3\,
      I2 => \^full_n_reg_0\,
      I3 => \mOutPtr_reg[0]_0\(0),
      I4 => pop,
      O => full_n_i_1_n_3
    );
\full_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[5]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \full_n_i_3__0_n_3\,
      O => \full_n_i_2__0_n_3\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[7]\,
      I1 => \mOutPtr_reg_n_3_[6]\,
      I2 => \mOutPtr_reg_n_3_[8]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      I5 => \mOutPtr_reg_n_3_[4]\,
      O => \full_n_i_3__0_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_3,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__0_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[2]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => mOutPtr18_out,
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => mOutPtr18_out,
      O => \mOutPtr[3]_i_1__2_n_3\
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[2]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      I5 => mOutPtr18_out,
      O => \mOutPtr[4]_i_1_n_3\
    );
\mOutPtr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[5]\,
      I1 => \mOutPtr[7]_i_2_n_3\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr[5]_i_2_n_3\,
      O => \mOutPtr[5]_i_1_n_3\
    );
\mOutPtr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[5]_i_2_n_3\
    );
\mOutPtr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55A9AAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[6]\,
      I1 => \mOutPtr[7]_i_2_n_3\,
      I2 => \mOutPtr_reg_n_3_[5]\,
      I3 => mOutPtr18_out,
      I4 => \mOutPtr[8]_i_5_n_3\,
      O => \mOutPtr[6]_i_1_n_3\
    );
\mOutPtr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878F0F07878F0C3"
    )
        port map (
      I0 => \mOutPtr[8]_i_5_n_3\,
      I1 => mOutPtr18_out,
      I2 => \mOutPtr_reg_n_3_[7]\,
      I3 => \mOutPtr_reg_n_3_[5]\,
      I4 => \mOutPtr_reg_n_3_[6]\,
      I5 => \mOutPtr[7]_i_2_n_3\,
      O => \mOutPtr[7]_i_1_n_3\
    );
\mOutPtr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[2]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[7]_i_2_n_3\
    );
\mOutPtr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => \mOutPtr_reg[0]_0\(0),
      O => \mOutPtr[8]_i_1_n_3\
    );
\mOutPtr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669AAA9AAA9AAA9A"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[8]\,
      I1 => \mOutPtr_reg_n_3_[7]\,
      I2 => \mOutPtr[8]_i_3_n_3\,
      I3 => mOutPtr18_out,
      I4 => \mOutPtr_reg_n_3_[6]\,
      I5 => \mOutPtr[8]_i_5_n_3\,
      O => \mOutPtr[8]_i_2_n_3\
    );
\mOutPtr[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mOutPtr[7]_i_2_n_3\,
      I1 => \mOutPtr_reg_n_3_[6]\,
      I2 => \mOutPtr_reg_n_3_[5]\,
      O => \mOutPtr[8]_i_3_n_3\
    );
\mOutPtr[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808888"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \mOutPtr_reg[0]_0\(0),
      I2 => \^dout_vld_reg_0\,
      I3 => gmem_RREADY,
      I4 => empty_n_reg_n_3,
      O => mOutPtr18_out
    );
\mOutPtr[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[5]\,
      I1 => \mOutPtr_reg_n_3_[3]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      I5 => \mOutPtr_reg_n_3_[4]\,
      O => \mOutPtr[8]_i_5_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[0]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[2]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[3]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[4]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[4]\,
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[5]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[5]\,
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[6]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[6]\,
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[7]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[7]\,
      R => SR(0)
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[8]_i_2_n_3\,
      Q => \mOutPtr_reg_n_3_[8]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => \raddr_reg_n_3_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_3_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_3_[2]\,
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_3_[3]\,
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_3_[4]\,
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_3_[5]\,
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_3_[6]\,
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_3_[7]\,
      R => SR(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \waddr[7]_i_2_n_3\,
      I1 => \waddr_reg_n_3_[0]\,
      I2 => \waddr_reg_n_3_[5]\,
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \waddr_reg_n_3_[7]\,
      I5 => \waddr_reg_n_3_[6]\,
      O => \waddr[0]_i_1_n_3\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \waddr[1]_i_2_n_3\,
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[1]\,
      I4 => \waddr_reg_n_3_[0]\,
      O => \waddr[1]_i_1_n_3\
    );
\waddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \waddr_reg_n_3_[5]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[7]\,
      I3 => \waddr_reg_n_3_[6]\,
      O => \waddr[1]_i_2_n_3\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[0]\,
      I2 => \waddr_reg_n_3_[1]\,
      I3 => \waddr_reg_n_3_[2]\,
      I4 => \waddr[3]_i_2_n_3\,
      O => \waddr[2]_i_1_n_3\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \waddr_reg_n_3_[1]\,
      I2 => \waddr_reg_n_3_[0]\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => \waddr[3]_i_2_n_3\,
      O => \waddr[3]_i_1_n_3\
    );
\waddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_3_[0]\,
      I1 => \waddr_reg_n_3_[5]\,
      I2 => \waddr_reg_n_3_[4]\,
      I3 => \waddr_reg_n_3_[7]\,
      I4 => \waddr_reg_n_3_[6]\,
      I5 => \waddr_reg_n_3_[1]\,
      O => \waddr[3]_i_2_n_3\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \waddr_reg_n_3_[7]\,
      I1 => \waddr_reg_n_3_[6]\,
      I2 => \waddr_reg_n_3_[5]\,
      I3 => \waddr[7]_i_2_n_3\,
      I4 => \waddr_reg_n_3_[0]\,
      I5 => \waddr_reg_n_3_[4]\,
      O => \waddr[4]_i_1_n_3\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \waddr[7]_i_2_n_3\,
      I1 => \waddr_reg_n_3_[7]\,
      I2 => \waddr_reg_n_3_[6]\,
      I3 => \waddr_reg_n_3_[0]\,
      I4 => \waddr_reg_n_3_[4]\,
      I5 => \waddr_reg_n_3_[5]\,
      O => \waddr[5]_i_1__0_n_3\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \waddr_reg_n_3_[7]\,
      I1 => \waddr_reg_n_3_[0]\,
      I2 => \waddr_reg_n_3_[6]\,
      I3 => \waddr[7]_i_2_n_3\,
      I4 => \waddr_reg_n_3_[5]\,
      I5 => \waddr_reg_n_3_[4]\,
      O => \waddr[6]_i_1_n_3\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \waddr_reg_n_3_[4]\,
      I1 => \waddr_reg_n_3_[5]\,
      I2 => \waddr[7]_i_2_n_3\,
      I3 => \waddr_reg_n_3_[6]\,
      I4 => \waddr_reg_n_3_[0]\,
      I5 => \waddr_reg_n_3_[7]\,
      O => \waddr[7]_i_1_n_3\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \waddr_reg_n_3_[1]\,
      O => \waddr[7]_i_2_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_3\,
      Q => \waddr_reg_n_3_[0]\,
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_3\,
      Q => \waddr_reg_n_3_[1]\,
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_3\,
      Q => \waddr_reg_n_3_[2]\,
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_3\,
      Q => \waddr_reg_n_3_[3]\,
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_3\,
      Q => \waddr_reg_n_3_[4]\,
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_3\,
      Q => \waddr_reg_n_3_[5]\,
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_3\,
      Q => \waddr_reg_n_3_[6]\,
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1_n_3\,
      Q => \waddr_reg_n_3_[7]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_write is
  port (
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_write is
begin
rs_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized1\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_load is
  port (
    full_n_reg : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    RREADY_Dummy : out STD_LOGIC;
    ARVALID_Dummy : out STD_LOGIC;
    RBURST_READY_Dummy : out STD_LOGIC;
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1 : out STD_LOGIC;
    full_n_reg_2 : out STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    full_n_reg_3 : out STD_LOGIC;
    full_n_reg_4 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8_1 : in STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8_3 : in STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY : in STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dout_reg[61]\ : in STD_LOGIC;
    \dout_reg[60]\ : in STD_LOGIC;
    \dout_reg[53]\ : in STD_LOGIC;
    \dout_reg[51]\ : in STD_LOGIC;
    \dout_reg[47]\ : in STD_LOGIC;
    \dout_reg[43]\ : in STD_LOGIC;
    \dout_reg[42]\ : in STD_LOGIC;
    \dout_reg[41]\ : in STD_LOGIC;
    \dout_reg[39]\ : in STD_LOGIC;
    \dout_reg[36]\ : in STD_LOGIC;
    \dout_reg[35]\ : in STD_LOGIC;
    \dout_reg[34]\ : in STD_LOGIC;
    \dout_reg[29]\ : in STD_LOGIC;
    \dout_reg[28]\ : in STD_LOGIC;
    \dout_reg[21]\ : in STD_LOGIC;
    \dout_reg[17]\ : in STD_LOGIC;
    \dout_reg[15]\ : in STD_LOGIC;
    \dout_reg[12]\ : in STD_LOGIC;
    \dout_reg[11]\ : in STD_LOGIC;
    \dout_reg[10]\ : in STD_LOGIC;
    \dout_reg[9]\ : in STD_LOGIC;
    \dout_reg[7]\ : in STD_LOGIC;
    \dout_reg[4]\ : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \dout_reg[1]\ : in STD_LOGIC;
    \dout_reg[2]\ : in STD_LOGIC;
    \dout_reg[3]\ : in STD_LOGIC;
    \dout_reg[5]\ : in STD_LOGIC;
    \dout_reg[6]\ : in STD_LOGIC;
    \dout_reg[8]\ : in STD_LOGIC;
    \dout_reg[13]\ : in STD_LOGIC;
    \dout_reg[14]\ : in STD_LOGIC;
    \dout_reg[16]\ : in STD_LOGIC;
    \dout_reg[18]\ : in STD_LOGIC;
    \dout_reg[19]\ : in STD_LOGIC;
    \dout_reg[20]\ : in STD_LOGIC;
    \dout_reg[22]\ : in STD_LOGIC;
    \dout_reg[23]\ : in STD_LOGIC;
    \dout_reg[24]\ : in STD_LOGIC;
    \dout_reg[25]\ : in STD_LOGIC;
    \dout_reg[26]\ : in STD_LOGIC;
    \dout_reg[27]\ : in STD_LOGIC;
    \dout_reg[30]\ : in STD_LOGIC;
    \dout_reg[31]\ : in STD_LOGIC;
    \dout_reg[32]\ : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC;
    \dout_reg[37]\ : in STD_LOGIC;
    \dout_reg[38]\ : in STD_LOGIC;
    \dout_reg[40]\ : in STD_LOGIC;
    \dout_reg[44]\ : in STD_LOGIC;
    \dout_reg[45]\ : in STD_LOGIC;
    \dout_reg[46]\ : in STD_LOGIC;
    \dout_reg[48]\ : in STD_LOGIC;
    \dout_reg[49]\ : in STD_LOGIC;
    \dout_reg[50]\ : in STD_LOGIC;
    \dout_reg[52]\ : in STD_LOGIC;
    \dout_reg[54]\ : in STD_LOGIC;
    \dout_reg[55]\ : in STD_LOGIC;
    \dout_reg[56]\ : in STD_LOGIC;
    \dout_reg[57]\ : in STD_LOGIC;
    \dout_reg[58]\ : in STD_LOGIC;
    \dout_reg[59]\ : in STD_LOGIC;
    gmem_addr_2_reg_482 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_addr_1_reg_476 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_addr_reg_470 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ARREADY_Dummy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[64]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_load;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_load is
  signal \^arvalid_dummy\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[11]\ : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal burst_ready : STD_LOGIC;
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_73 : STD_LOGIC;
  signal fifo_rreq_n_74 : STD_LOGIC;
  signal fifo_rreq_n_75 : STD_LOGIC;
  signal fifo_rreq_n_76 : STD_LOGIC;
  signal fifo_rreq_n_77 : STD_LOGIC;
  signal fifo_rreq_n_78 : STD_LOGIC;
  signal fifo_rreq_n_79 : STD_LOGIC;
  signal fifo_rreq_n_80 : STD_LOGIC;
  signal fifo_rreq_n_81 : STD_LOGIC;
  signal gmem_RREADY : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal ready_for_outstanding : STD_LOGIC;
  signal rreq_len : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal tmp_len0_carry_n_5 : STD_LOGIC;
  signal tmp_len0_carry_n_6 : STD_LOGIC;
  signal NLW_tmp_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  ARVALID_Dummy <= \^arvalid_dummy\;
  \ap_CS_fsm_reg[11]\ <= \^ap_cs_fsm_reg[11]\;
  dout_vld_reg <= \^dout_vld_reg\;
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized3\
     port map (
      Q(7 downto 6) => Q(14 downto 13),
      Q(5 downto 4) => Q(9 downto 8),
      Q(3 downto 0) => Q(6 downto 3),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[11]\ => \^ap_cs_fsm_reg[11]\,
      \ap_CS_fsm_reg[19]\ => buff_rdata_n_5,
      ap_NS_fsm(5 downto 0) => ap_NS_fsm(5 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(33 downto 0) => din(33 downto 0),
      dout(32) => burst_ready,
      dout(31 downto 0) => dout(31 downto 0),
      dout_vld_reg_0 => \^dout_vld_reg\,
      full_n_reg_0 => RREADY_Dummy,
      gmem_RREADY => gmem_RREADY,
      \mOutPtr_reg[0]_0\(0) => \mOutPtr_reg[0]\(0),
      push => push
    );
fifo_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      E(0) => E(0),
      Q(6 downto 4) => Q(12 downto 10),
      Q(3) => Q(7),
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => fifo_rreq_n_17,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[21]\ => \ap_CS_fsm_reg[21]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      ap_enable_reg_pp0_iter1_2 => ap_enable_reg_pp0_iter1_2,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_enable_reg_pp0_iter8_1 => ap_enable_reg_pp0_iter8_1,
      ap_enable_reg_pp0_iter8_3 => ap_enable_reg_pp0_iter8_3,
      ap_rst_n => ap_rst_n,
      dout(0) => burst_ready,
      \dout_reg[0]\ => \dout_reg[0]\,
      \dout_reg[10]\ => \dout_reg[10]\,
      \dout_reg[11]\ => \dout_reg[11]\,
      \dout_reg[12]\ => \dout_reg[12]\,
      \dout_reg[13]\ => \dout_reg[13]\,
      \dout_reg[14]\ => \dout_reg[14]\,
      \dout_reg[15]\ => \dout_reg[15]\,
      \dout_reg[16]\ => \dout_reg[16]\,
      \dout_reg[17]\ => \dout_reg[17]\,
      \dout_reg[18]\ => \dout_reg[18]\,
      \dout_reg[19]\ => \dout_reg[19]\,
      \dout_reg[1]\ => \dout_reg[1]\,
      \dout_reg[20]\ => \dout_reg[20]\,
      \dout_reg[21]\ => \dout_reg[21]\,
      \dout_reg[22]\ => \dout_reg[22]\,
      \dout_reg[23]\ => \dout_reg[23]\,
      \dout_reg[24]\ => \dout_reg[24]\,
      \dout_reg[25]\ => \dout_reg[25]\,
      \dout_reg[26]\ => \dout_reg[26]\,
      \dout_reg[27]\ => \dout_reg[27]\,
      \dout_reg[28]\ => \dout_reg[28]\,
      \dout_reg[29]\ => \dout_reg[29]\,
      \dout_reg[2]\ => \dout_reg[2]\,
      \dout_reg[30]\ => \dout_reg[30]\,
      \dout_reg[31]\ => \dout_reg[31]\,
      \dout_reg[32]\ => \dout_reg[32]\,
      \dout_reg[33]\ => \dout_reg[33]\,
      \dout_reg[34]\ => \dout_reg[34]\,
      \dout_reg[35]\ => \dout_reg[35]\,
      \dout_reg[36]\ => \dout_reg[36]\,
      \dout_reg[37]\ => \dout_reg[37]\,
      \dout_reg[38]\ => \dout_reg[38]\,
      \dout_reg[39]\ => \dout_reg[39]\,
      \dout_reg[3]\ => \dout_reg[3]\,
      \dout_reg[40]\ => \dout_reg[40]\,
      \dout_reg[41]\ => \dout_reg[41]\,
      \dout_reg[42]\ => \dout_reg[42]\,
      \dout_reg[43]\ => \dout_reg[43]\,
      \dout_reg[44]\ => \dout_reg[44]\,
      \dout_reg[45]\ => \dout_reg[45]\,
      \dout_reg[46]\ => \dout_reg[46]\,
      \dout_reg[47]\ => \dout_reg[47]\,
      \dout_reg[48]\ => \dout_reg[48]\,
      \dout_reg[49]\ => \dout_reg[49]\,
      \dout_reg[4]\ => \dout_reg[4]\,
      \dout_reg[50]\ => \dout_reg[50]\,
      \dout_reg[51]\ => \dout_reg[51]\,
      \dout_reg[52]\ => \dout_reg[52]\,
      \dout_reg[53]\ => \dout_reg[53]\,
      \dout_reg[54]\ => \dout_reg[54]\,
      \dout_reg[55]\ => \dout_reg[55]\,
      \dout_reg[56]\ => \dout_reg[56]\,
      \dout_reg[57]\ => \dout_reg[57]\,
      \dout_reg[58]\ => \dout_reg[58]\,
      \dout_reg[59]\ => \dout_reg[59]\,
      \dout_reg[5]\ => \dout_reg[5]\,
      \dout_reg[60]\ => \dout_reg[60]\,
      \dout_reg[61]\ => \dout_reg[61]\,
      \dout_reg[64]\(62) => rreq_len(0),
      \dout_reg[64]\(61) => fifo_rreq_n_19,
      \dout_reg[64]\(60) => fifo_rreq_n_20,
      \dout_reg[64]\(59) => fifo_rreq_n_21,
      \dout_reg[64]\(58) => fifo_rreq_n_22,
      \dout_reg[64]\(57) => fifo_rreq_n_23,
      \dout_reg[64]\(56) => fifo_rreq_n_24,
      \dout_reg[64]\(55) => fifo_rreq_n_25,
      \dout_reg[64]\(54) => fifo_rreq_n_26,
      \dout_reg[64]\(53) => fifo_rreq_n_27,
      \dout_reg[64]\(52) => fifo_rreq_n_28,
      \dout_reg[64]\(51) => fifo_rreq_n_29,
      \dout_reg[64]\(50) => fifo_rreq_n_30,
      \dout_reg[64]\(49) => fifo_rreq_n_31,
      \dout_reg[64]\(48) => fifo_rreq_n_32,
      \dout_reg[64]\(47) => fifo_rreq_n_33,
      \dout_reg[64]\(46) => fifo_rreq_n_34,
      \dout_reg[64]\(45) => fifo_rreq_n_35,
      \dout_reg[64]\(44) => fifo_rreq_n_36,
      \dout_reg[64]\(43) => fifo_rreq_n_37,
      \dout_reg[64]\(42) => fifo_rreq_n_38,
      \dout_reg[64]\(41) => fifo_rreq_n_39,
      \dout_reg[64]\(40) => fifo_rreq_n_40,
      \dout_reg[64]\(39) => fifo_rreq_n_41,
      \dout_reg[64]\(38) => fifo_rreq_n_42,
      \dout_reg[64]\(37) => fifo_rreq_n_43,
      \dout_reg[64]\(36) => fifo_rreq_n_44,
      \dout_reg[64]\(35) => fifo_rreq_n_45,
      \dout_reg[64]\(34) => fifo_rreq_n_46,
      \dout_reg[64]\(33) => fifo_rreq_n_47,
      \dout_reg[64]\(32) => fifo_rreq_n_48,
      \dout_reg[64]\(31) => fifo_rreq_n_49,
      \dout_reg[64]\(30) => fifo_rreq_n_50,
      \dout_reg[64]\(29) => fifo_rreq_n_51,
      \dout_reg[64]\(28) => fifo_rreq_n_52,
      \dout_reg[64]\(27) => fifo_rreq_n_53,
      \dout_reg[64]\(26) => fifo_rreq_n_54,
      \dout_reg[64]\(25) => fifo_rreq_n_55,
      \dout_reg[64]\(24) => fifo_rreq_n_56,
      \dout_reg[64]\(23) => fifo_rreq_n_57,
      \dout_reg[64]\(22) => fifo_rreq_n_58,
      \dout_reg[64]\(21) => fifo_rreq_n_59,
      \dout_reg[64]\(20) => fifo_rreq_n_60,
      \dout_reg[64]\(19) => fifo_rreq_n_61,
      \dout_reg[64]\(18) => fifo_rreq_n_62,
      \dout_reg[64]\(17) => fifo_rreq_n_63,
      \dout_reg[64]\(16) => fifo_rreq_n_64,
      \dout_reg[64]\(15) => fifo_rreq_n_65,
      \dout_reg[64]\(14) => fifo_rreq_n_66,
      \dout_reg[64]\(13) => fifo_rreq_n_67,
      \dout_reg[64]\(12) => fifo_rreq_n_68,
      \dout_reg[64]\(11) => fifo_rreq_n_69,
      \dout_reg[64]\(10) => fifo_rreq_n_70,
      \dout_reg[64]\(9) => fifo_rreq_n_71,
      \dout_reg[64]\(8) => fifo_rreq_n_72,
      \dout_reg[64]\(7) => fifo_rreq_n_73,
      \dout_reg[64]\(6) => fifo_rreq_n_74,
      \dout_reg[64]\(5) => fifo_rreq_n_75,
      \dout_reg[64]\(4) => fifo_rreq_n_76,
      \dout_reg[64]\(3) => fifo_rreq_n_77,
      \dout_reg[64]\(2) => fifo_rreq_n_78,
      \dout_reg[64]\(1) => fifo_rreq_n_79,
      \dout_reg[64]\(0) => fifo_rreq_n_80,
      \dout_reg[64]_0\ => fifo_rreq_n_81,
      \dout_reg[64]_1\ => \dout_reg[64]\,
      \dout_reg[6]\ => \dout_reg[6]\,
      \dout_reg[7]\ => \dout_reg[7]\,
      \dout_reg[8]\ => \dout_reg[8]\,
      \dout_reg[9]\ => \dout_reg[9]\,
      dout_vld_reg_0(0) => next_rreq,
      full_n_reg_0 => full_n_reg,
      full_n_reg_1 => full_n_reg_0,
      full_n_reg_2 => full_n_reg_1,
      full_n_reg_3 => full_n_reg_2,
      full_n_reg_4 => full_n_reg_3,
      full_n_reg_5 => full_n_reg_4,
      gmem_RREADY => gmem_RREADY,
      gmem_addr_1_reg_476(61 downto 0) => gmem_addr_1_reg_476(61 downto 0),
      gmem_addr_2_reg_482(61 downto 0) => gmem_addr_2_reg_482(61 downto 0),
      gmem_addr_reg_470(61 downto 0) => gmem_addr_reg_470(61 downto 0),
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1,
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY,
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1,
      ram_reg => \^dout_vld_reg\,
      ready_for_outstanding => ready_for_outstanding,
      ready_for_outstanding_reg => \^ap_cs_fsm_reg[11]\,
      ready_for_outstanding_reg_0 => buff_rdata_n_5,
      tmp_valid_reg => \^arvalid_dummy\
    );
ready_for_outstanding_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ready_for_outstanding,
      Q => RBURST_READY_Dummy,
      R => SR(0)
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_72,
      Q => D(8),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_71,
      Q => D(9),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_70,
      Q => D(10),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_69,
      Q => D(11),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_68,
      Q => D(12),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_67,
      Q => D(13),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_66,
      Q => D(14),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_65,
      Q => D(15),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_64,
      Q => D(16),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_63,
      Q => D(17),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_62,
      Q => D(18),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_61,
      Q => D(19),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_60,
      Q => D(20),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_59,
      Q => D(21),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_58,
      Q => D(22),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_57,
      Q => D(23),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_56,
      Q => D(24),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_55,
      Q => D(25),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_54,
      Q => D(26),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_53,
      Q => D(27),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_80,
      Q => D(0),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_52,
      Q => D(28),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_51,
      Q => D(29),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_50,
      Q => D(30),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_49,
      Q => D(31),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_48,
      Q => D(32),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_47,
      Q => D(33),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_46,
      Q => D(34),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_45,
      Q => D(35),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_44,
      Q => D(36),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_43,
      Q => D(37),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_79,
      Q => D(1),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_42,
      Q => D(38),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_41,
      Q => D(39),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_40,
      Q => D(40),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_39,
      Q => D(41),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_38,
      Q => D(42),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_37,
      Q => D(43),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_36,
      Q => D(44),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_35,
      Q => D(45),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_34,
      Q => D(46),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_33,
      Q => D(47),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_78,
      Q => D(2),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_32,
      Q => D(48),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_31,
      Q => D(49),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_30,
      Q => D(50),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_29,
      Q => D(51),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_28,
      Q => D(52),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_27,
      Q => D(53),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_26,
      Q => D(54),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_25,
      Q => D(55),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_24,
      Q => D(56),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_23,
      Q => D(57),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_77,
      Q => D(3),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_22,
      Q => D(58),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_21,
      Q => D(59),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_20,
      Q => D(60),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_19,
      Q => D(61),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_76,
      Q => D(4),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_75,
      Q => D(5),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_74,
      Q => D(6),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_73,
      Q => D(7),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_len0_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_len0_carry_n_5,
      CO(0) => tmp_len0_carry_n_6,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => rreq_len(0),
      DI(0) => '0',
      O(3) => NLW_tmp_len0_carry_O_UNCONNECTED(3),
      O(2) => tmp_len0(31),
      O(1) => tmp_len0(2),
      O(0) => NLW_tmp_len0_carry_O_UNCONNECTED(0),
      S(3 downto 2) => B"01",
      S(1) => fifo_rreq_n_17,
      S(0) => '1'
    );
\tmp_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(2),
      Q => D(62),
      R => SR(0)
    );
\tmp_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(31),
      Q => D(63),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_81,
      Q => \^arvalid_dummy\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_read is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ARREADY_Dummy : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    push : out STD_LOGIC;
    \data_p1_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    ARVALID_Dummy : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal araddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[63]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_3\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^data_p1_reg[32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \end_addr[13]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[13]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[13]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[13]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[17]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[17]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[17]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[17]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[21]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[21]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[21]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[21]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[25]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[25]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[25]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[25]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[29]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[29]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[29]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[29]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[33]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[33]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[5]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[5]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[5]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[5]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[9]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[9]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[9]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[9]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[10]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[11]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[2]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[3]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[4]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[5]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[6]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[7]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[8]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[9]\ : STD_LOGIC;
  signal fifo_burst_n_4 : STD_LOGIC;
  signal fifo_burst_n_5 : STD_LOGIC;
  signal fifo_burst_n_6 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_21 : STD_LOGIC;
  signal fifo_rctl_n_22 : STD_LOGIC;
  signal fifo_rctl_n_23 : STD_LOGIC;
  signal fifo_rctl_n_24 : STD_LOGIC;
  signal fifo_rctl_n_25 : STD_LOGIC;
  signal fifo_rctl_n_26 : STD_LOGIC;
  signal fifo_rctl_n_27 : STD_LOGIC;
  signal fifo_rctl_n_28 : STD_LOGIC;
  signal fifo_rctl_n_29 : STD_LOGIC;
  signal fifo_rctl_n_30 : STD_LOGIC;
  signal fifo_rctl_n_31 : STD_LOGIC;
  signal fifo_rctl_n_32 : STD_LOGIC;
  signal fifo_rctl_n_33 : STD_LOGIC;
  signal fifo_rctl_n_34 : STD_LOGIC;
  signal fifo_rctl_n_35 : STD_LOGIC;
  signal fifo_rctl_n_36 : STD_LOGIC;
  signal fifo_rctl_n_37 : STD_LOGIC;
  signal fifo_rctl_n_38 : STD_LOGIC;
  signal fifo_rctl_n_39 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_40 : STD_LOGIC;
  signal fifo_rctl_n_41 : STD_LOGIC;
  signal fifo_rctl_n_42 : STD_LOGIC;
  signal fifo_rctl_n_43 : STD_LOGIC;
  signal fifo_rctl_n_44 : STD_LOGIC;
  signal fifo_rctl_n_45 : STD_LOGIC;
  signal fifo_rctl_n_46 : STD_LOGIC;
  signal fifo_rctl_n_47 : STD_LOGIC;
  signal fifo_rctl_n_48 : STD_LOGIC;
  signal fifo_rctl_n_49 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_n_50 : STD_LOGIC;
  signal fifo_rctl_n_51 : STD_LOGIC;
  signal fifo_rctl_n_52 : STD_LOGIC;
  signal fifo_rctl_n_53 : STD_LOGIC;
  signal fifo_rctl_n_54 : STD_LOGIC;
  signal fifo_rctl_n_55 : STD_LOGIC;
  signal fifo_rctl_n_56 : STD_LOGIC;
  signal fifo_rctl_n_57 : STD_LOGIC;
  signal fifo_rctl_n_58 : STD_LOGIC;
  signal fifo_rctl_n_59 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_60 : STD_LOGIC;
  signal fifo_rctl_n_61 : STD_LOGIC;
  signal fifo_rctl_n_62 : STD_LOGIC;
  signal fifo_rctl_n_63 : STD_LOGIC;
  signal fifo_rctl_n_64 : STD_LOGIC;
  signal fifo_rctl_n_65 : STD_LOGIC;
  signal fifo_rctl_n_66 : STD_LOGIC;
  signal fifo_rctl_n_67 : STD_LOGIC;
  signal fifo_rctl_n_68 : STD_LOGIC;
  signal fifo_rctl_n_69 : STD_LOGIC;
  signal fifo_rctl_n_7 : STD_LOGIC;
  signal fifo_rctl_n_70 : STD_LOGIC;
  signal fifo_rctl_n_71 : STD_LOGIC;
  signal fifo_rctl_n_72 : STD_LOGIC;
  signal fifo_rctl_n_73 : STD_LOGIC;
  signal fifo_rctl_n_74 : STD_LOGIC;
  signal fifo_rctl_n_75 : STD_LOGIC;
  signal fifo_rctl_n_77 : STD_LOGIC;
  signal fifo_rctl_n_78 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_5\ : STD_LOGIC;
  signal \first_sect_carry__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_5\ : STD_LOGIC;
  signal \first_sect_carry__2_n_6\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_n_6\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_3 : STD_LOGIC;
  signal first_sect_carry_i_2_n_3 : STD_LOGIC;
  signal first_sect_carry_i_3_n_3 : STD_LOGIC;
  signal first_sect_carry_i_4_n_3 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf_reg_n_3 : STD_LOGIC;
  signal \last_sect_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_5\ : STD_LOGIC;
  signal \last_sect_carry__1_n_6\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_5\ : STD_LOGIC;
  signal \last_sect_carry__2_n_6\ : STD_LOGIC;
  signal \last_sect_carry__3_n_6\ : STD_LOGIC;
  signal last_sect_carry_i_1_n_3 : STD_LOGIC;
  signal last_sect_carry_i_2_n_3 : STD_LOGIC;
  signal last_sect_carry_i_3_n_3 : STD_LOGIC;
  signal last_sect_carry_i_4_n_3 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^push\ : STD_LOGIC;
  signal rreq_handling_reg_n_3 : STD_LOGIC;
  signal rreq_valid : STD_LOGIC;
  signal rs_rreq_n_100 : STD_LOGIC;
  signal rs_rreq_n_101 : STD_LOGIC;
  signal rs_rreq_n_102 : STD_LOGIC;
  signal rs_rreq_n_103 : STD_LOGIC;
  signal rs_rreq_n_104 : STD_LOGIC;
  signal rs_rreq_n_105 : STD_LOGIC;
  signal rs_rreq_n_106 : STD_LOGIC;
  signal rs_rreq_n_107 : STD_LOGIC;
  signal rs_rreq_n_108 : STD_LOGIC;
  signal rs_rreq_n_109 : STD_LOGIC;
  signal rs_rreq_n_11 : STD_LOGIC;
  signal rs_rreq_n_110 : STD_LOGIC;
  signal rs_rreq_n_111 : STD_LOGIC;
  signal rs_rreq_n_112 : STD_LOGIC;
  signal rs_rreq_n_113 : STD_LOGIC;
  signal rs_rreq_n_114 : STD_LOGIC;
  signal rs_rreq_n_115 : STD_LOGIC;
  signal rs_rreq_n_116 : STD_LOGIC;
  signal rs_rreq_n_117 : STD_LOGIC;
  signal rs_rreq_n_118 : STD_LOGIC;
  signal rs_rreq_n_119 : STD_LOGIC;
  signal rs_rreq_n_12 : STD_LOGIC;
  signal rs_rreq_n_120 : STD_LOGIC;
  signal rs_rreq_n_121 : STD_LOGIC;
  signal rs_rreq_n_122 : STD_LOGIC;
  signal rs_rreq_n_123 : STD_LOGIC;
  signal rs_rreq_n_124 : STD_LOGIC;
  signal rs_rreq_n_125 : STD_LOGIC;
  signal rs_rreq_n_126 : STD_LOGIC;
  signal rs_rreq_n_127 : STD_LOGIC;
  signal rs_rreq_n_128 : STD_LOGIC;
  signal rs_rreq_n_129 : STD_LOGIC;
  signal rs_rreq_n_13 : STD_LOGIC;
  signal rs_rreq_n_130 : STD_LOGIC;
  signal rs_rreq_n_131 : STD_LOGIC;
  signal rs_rreq_n_132 : STD_LOGIC;
  signal rs_rreq_n_133 : STD_LOGIC;
  signal rs_rreq_n_134 : STD_LOGIC;
  signal rs_rreq_n_135 : STD_LOGIC;
  signal rs_rreq_n_136 : STD_LOGIC;
  signal rs_rreq_n_14 : STD_LOGIC;
  signal rs_rreq_n_15 : STD_LOGIC;
  signal rs_rreq_n_16 : STD_LOGIC;
  signal rs_rreq_n_17 : STD_LOGIC;
  signal rs_rreq_n_18 : STD_LOGIC;
  signal rs_rreq_n_19 : STD_LOGIC;
  signal rs_rreq_n_20 : STD_LOGIC;
  signal rs_rreq_n_21 : STD_LOGIC;
  signal rs_rreq_n_22 : STD_LOGIC;
  signal rs_rreq_n_23 : STD_LOGIC;
  signal rs_rreq_n_24 : STD_LOGIC;
  signal rs_rreq_n_25 : STD_LOGIC;
  signal rs_rreq_n_26 : STD_LOGIC;
  signal rs_rreq_n_27 : STD_LOGIC;
  signal rs_rreq_n_28 : STD_LOGIC;
  signal rs_rreq_n_29 : STD_LOGIC;
  signal rs_rreq_n_30 : STD_LOGIC;
  signal rs_rreq_n_31 : STD_LOGIC;
  signal rs_rreq_n_32 : STD_LOGIC;
  signal rs_rreq_n_33 : STD_LOGIC;
  signal rs_rreq_n_34 : STD_LOGIC;
  signal rs_rreq_n_35 : STD_LOGIC;
  signal rs_rreq_n_36 : STD_LOGIC;
  signal rs_rreq_n_37 : STD_LOGIC;
  signal rs_rreq_n_38 : STD_LOGIC;
  signal rs_rreq_n_39 : STD_LOGIC;
  signal rs_rreq_n_4 : STD_LOGIC;
  signal rs_rreq_n_40 : STD_LOGIC;
  signal rs_rreq_n_41 : STD_LOGIC;
  signal rs_rreq_n_42 : STD_LOGIC;
  signal rs_rreq_n_43 : STD_LOGIC;
  signal rs_rreq_n_44 : STD_LOGIC;
  signal rs_rreq_n_45 : STD_LOGIC;
  signal rs_rreq_n_46 : STD_LOGIC;
  signal rs_rreq_n_47 : STD_LOGIC;
  signal rs_rreq_n_48 : STD_LOGIC;
  signal rs_rreq_n_49 : STD_LOGIC;
  signal rs_rreq_n_50 : STD_LOGIC;
  signal rs_rreq_n_51 : STD_LOGIC;
  signal rs_rreq_n_52 : STD_LOGIC;
  signal rs_rreq_n_53 : STD_LOGIC;
  signal rs_rreq_n_54 : STD_LOGIC;
  signal rs_rreq_n_55 : STD_LOGIC;
  signal rs_rreq_n_56 : STD_LOGIC;
  signal rs_rreq_n_57 : STD_LOGIC;
  signal rs_rreq_n_58 : STD_LOGIC;
  signal rs_rreq_n_59 : STD_LOGIC;
  signal rs_rreq_n_6 : STD_LOGIC;
  signal rs_rreq_n_60 : STD_LOGIC;
  signal rs_rreq_n_61 : STD_LOGIC;
  signal rs_rreq_n_62 : STD_LOGIC;
  signal rs_rreq_n_63 : STD_LOGIC;
  signal rs_rreq_n_64 : STD_LOGIC;
  signal rs_rreq_n_65 : STD_LOGIC;
  signal rs_rreq_n_66 : STD_LOGIC;
  signal rs_rreq_n_67 : STD_LOGIC;
  signal rs_rreq_n_68 : STD_LOGIC;
  signal rs_rreq_n_69 : STD_LOGIC;
  signal rs_rreq_n_7 : STD_LOGIC;
  signal rs_rreq_n_70 : STD_LOGIC;
  signal rs_rreq_n_71 : STD_LOGIC;
  signal rs_rreq_n_72 : STD_LOGIC;
  signal rs_rreq_n_73 : STD_LOGIC;
  signal rs_rreq_n_74 : STD_LOGIC;
  signal rs_rreq_n_75 : STD_LOGIC;
  signal rs_rreq_n_76 : STD_LOGIC;
  signal rs_rreq_n_77 : STD_LOGIC;
  signal rs_rreq_n_78 : STD_LOGIC;
  signal rs_rreq_n_79 : STD_LOGIC;
  signal rs_rreq_n_8 : STD_LOGIC;
  signal rs_rreq_n_80 : STD_LOGIC;
  signal rs_rreq_n_81 : STD_LOGIC;
  signal rs_rreq_n_82 : STD_LOGIC;
  signal rs_rreq_n_83 : STD_LOGIC;
  signal rs_rreq_n_84 : STD_LOGIC;
  signal rs_rreq_n_85 : STD_LOGIC;
  signal rs_rreq_n_86 : STD_LOGIC;
  signal rs_rreq_n_87 : STD_LOGIC;
  signal rs_rreq_n_88 : STD_LOGIC;
  signal rs_rreq_n_89 : STD_LOGIC;
  signal rs_rreq_n_9 : STD_LOGIC;
  signal rs_rreq_n_90 : STD_LOGIC;
  signal rs_rreq_n_91 : STD_LOGIC;
  signal rs_rreq_n_92 : STD_LOGIC;
  signal rs_rreq_n_93 : STD_LOGIC;
  signal rs_rreq_n_94 : STD_LOGIC;
  signal rs_rreq_n_95 : STD_LOGIC;
  signal rs_rreq_n_96 : STD_LOGIC;
  signal rs_rreq_n_97 : STD_LOGIC;
  signal rs_rreq_n_98 : STD_LOGIC;
  signal rs_rreq_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_6\ : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[9]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[9]\ : STD_LOGIC;
  signal \^state_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[32]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[33]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[34]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[35]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[36]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[37]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[38]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[39]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[40]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[41]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[42]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[43]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[44]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[45]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[46]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[47]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[48]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[49]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[50]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[51]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[52]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[53]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[54]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[55]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[56]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[57]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[58]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[59]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[60]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[61]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[62]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair190";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[32]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[36]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[40]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[44]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[48]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[52]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[56]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[60]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[63]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair196";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  SR(0) <= \^sr\(0);
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \data_p1_reg[32]\(32 downto 0) <= \^data_p1_reg[32]\(32 downto 0);
  m_axi_gmem_ARADDR(61 downto 0) <= \^m_axi_gmem_araddr\(61 downto 0);
  push <= \^push\;
  \state_reg[0]\(0) <= \^state_reg[0]\(0);
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => p_1_in(2),
      Q => beat_len(0),
      R => \^sr\(0)
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_9,
      Q => beat_len(9),
      R => \^sr\(0)
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_77,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[10]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[11]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[12]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[13]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[14]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[15]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[16]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[17]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[18]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[19]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[20]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[21]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[22]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[23]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[24]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[25]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[26]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[27]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[28]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[29]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[2]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[30]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[31]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[32]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(32),
      O => araddr_tmp(32)
    );
\could_multi_bursts.araddr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[33]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(33),
      O => araddr_tmp(33)
    );
\could_multi_bursts.araddr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[34]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(34),
      O => araddr_tmp(34)
    );
\could_multi_bursts.araddr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[35]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(35),
      O => araddr_tmp(35)
    );
\could_multi_bursts.araddr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[36]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(36),
      O => araddr_tmp(36)
    );
\could_multi_bursts.araddr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[37]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(37),
      O => araddr_tmp(37)
    );
\could_multi_bursts.araddr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[38]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(38),
      O => araddr_tmp(38)
    );
\could_multi_bursts.araddr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[39]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(39),
      O => araddr_tmp(39)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[3]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[40]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(40),
      O => araddr_tmp(40)
    );
\could_multi_bursts.araddr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[41]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(41),
      O => araddr_tmp(41)
    );
\could_multi_bursts.araddr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[42]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(42),
      O => araddr_tmp(42)
    );
\could_multi_bursts.araddr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[43]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(43),
      O => araddr_tmp(43)
    );
\could_multi_bursts.araddr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[44]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(44),
      O => araddr_tmp(44)
    );
\could_multi_bursts.araddr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[45]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(45),
      O => araddr_tmp(45)
    );
\could_multi_bursts.araddr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[46]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(46),
      O => araddr_tmp(46)
    );
\could_multi_bursts.araddr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[47]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(47),
      O => araddr_tmp(47)
    );
\could_multi_bursts.araddr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[48]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(48),
      O => araddr_tmp(48)
    );
\could_multi_bursts.araddr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[49]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(49),
      O => araddr_tmp(49)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[4]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(0),
      I1 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_3\
    );
\could_multi_bursts.araddr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[50]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(50),
      O => araddr_tmp(50)
    );
\could_multi_bursts.araddr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[51]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(51),
      O => araddr_tmp(51)
    );
\could_multi_bursts.araddr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[52]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(52),
      O => araddr_tmp(52)
    );
\could_multi_bursts.araddr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[53]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(53),
      O => araddr_tmp(53)
    );
\could_multi_bursts.araddr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[54]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(54),
      O => araddr_tmp(54)
    );
\could_multi_bursts.araddr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[55]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(55),
      O => araddr_tmp(55)
    );
\could_multi_bursts.araddr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[56]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(56),
      O => araddr_tmp(56)
    );
\could_multi_bursts.araddr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[57]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(57),
      O => araddr_tmp(57)
    );
\could_multi_bursts.araddr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[58]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(58),
      O => araddr_tmp(58)
    );
\could_multi_bursts.araddr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[59]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(59),
      O => araddr_tmp(59)
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[5]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[60]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(60),
      O => araddr_tmp(60)
    );
\could_multi_bursts.araddr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[61]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(61),
      O => araddr_tmp(61)
    );
\could_multi_bursts.araddr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[62]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(62),
      O => araddr_tmp(62)
    );
\could_multi_bursts.araddr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[63]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(63),
      O => araddr_tmp(63)
    );
\could_multi_bursts.araddr_buf[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => \could_multi_bursts.araddr_buf[63]_i_3_n_3\
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[6]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[7]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[8]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_3\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[9]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem_araddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem_araddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem_araddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem_araddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem_araddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem_araddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem_araddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem_araddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem_araddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem_araddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem_araddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem_araddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem_araddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem_araddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem_araddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem_araddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem_araddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem_araddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem_araddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem_araddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem_araddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem_araddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem_araddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(32),
      Q => \^m_axi_gmem_araddr\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \^m_axi_gmem_araddr\(30 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(33),
      Q => \^m_axi_gmem_araddr\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(34),
      Q => \^m_axi_gmem_araddr\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(35),
      Q => \^m_axi_gmem_araddr\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(36),
      Q => \^m_axi_gmem_araddr\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \^m_axi_gmem_araddr\(34 downto 31)
    );
\could_multi_bursts.araddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(37),
      Q => \^m_axi_gmem_araddr\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(38),
      Q => \^m_axi_gmem_araddr\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(39),
      Q => \^m_axi_gmem_araddr\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem_araddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(40),
      Q => \^m_axi_gmem_araddr\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \^m_axi_gmem_araddr\(38 downto 35)
    );
\could_multi_bursts.araddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(41),
      Q => \^m_axi_gmem_araddr\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(42),
      Q => \^m_axi_gmem_araddr\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(43),
      Q => \^m_axi_gmem_araddr\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(44),
      Q => \^m_axi_gmem_araddr\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \^m_axi_gmem_araddr\(42 downto 39)
    );
\could_multi_bursts.araddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(45),
      Q => \^m_axi_gmem_araddr\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(46),
      Q => \^m_axi_gmem_araddr\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(47),
      Q => \^m_axi_gmem_araddr\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(48),
      Q => \^m_axi_gmem_araddr\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \^m_axi_gmem_araddr\(46 downto 43)
    );
\could_multi_bursts.araddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(49),
      Q => \^m_axi_gmem_araddr\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem_araddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_3\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_3\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_3\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(50),
      Q => \^m_axi_gmem_araddr\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(51),
      Q => \^m_axi_gmem_araddr\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(52),
      Q => \^m_axi_gmem_araddr\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \^m_axi_gmem_araddr\(50 downto 47)
    );
\could_multi_bursts.araddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(53),
      Q => \^m_axi_gmem_araddr\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(54),
      Q => \^m_axi_gmem_araddr\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(55),
      Q => \^m_axi_gmem_araddr\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(56),
      Q => \^m_axi_gmem_araddr\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \^m_axi_gmem_araddr\(54 downto 51)
    );
\could_multi_bursts.araddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(57),
      Q => \^m_axi_gmem_araddr\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(58),
      Q => \^m_axi_gmem_araddr\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(59),
      Q => \^m_axi_gmem_araddr\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem_araddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(60),
      Q => \^m_axi_gmem_araddr\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \^m_axi_gmem_araddr\(58 downto 55)
    );
\could_multi_bursts.araddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(61),
      Q => \^m_axi_gmem_araddr\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(62),
      Q => \^m_axi_gmem_araddr\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(63),
      Q => \^m_axi_gmem_araddr\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem_araddr\(61 downto 59)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem_araddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem_araddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem_araddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_3\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem_araddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rctl_n_10,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rctl_n_11,
      Q => \^q\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rctl_n_12,
      Q => \^q\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rctl_n_14,
      Q => \^q\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_78,
      Q => \could_multi_bursts.sect_handling_reg_n_3\,
      R => \^sr\(0)
    );
\end_addr[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_61,
      I1 => rs_rreq_n_9,
      O => \end_addr[13]_i_2_n_3\
    );
\end_addr[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_62,
      I1 => rs_rreq_n_9,
      O => \end_addr[13]_i_3_n_3\
    );
\end_addr[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_63,
      I1 => rs_rreq_n_9,
      O => \end_addr[13]_i_4_n_3\
    );
\end_addr[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_64,
      I1 => rs_rreq_n_9,
      O => \end_addr[13]_i_5_n_3\
    );
\end_addr[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_57,
      I1 => rs_rreq_n_9,
      O => \end_addr[17]_i_2_n_3\
    );
\end_addr[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_58,
      I1 => rs_rreq_n_9,
      O => \end_addr[17]_i_3_n_3\
    );
\end_addr[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_59,
      I1 => rs_rreq_n_9,
      O => \end_addr[17]_i_4_n_3\
    );
\end_addr[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_60,
      I1 => rs_rreq_n_9,
      O => \end_addr[17]_i_5_n_3\
    );
\end_addr[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_53,
      I1 => rs_rreq_n_9,
      O => \end_addr[21]_i_2_n_3\
    );
\end_addr[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_54,
      I1 => rs_rreq_n_9,
      O => \end_addr[21]_i_3_n_3\
    );
\end_addr[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_55,
      I1 => rs_rreq_n_9,
      O => \end_addr[21]_i_4_n_3\
    );
\end_addr[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_56,
      I1 => rs_rreq_n_9,
      O => \end_addr[21]_i_5_n_3\
    );
\end_addr[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_49,
      I1 => rs_rreq_n_9,
      O => \end_addr[25]_i_2_n_3\
    );
\end_addr[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_50,
      I1 => rs_rreq_n_9,
      O => \end_addr[25]_i_3_n_3\
    );
\end_addr[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_51,
      I1 => rs_rreq_n_9,
      O => \end_addr[25]_i_4_n_3\
    );
\end_addr[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_52,
      I1 => rs_rreq_n_9,
      O => \end_addr[25]_i_5_n_3\
    );
\end_addr[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_45,
      I1 => rs_rreq_n_9,
      O => \end_addr[29]_i_2_n_3\
    );
\end_addr[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_46,
      I1 => rs_rreq_n_9,
      O => \end_addr[29]_i_3_n_3\
    );
\end_addr[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_47,
      I1 => rs_rreq_n_9,
      O => \end_addr[29]_i_4_n_3\
    );
\end_addr[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_48,
      I1 => rs_rreq_n_9,
      O => \end_addr[29]_i_5_n_3\
    );
\end_addr[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_43,
      I1 => rs_rreq_n_9,
      O => \end_addr[33]_i_2_n_3\
    );
\end_addr[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_44,
      I1 => rs_rreq_n_9,
      O => \end_addr[33]_i_3_n_3\
    );
\end_addr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_69,
      I1 => rs_rreq_n_9,
      O => \end_addr[5]_i_2_n_3\
    );
\end_addr[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_70,
      I1 => rs_rreq_n_9,
      O => \end_addr[5]_i_3_n_3\
    );
\end_addr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_71,
      I1 => rs_rreq_n_9,
      O => \end_addr[5]_i_4_n_3\
    );
\end_addr[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_72,
      I1 => p_1_in(2),
      O => \end_addr[5]_i_5_n_3\
    );
\end_addr[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_65,
      I1 => rs_rreq_n_9,
      O => \end_addr[9]_i_2_n_3\
    );
\end_addr[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_66,
      I1 => rs_rreq_n_9,
      O => \end_addr[9]_i_3_n_3\
    );
\end_addr[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_67,
      I1 => rs_rreq_n_9,
      O => \end_addr[9]_i_4_n_3\
    );
\end_addr[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_68,
      I1 => rs_rreq_n_9,
      O => \end_addr[9]_i_5_n_3\
    );
\end_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_127,
      Q => \end_addr_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\end_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_126,
      Q => \end_addr_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\end_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_125,
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_124,
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_123,
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_122,
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_121,
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_120,
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_119,
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_118,
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_117,
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_116,
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_115,
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_114,
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_113,
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_112,
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_111,
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_110,
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_109,
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_108,
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_135,
      Q => \end_addr_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\end_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_107,
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_106,
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_105,
      Q => p_0_in0_in(20),
      R => \^sr\(0)
    );
\end_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_104,
      Q => p_0_in0_in(21),
      R => \^sr\(0)
    );
\end_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_103,
      Q => p_0_in0_in(22),
      R => \^sr\(0)
    );
\end_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_102,
      Q => p_0_in0_in(23),
      R => \^sr\(0)
    );
\end_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_101,
      Q => p_0_in0_in(24),
      R => \^sr\(0)
    );
\end_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_100,
      Q => p_0_in0_in(25),
      R => \^sr\(0)
    );
\end_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_99,
      Q => p_0_in0_in(26),
      R => \^sr\(0)
    );
\end_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_98,
      Q => p_0_in0_in(27),
      R => \^sr\(0)
    );
\end_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_134,
      Q => \end_addr_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\end_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_97,
      Q => p_0_in0_in(28),
      R => \^sr\(0)
    );
\end_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_96,
      Q => p_0_in0_in(29),
      R => \^sr\(0)
    );
\end_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_95,
      Q => p_0_in0_in(30),
      R => \^sr\(0)
    );
\end_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_94,
      Q => p_0_in0_in(31),
      R => \^sr\(0)
    );
\end_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_93,
      Q => p_0_in0_in(32),
      R => \^sr\(0)
    );
\end_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_92,
      Q => p_0_in0_in(33),
      R => \^sr\(0)
    );
\end_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_91,
      Q => p_0_in0_in(34),
      R => \^sr\(0)
    );
\end_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_90,
      Q => p_0_in0_in(35),
      R => \^sr\(0)
    );
\end_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_89,
      Q => p_0_in0_in(36),
      R => \^sr\(0)
    );
\end_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_88,
      Q => p_0_in0_in(37),
      R => \^sr\(0)
    );
\end_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_133,
      Q => \end_addr_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\end_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_87,
      Q => p_0_in0_in(38),
      R => \^sr\(0)
    );
\end_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_86,
      Q => p_0_in0_in(39),
      R => \^sr\(0)
    );
\end_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_85,
      Q => p_0_in0_in(40),
      R => \^sr\(0)
    );
\end_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_84,
      Q => p_0_in0_in(41),
      R => \^sr\(0)
    );
\end_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_83,
      Q => p_0_in0_in(42),
      R => \^sr\(0)
    );
\end_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_82,
      Q => p_0_in0_in(43),
      R => \^sr\(0)
    );
\end_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_81,
      Q => p_0_in0_in(44),
      R => \^sr\(0)
    );
\end_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_80,
      Q => p_0_in0_in(45),
      R => \^sr\(0)
    );
\end_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_79,
      Q => p_0_in0_in(46),
      R => \^sr\(0)
    );
\end_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_78,
      Q => p_0_in0_in(47),
      R => \^sr\(0)
    );
\end_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_132,
      Q => \end_addr_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\end_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_77,
      Q => p_0_in0_in(48),
      R => \^sr\(0)
    );
\end_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_76,
      Q => p_0_in0_in(49),
      R => \^sr\(0)
    );
\end_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_75,
      Q => p_0_in0_in(50),
      R => \^sr\(0)
    );
\end_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_74,
      Q => p_0_in0_in(51),
      R => \^sr\(0)
    );
\end_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_131,
      Q => \end_addr_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\end_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_130,
      Q => \end_addr_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\end_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_129,
      Q => \end_addr_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\end_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_128,
      Q => \end_addr_reg_n_3_[9]\,
      R => \^sr\(0)
    );
fifo_burst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1\
     port map (
      Q(0) => \^data_p1_reg[32]\(32),
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(0) => din(0),
      \dout_reg[0]\(0) => \^state_reg[0]\(0),
      \dout_reg[0]_0\ => last_sect_buf_reg_n_3,
      \dout_reg[0]_1\ => \could_multi_bursts.sect_handling_reg_n_3\,
      \dout_reg[0]_2\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      fifo_rctl_ready => fifo_rctl_ready,
      \mOutPtr_reg[0]_0\ => \^push\,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      p_13_in => p_13_in,
      \sect_len_buf_reg[4]\ => fifo_burst_n_6,
      \sect_len_buf_reg[7]\ => fifo_burst_n_4,
      \sect_len_buf_reg[7]_0\ => fifo_burst_n_5,
      \state[1]_i_2\(5) => \sect_len_buf_reg_n_3_[9]\,
      \state[1]_i_2\(4) => \sect_len_buf_reg_n_3_[8]\,
      \state[1]_i_2\(3) => \sect_len_buf_reg_n_3_[7]\,
      \state[1]_i_2\(2) => \sect_len_buf_reg_n_3_[6]\,
      \state[1]_i_2\(1) => \sect_len_buf_reg_n_3_[5]\,
      \state[1]_i_2\(0) => \sect_len_buf_reg_n_3_[4]\,
      \state[1]_i_2_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0)
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1_14\
     port map (
      CO(0) => last_sect,
      D(50) => fifo_rctl_n_25,
      D(49) => fifo_rctl_n_26,
      D(48) => fifo_rctl_n_27,
      D(47) => fifo_rctl_n_28,
      D(46) => fifo_rctl_n_29,
      D(45) => fifo_rctl_n_30,
      D(44) => fifo_rctl_n_31,
      D(43) => fifo_rctl_n_32,
      D(42) => fifo_rctl_n_33,
      D(41) => fifo_rctl_n_34,
      D(40) => fifo_rctl_n_35,
      D(39) => fifo_rctl_n_36,
      D(38) => fifo_rctl_n_37,
      D(37) => fifo_rctl_n_38,
      D(36) => fifo_rctl_n_39,
      D(35) => fifo_rctl_n_40,
      D(34) => fifo_rctl_n_41,
      D(33) => fifo_rctl_n_42,
      D(32) => fifo_rctl_n_43,
      D(31) => fifo_rctl_n_44,
      D(30) => fifo_rctl_n_45,
      D(29) => fifo_rctl_n_46,
      D(28) => fifo_rctl_n_47,
      D(27) => fifo_rctl_n_48,
      D(26) => fifo_rctl_n_49,
      D(25) => fifo_rctl_n_50,
      D(24) => fifo_rctl_n_51,
      D(23) => fifo_rctl_n_52,
      D(22) => fifo_rctl_n_53,
      D(21) => fifo_rctl_n_54,
      D(20) => fifo_rctl_n_55,
      D(19) => fifo_rctl_n_56,
      D(18) => fifo_rctl_n_57,
      D(17) => fifo_rctl_n_58,
      D(16) => fifo_rctl_n_59,
      D(15) => fifo_rctl_n_60,
      D(14) => fifo_rctl_n_61,
      D(13) => fifo_rctl_n_62,
      D(12) => fifo_rctl_n_63,
      D(11) => fifo_rctl_n_64,
      D(10) => fifo_rctl_n_65,
      D(9) => fifo_rctl_n_66,
      D(8) => fifo_rctl_n_67,
      D(7) => fifo_rctl_n_68,
      D(6) => fifo_rctl_n_69,
      D(5) => fifo_rctl_n_70,
      D(4) => fifo_rctl_n_71,
      D(3) => fifo_rctl_n_72,
      D(2) => fifo_rctl_n_73,
      D(1) => fifo_rctl_n_74,
      D(0) => fifo_rctl_n_75,
      E(0) => p_14_in,
      Q(0) => rreq_valid,
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_rctl_n_4,
      ap_rst_n_1(0) => fifo_rctl_n_7,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \could_multi_bursts.sect_handling_reg_n_3\,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.arlen_buf_reg[3]\(3) => \sect_len_buf_reg_n_3_[3]\,
      \could_multi_bursts.arlen_buf_reg[3]\(2) => \sect_len_buf_reg_n_3_[2]\,
      \could_multi_bursts.arlen_buf_reg[3]\(1) => \sect_len_buf_reg_n_3_[1]\,
      \could_multi_bursts.arlen_buf_reg[3]\(0) => \sect_len_buf_reg_n_3_[0]\,
      \could_multi_bursts.loop_cnt_reg[5]\ => fifo_burst_n_6,
      \could_multi_bursts.loop_cnt_reg[5]_0\ => fifo_burst_n_5,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_5,
      \could_multi_bursts.sect_handling_reg_0\ => fifo_rctl_n_9,
      \could_multi_bursts.sect_handling_reg_1\ => rreq_handling_reg_n_3,
      \could_multi_bursts.sect_handling_reg_2\ => fifo_burst_n_4,
      fifo_rctl_ready => fifo_rctl_ready,
      full_n_reg_0 => fifo_rctl_n_10,
      full_n_reg_1 => fifo_rctl_n_11,
      full_n_reg_2 => fifo_rctl_n_12,
      full_n_reg_3 => fifo_rctl_n_13,
      full_n_reg_4 => fifo_rctl_n_14,
      full_n_reg_5 => fifo_rctl_n_77,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      p_13_in => p_13_in,
      rreq_handling_reg => fifo_rctl_n_6,
      rreq_handling_reg_0 => fifo_rctl_n_78,
      \sect_addr_buf_reg[2]\(0) => first_sect,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_cnt_reg[51]\(50) => rs_rreq_n_11,
      \sect_cnt_reg[51]\(49) => rs_rreq_n_12,
      \sect_cnt_reg[51]\(48) => rs_rreq_n_13,
      \sect_cnt_reg[51]\(47) => rs_rreq_n_14,
      \sect_cnt_reg[51]\(46) => rs_rreq_n_15,
      \sect_cnt_reg[51]\(45) => rs_rreq_n_16,
      \sect_cnt_reg[51]\(44) => rs_rreq_n_17,
      \sect_cnt_reg[51]\(43) => rs_rreq_n_18,
      \sect_cnt_reg[51]\(42) => rs_rreq_n_19,
      \sect_cnt_reg[51]\(41) => rs_rreq_n_20,
      \sect_cnt_reg[51]\(40) => rs_rreq_n_21,
      \sect_cnt_reg[51]\(39) => rs_rreq_n_22,
      \sect_cnt_reg[51]\(38) => rs_rreq_n_23,
      \sect_cnt_reg[51]\(37) => rs_rreq_n_24,
      \sect_cnt_reg[51]\(36) => rs_rreq_n_25,
      \sect_cnt_reg[51]\(35) => rs_rreq_n_26,
      \sect_cnt_reg[51]\(34) => rs_rreq_n_27,
      \sect_cnt_reg[51]\(33) => rs_rreq_n_28,
      \sect_cnt_reg[51]\(32) => rs_rreq_n_29,
      \sect_cnt_reg[51]\(31) => rs_rreq_n_30,
      \sect_cnt_reg[51]\(30) => rs_rreq_n_31,
      \sect_cnt_reg[51]\(29) => rs_rreq_n_32,
      \sect_cnt_reg[51]\(28) => rs_rreq_n_33,
      \sect_cnt_reg[51]\(27) => rs_rreq_n_34,
      \sect_cnt_reg[51]\(26) => rs_rreq_n_35,
      \sect_cnt_reg[51]\(25) => rs_rreq_n_36,
      \sect_cnt_reg[51]\(24) => rs_rreq_n_37,
      \sect_cnt_reg[51]\(23) => rs_rreq_n_38,
      \sect_cnt_reg[51]\(22) => rs_rreq_n_39,
      \sect_cnt_reg[51]\(21) => rs_rreq_n_40,
      \sect_cnt_reg[51]\(20) => rs_rreq_n_41,
      \sect_cnt_reg[51]\(19) => rs_rreq_n_42,
      \sect_cnt_reg[51]\(18) => rs_rreq_n_43,
      \sect_cnt_reg[51]\(17) => rs_rreq_n_44,
      \sect_cnt_reg[51]\(16) => rs_rreq_n_45,
      \sect_cnt_reg[51]\(15) => rs_rreq_n_46,
      \sect_cnt_reg[51]\(14) => rs_rreq_n_47,
      \sect_cnt_reg[51]\(13) => rs_rreq_n_48,
      \sect_cnt_reg[51]\(12) => rs_rreq_n_49,
      \sect_cnt_reg[51]\(11) => rs_rreq_n_50,
      \sect_cnt_reg[51]\(10) => rs_rreq_n_51,
      \sect_cnt_reg[51]\(9) => rs_rreq_n_52,
      \sect_cnt_reg[51]\(8) => rs_rreq_n_53,
      \sect_cnt_reg[51]\(7) => rs_rreq_n_54,
      \sect_cnt_reg[51]\(6) => rs_rreq_n_55,
      \sect_cnt_reg[51]\(5) => rs_rreq_n_56,
      \sect_cnt_reg[51]\(4) => rs_rreq_n_57,
      \sect_cnt_reg[51]\(3) => rs_rreq_n_58,
      \sect_cnt_reg[51]\(2) => rs_rreq_n_59,
      \sect_cnt_reg[51]\(1) => rs_rreq_n_60,
      \sect_cnt_reg[51]\(0) => rs_rreq_n_61,
      \sect_len_buf_reg[1]\(1) => beat_len(9),
      \sect_len_buf_reg[1]\(0) => beat_len(0),
      \sect_len_buf_reg[9]\(9) => \start_addr_reg_n_3_[11]\,
      \sect_len_buf_reg[9]\(8) => \start_addr_reg_n_3_[10]\,
      \sect_len_buf_reg[9]\(7) => \start_addr_reg_n_3_[9]\,
      \sect_len_buf_reg[9]\(6) => \start_addr_reg_n_3_[8]\,
      \sect_len_buf_reg[9]\(5) => \start_addr_reg_n_3_[7]\,
      \sect_len_buf_reg[9]\(4) => \start_addr_reg_n_3_[6]\,
      \sect_len_buf_reg[9]\(3) => \start_addr_reg_n_3_[5]\,
      \sect_len_buf_reg[9]\(2) => \start_addr_reg_n_3_[4]\,
      \sect_len_buf_reg[9]\(1) => \start_addr_reg_n_3_[3]\,
      \sect_len_buf_reg[9]\(0) => \start_addr_reg_n_3_[2]\,
      \sect_len_buf_reg[9]_0\(9) => \end_addr_reg_n_3_[11]\,
      \sect_len_buf_reg[9]_0\(8) => \end_addr_reg_n_3_[10]\,
      \sect_len_buf_reg[9]_0\(7) => \end_addr_reg_n_3_[9]\,
      \sect_len_buf_reg[9]_0\(6) => \end_addr_reg_n_3_[8]\,
      \sect_len_buf_reg[9]_0\(5) => \end_addr_reg_n_3_[7]\,
      \sect_len_buf_reg[9]_0\(4) => \end_addr_reg_n_3_[6]\,
      \sect_len_buf_reg[9]_0\(3) => \end_addr_reg_n_3_[5]\,
      \sect_len_buf_reg[9]_0\(2) => \end_addr_reg_n_3_[4]\,
      \sect_len_buf_reg[9]_0\(1) => \end_addr_reg_n_3_[3]\,
      \sect_len_buf_reg[9]_0\(0) => \end_addr_reg_n_3_[2]\,
      \start_addr_reg[10]\ => fifo_rctl_n_23,
      \start_addr_reg[11]\ => fifo_rctl_n_24,
      \start_addr_reg[2]\ => fifo_rctl_n_15,
      \start_addr_reg[3]\ => fifo_rctl_n_16,
      \start_addr_reg[4]\ => fifo_rctl_n_17,
      \start_addr_reg[5]\ => fifo_rctl_n_18,
      \start_addr_reg[6]\ => fifo_rctl_n_19,
      \start_addr_reg[7]\ => fifo_rctl_n_20,
      \start_addr_reg[8]\ => fifo_rctl_n_21,
      \start_addr_reg[9]\ => fifo_rctl_n_22
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_3,
      CO(2) => first_sect_carry_n_4,
      CO(1) => first_sect_carry_n_5,
      CO(0) => first_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_3,
      S(2) => first_sect_carry_i_2_n_3,
      S(1) => first_sect_carry_i_3_n_3,
      S(0) => first_sect_carry_i_4_n_3
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_3,
      CO(3) => \first_sect_carry__0_n_3\,
      CO(2) => \first_sect_carry__0_n_4\,
      CO(1) => \first_sect_carry__0_n_5\,
      CO(0) => \first_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1_n_3\,
      S(2) => \first_sect_carry__0_i_2_n_3\,
      S(1) => \first_sect_carry__0_i_3_n_3\,
      S(0) => \first_sect_carry__0_i_4_n_3\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(23),
      I1 => \sect_cnt_reg_n_3_[23]\,
      I2 => \sect_cnt_reg_n_3_[21]\,
      I3 => p_0_in_0(21),
      I4 => \sect_cnt_reg_n_3_[22]\,
      I5 => p_0_in_0(22),
      O => \first_sect_carry__0_i_1_n_3\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[20]\,
      I1 => p_0_in_0(20),
      I2 => \sect_cnt_reg_n_3_[18]\,
      I3 => p_0_in_0(18),
      I4 => p_0_in_0(19),
      I5 => \sect_cnt_reg_n_3_[19]\,
      O => \first_sect_carry__0_i_2_n_3\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => p_0_in_0(16),
      I2 => \sect_cnt_reg_n_3_[15]\,
      I3 => p_0_in_0(15),
      I4 => p_0_in_0(17),
      I5 => \sect_cnt_reg_n_3_[17]\,
      O => \first_sect_carry__0_i_3_n_3\
    );
\first_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[12]\,
      I1 => p_0_in_0(12),
      I2 => \sect_cnt_reg_n_3_[13]\,
      I3 => p_0_in_0(13),
      I4 => p_0_in_0(14),
      I5 => \sect_cnt_reg_n_3_[14]\,
      O => \first_sect_carry__0_i_4_n_3\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_3\,
      CO(3) => \first_sect_carry__1_n_3\,
      CO(2) => \first_sect_carry__1_n_4\,
      CO(1) => \first_sect_carry__1_n_5\,
      CO(0) => \first_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1_n_3\,
      S(2) => \first_sect_carry__1_i_2_n_3\,
      S(1) => \first_sect_carry__1_i_3_n_3\,
      S(0) => \first_sect_carry__1_i_4_n_3\
    );
\first_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(34),
      I1 => \sect_cnt_reg_n_3_[34]\,
      I2 => \sect_cnt_reg_n_3_[35]\,
      I3 => p_0_in_0(35),
      I4 => \sect_cnt_reg_n_3_[33]\,
      I5 => p_0_in_0(33),
      O => \first_sect_carry__1_i_1_n_3\
    );
\first_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(32),
      I1 => \sect_cnt_reg_n_3_[32]\,
      I2 => \sect_cnt_reg_n_3_[30]\,
      I3 => p_0_in_0(30),
      I4 => \sect_cnt_reg_n_3_[31]\,
      I5 => p_0_in_0(31),
      O => \first_sect_carry__1_i_2_n_3\
    );
\first_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(29),
      I1 => \sect_cnt_reg_n_3_[29]\,
      I2 => \sect_cnt_reg_n_3_[27]\,
      I3 => p_0_in_0(27),
      I4 => \sect_cnt_reg_n_3_[28]\,
      I5 => p_0_in_0(28),
      O => \first_sect_carry__1_i_3_n_3\
    );
\first_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(26),
      I1 => \sect_cnt_reg_n_3_[26]\,
      I2 => \sect_cnt_reg_n_3_[24]\,
      I3 => p_0_in_0(24),
      I4 => \sect_cnt_reg_n_3_[25]\,
      I5 => p_0_in_0(25),
      O => \first_sect_carry__1_i_4_n_3\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_3\,
      CO(3) => \first_sect_carry__2_n_3\,
      CO(2) => \first_sect_carry__2_n_4\,
      CO(1) => \first_sect_carry__2_n_5\,
      CO(0) => \first_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1_n_3\,
      S(2) => \first_sect_carry__2_i_2_n_3\,
      S(1) => \first_sect_carry__2_i_3_n_3\,
      S(0) => \first_sect_carry__2_i_4_n_3\
    );
\first_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[45]\,
      I1 => p_0_in_0(45),
      I2 => \sect_cnt_reg_n_3_[46]\,
      I3 => p_0_in_0(46),
      I4 => p_0_in_0(47),
      I5 => \sect_cnt_reg_n_3_[47]\,
      O => \first_sect_carry__2_i_1_n_3\
    );
\first_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[42]\,
      I1 => p_0_in_0(42),
      I2 => \sect_cnt_reg_n_3_[43]\,
      I3 => p_0_in_0(43),
      I4 => p_0_in_0(44),
      I5 => \sect_cnt_reg_n_3_[44]\,
      O => \first_sect_carry__2_i_2_n_3\
    );
\first_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(41),
      I1 => \sect_cnt_reg_n_3_[41]\,
      I2 => \sect_cnt_reg_n_3_[39]\,
      I3 => p_0_in_0(39),
      I4 => \sect_cnt_reg_n_3_[40]\,
      I5 => p_0_in_0(40),
      O => \first_sect_carry__2_i_3_n_3\
    );
\first_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(38),
      I1 => \sect_cnt_reg_n_3_[38]\,
      I2 => \sect_cnt_reg_n_3_[36]\,
      I3 => p_0_in_0(36),
      I4 => \sect_cnt_reg_n_3_[37]\,
      I5 => p_0_in_0(37),
      O => \first_sect_carry__2_i_4_n_3\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1_n_3\,
      S(0) => \first_sect_carry__3_i_2_n_3\
    );
\first_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in_0(51),
      I1 => \sect_cnt_reg_n_3_[51]\,
      O => \first_sect_carry__3_i_1_n_3\
    );
\first_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(50),
      I1 => \sect_cnt_reg_n_3_[50]\,
      I2 => \sect_cnt_reg_n_3_[48]\,
      I3 => p_0_in_0(48),
      I4 => \sect_cnt_reg_n_3_[49]\,
      I5 => p_0_in_0(49),
      O => \first_sect_carry__3_i_2_n_3\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[9]\,
      I1 => p_0_in_0(9),
      I2 => \sect_cnt_reg_n_3_[10]\,
      I3 => p_0_in_0(10),
      I4 => p_0_in_0(11),
      I5 => \sect_cnt_reg_n_3_[11]\,
      O => first_sect_carry_i_1_n_3
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => \sect_cnt_reg_n_3_[8]\,
      I2 => \sect_cnt_reg_n_3_[6]\,
      I3 => p_0_in_0(6),
      I4 => \sect_cnt_reg_n_3_[7]\,
      I5 => p_0_in_0(7),
      O => first_sect_carry_i_2_n_3
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => \sect_cnt_reg_n_3_[5]\,
      I2 => \sect_cnt_reg_n_3_[3]\,
      I3 => p_0_in_0(3),
      I4 => \sect_cnt_reg_n_3_[4]\,
      I5 => p_0_in_0(4),
      O => first_sect_carry_i_3_n_3
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => \sect_cnt_reg_n_3_[2]\,
      I2 => \sect_cnt_reg_n_3_[0]\,
      I3 => p_0_in_0(0),
      I4 => \sect_cnt_reg_n_3_[1]\,
      I5 => p_0_in_0(1),
      O => first_sect_carry_i_4_n_3
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => last_sect,
      Q => last_sect_buf_reg_n_3,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_3,
      CO(2) => last_sect_carry_n_4,
      CO(1) => last_sect_carry_n_5,
      CO(0) => last_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => last_sect_carry_i_1_n_3,
      S(2) => last_sect_carry_i_2_n_3,
      S(1) => last_sect_carry_i_3_n_3,
      S(0) => last_sect_carry_i_4_n_3
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_3,
      CO(3) => \last_sect_carry__0_n_3\,
      CO(2) => \last_sect_carry__0_n_4\,
      CO(1) => \last_sect_carry__0_n_5\,
      CO(0) => \last_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1_n_3\,
      S(2) => \last_sect_carry__0_i_2_n_3\,
      S(1) => \last_sect_carry__0_i_3_n_3\,
      S(0) => \last_sect_carry__0_i_4_n_3\
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(23),
      I1 => \sect_cnt_reg_n_3_[23]\,
      I2 => \sect_cnt_reg_n_3_[21]\,
      I3 => p_0_in0_in(21),
      I4 => \sect_cnt_reg_n_3_[22]\,
      I5 => p_0_in0_in(22),
      O => \last_sect_carry__0_i_1_n_3\
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[18]\,
      I1 => p_0_in0_in(18),
      I2 => \sect_cnt_reg_n_3_[19]\,
      I3 => p_0_in0_in(19),
      I4 => p_0_in0_in(20),
      I5 => \sect_cnt_reg_n_3_[20]\,
      O => \last_sect_carry__0_i_2_n_3\
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[17]\,
      I1 => p_0_in0_in(17),
      I2 => \sect_cnt_reg_n_3_[15]\,
      I3 => p_0_in0_in(15),
      I4 => p_0_in0_in(16),
      I5 => \sect_cnt_reg_n_3_[16]\,
      O => \last_sect_carry__0_i_3_n_3\
    );
\last_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[14]\,
      I1 => p_0_in0_in(14),
      I2 => \sect_cnt_reg_n_3_[12]\,
      I3 => p_0_in0_in(12),
      I4 => p_0_in0_in(13),
      I5 => \sect_cnt_reg_n_3_[13]\,
      O => \last_sect_carry__0_i_4_n_3\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_3\,
      CO(3) => \last_sect_carry__1_n_3\,
      CO(2) => \last_sect_carry__1_n_4\,
      CO(1) => \last_sect_carry__1_n_5\,
      CO(0) => \last_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1_n_3\,
      S(2) => \last_sect_carry__1_i_2_n_3\,
      S(1) => \last_sect_carry__1_i_3_n_3\,
      S(0) => \last_sect_carry__1_i_4_n_3\
    );
\last_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(34),
      I1 => \sect_cnt_reg_n_3_[34]\,
      I2 => \sect_cnt_reg_n_3_[35]\,
      I3 => p_0_in0_in(35),
      I4 => \sect_cnt_reg_n_3_[33]\,
      I5 => p_0_in0_in(33),
      O => \last_sect_carry__1_i_1_n_3\
    );
\last_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(32),
      I1 => \sect_cnt_reg_n_3_[32]\,
      I2 => \sect_cnt_reg_n_3_[30]\,
      I3 => p_0_in0_in(30),
      I4 => \sect_cnt_reg_n_3_[31]\,
      I5 => p_0_in0_in(31),
      O => \last_sect_carry__1_i_2_n_3\
    );
\last_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(29),
      I1 => \sect_cnt_reg_n_3_[29]\,
      I2 => \sect_cnt_reg_n_3_[27]\,
      I3 => p_0_in0_in(27),
      I4 => \sect_cnt_reg_n_3_[28]\,
      I5 => p_0_in0_in(28),
      O => \last_sect_carry__1_i_3_n_3\
    );
\last_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(26),
      I1 => \sect_cnt_reg_n_3_[26]\,
      I2 => \sect_cnt_reg_n_3_[25]\,
      I3 => p_0_in0_in(25),
      I4 => \sect_cnt_reg_n_3_[24]\,
      I5 => p_0_in0_in(24),
      O => \last_sect_carry__1_i_4_n_3\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_3\,
      CO(3) => \last_sect_carry__2_n_3\,
      CO(2) => \last_sect_carry__2_n_4\,
      CO(1) => \last_sect_carry__2_n_5\,
      CO(0) => \last_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1_n_3\,
      S(2) => \last_sect_carry__2_i_2_n_3\,
      S(1) => \last_sect_carry__2_i_3_n_3\,
      S(0) => \last_sect_carry__2_i_4_n_3\
    );
\last_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[47]\,
      I1 => p_0_in0_in(47),
      I2 => \sect_cnt_reg_n_3_[45]\,
      I3 => p_0_in0_in(45),
      I4 => p_0_in0_in(46),
      I5 => \sect_cnt_reg_n_3_[46]\,
      O => \last_sect_carry__2_i_1_n_3\
    );
\last_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[44]\,
      I1 => p_0_in0_in(44),
      I2 => \sect_cnt_reg_n_3_[42]\,
      I3 => p_0_in0_in(42),
      I4 => p_0_in0_in(43),
      I5 => \sect_cnt_reg_n_3_[43]\,
      O => \last_sect_carry__2_i_2_n_3\
    );
\last_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(41),
      I1 => \sect_cnt_reg_n_3_[41]\,
      I2 => \sect_cnt_reg_n_3_[39]\,
      I3 => p_0_in0_in(39),
      I4 => \sect_cnt_reg_n_3_[40]\,
      I5 => p_0_in0_in(40),
      O => \last_sect_carry__2_i_3_n_3\
    );
\last_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(38),
      I1 => \sect_cnt_reg_n_3_[38]\,
      I2 => \sect_cnt_reg_n_3_[37]\,
      I3 => p_0_in0_in(37),
      I4 => \sect_cnt_reg_n_3_[36]\,
      I5 => p_0_in0_in(36),
      O => \last_sect_carry__2_i_4_n_3\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => rs_rreq_n_6,
      S(0) => rs_rreq_n_7
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[11]\,
      I1 => p_0_in0_in(11),
      I2 => \sect_cnt_reg_n_3_[9]\,
      I3 => p_0_in0_in(9),
      I4 => p_0_in0_in(10),
      I5 => \sect_cnt_reg_n_3_[10]\,
      O => last_sect_carry_i_1_n_3
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(8),
      I1 => \sect_cnt_reg_n_3_[8]\,
      I2 => \sect_cnt_reg_n_3_[6]\,
      I3 => p_0_in0_in(6),
      I4 => \sect_cnt_reg_n_3_[7]\,
      I5 => p_0_in0_in(7),
      O => last_sect_carry_i_2_n_3
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => \sect_cnt_reg_n_3_[5]\,
      I2 => \sect_cnt_reg_n_3_[3]\,
      I3 => p_0_in0_in(3),
      I4 => \sect_cnt_reg_n_3_[4]\,
      I5 => p_0_in0_in(4),
      O => last_sect_carry_i_3_n_3
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(2),
      I1 => \sect_cnt_reg_n_3_[2]\,
      I2 => \sect_cnt_reg_n_3_[1]\,
      I3 => p_0_in0_in(1),
      I4 => \sect_cnt_reg_n_3_[0]\,
      I5 => p_0_in0_in(0),
      O => last_sect_carry_i_4_n_3
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_rreq_n_136,
      Q => rreq_handling_reg_n_3,
      R => \^sr\(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized2\
     port map (
      Q(0) => \^state_reg[0]\(0),
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      \data_p1_reg[32]_0\(32 downto 0) => \^data_p1_reg[32]\(32 downto 0),
      \data_p2_reg[32]_0\(32 downto 0) => \data_p2_reg[32]\(32 downto 0),
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      push => \^push\,
      s_ready_t_reg_0 => s_ready_t_reg
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice
     port map (
      ARVALID_Dummy => ARVALID_Dummy,
      CO(0) => last_sect,
      D(0) => rs_rreq_n_8,
      E(0) => rs_rreq_n_4,
      Q(0) => rreq_valid,
      S(1) => rs_rreq_n_6,
      S(0) => rs_rreq_n_7,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      \data_p1_reg[63]_0\(61) => rs_rreq_n_74,
      \data_p1_reg[63]_0\(60) => rs_rreq_n_75,
      \data_p1_reg[63]_0\(59) => rs_rreq_n_76,
      \data_p1_reg[63]_0\(58) => rs_rreq_n_77,
      \data_p1_reg[63]_0\(57) => rs_rreq_n_78,
      \data_p1_reg[63]_0\(56) => rs_rreq_n_79,
      \data_p1_reg[63]_0\(55) => rs_rreq_n_80,
      \data_p1_reg[63]_0\(54) => rs_rreq_n_81,
      \data_p1_reg[63]_0\(53) => rs_rreq_n_82,
      \data_p1_reg[63]_0\(52) => rs_rreq_n_83,
      \data_p1_reg[63]_0\(51) => rs_rreq_n_84,
      \data_p1_reg[63]_0\(50) => rs_rreq_n_85,
      \data_p1_reg[63]_0\(49) => rs_rreq_n_86,
      \data_p1_reg[63]_0\(48) => rs_rreq_n_87,
      \data_p1_reg[63]_0\(47) => rs_rreq_n_88,
      \data_p1_reg[63]_0\(46) => rs_rreq_n_89,
      \data_p1_reg[63]_0\(45) => rs_rreq_n_90,
      \data_p1_reg[63]_0\(44) => rs_rreq_n_91,
      \data_p1_reg[63]_0\(43) => rs_rreq_n_92,
      \data_p1_reg[63]_0\(42) => rs_rreq_n_93,
      \data_p1_reg[63]_0\(41) => rs_rreq_n_94,
      \data_p1_reg[63]_0\(40) => rs_rreq_n_95,
      \data_p1_reg[63]_0\(39) => rs_rreq_n_96,
      \data_p1_reg[63]_0\(38) => rs_rreq_n_97,
      \data_p1_reg[63]_0\(37) => rs_rreq_n_98,
      \data_p1_reg[63]_0\(36) => rs_rreq_n_99,
      \data_p1_reg[63]_0\(35) => rs_rreq_n_100,
      \data_p1_reg[63]_0\(34) => rs_rreq_n_101,
      \data_p1_reg[63]_0\(33) => rs_rreq_n_102,
      \data_p1_reg[63]_0\(32) => rs_rreq_n_103,
      \data_p1_reg[63]_0\(31) => rs_rreq_n_104,
      \data_p1_reg[63]_0\(30) => rs_rreq_n_105,
      \data_p1_reg[63]_0\(29) => rs_rreq_n_106,
      \data_p1_reg[63]_0\(28) => rs_rreq_n_107,
      \data_p1_reg[63]_0\(27) => rs_rreq_n_108,
      \data_p1_reg[63]_0\(26) => rs_rreq_n_109,
      \data_p1_reg[63]_0\(25) => rs_rreq_n_110,
      \data_p1_reg[63]_0\(24) => rs_rreq_n_111,
      \data_p1_reg[63]_0\(23) => rs_rreq_n_112,
      \data_p1_reg[63]_0\(22) => rs_rreq_n_113,
      \data_p1_reg[63]_0\(21) => rs_rreq_n_114,
      \data_p1_reg[63]_0\(20) => rs_rreq_n_115,
      \data_p1_reg[63]_0\(19) => rs_rreq_n_116,
      \data_p1_reg[63]_0\(18) => rs_rreq_n_117,
      \data_p1_reg[63]_0\(17) => rs_rreq_n_118,
      \data_p1_reg[63]_0\(16) => rs_rreq_n_119,
      \data_p1_reg[63]_0\(15) => rs_rreq_n_120,
      \data_p1_reg[63]_0\(14) => rs_rreq_n_121,
      \data_p1_reg[63]_0\(13) => rs_rreq_n_122,
      \data_p1_reg[63]_0\(12) => rs_rreq_n_123,
      \data_p1_reg[63]_0\(11) => rs_rreq_n_124,
      \data_p1_reg[63]_0\(10) => rs_rreq_n_125,
      \data_p1_reg[63]_0\(9) => rs_rreq_n_126,
      \data_p1_reg[63]_0\(8) => rs_rreq_n_127,
      \data_p1_reg[63]_0\(7) => rs_rreq_n_128,
      \data_p1_reg[63]_0\(6) => rs_rreq_n_129,
      \data_p1_reg[63]_0\(5) => rs_rreq_n_130,
      \data_p1_reg[63]_0\(4) => rs_rreq_n_131,
      \data_p1_reg[63]_0\(3) => rs_rreq_n_132,
      \data_p1_reg[63]_0\(2) => rs_rreq_n_133,
      \data_p1_reg[63]_0\(1) => rs_rreq_n_134,
      \data_p1_reg[63]_0\(0) => rs_rreq_n_135,
      \data_p1_reg[95]_0\(63) => rs_rreq_n_9,
      \data_p1_reg[95]_0\(62) => p_1_in(2),
      \data_p1_reg[95]_0\(61) => rs_rreq_n_11,
      \data_p1_reg[95]_0\(60) => rs_rreq_n_12,
      \data_p1_reg[95]_0\(59) => rs_rreq_n_13,
      \data_p1_reg[95]_0\(58) => rs_rreq_n_14,
      \data_p1_reg[95]_0\(57) => rs_rreq_n_15,
      \data_p1_reg[95]_0\(56) => rs_rreq_n_16,
      \data_p1_reg[95]_0\(55) => rs_rreq_n_17,
      \data_p1_reg[95]_0\(54) => rs_rreq_n_18,
      \data_p1_reg[95]_0\(53) => rs_rreq_n_19,
      \data_p1_reg[95]_0\(52) => rs_rreq_n_20,
      \data_p1_reg[95]_0\(51) => rs_rreq_n_21,
      \data_p1_reg[95]_0\(50) => rs_rreq_n_22,
      \data_p1_reg[95]_0\(49) => rs_rreq_n_23,
      \data_p1_reg[95]_0\(48) => rs_rreq_n_24,
      \data_p1_reg[95]_0\(47) => rs_rreq_n_25,
      \data_p1_reg[95]_0\(46) => rs_rreq_n_26,
      \data_p1_reg[95]_0\(45) => rs_rreq_n_27,
      \data_p1_reg[95]_0\(44) => rs_rreq_n_28,
      \data_p1_reg[95]_0\(43) => rs_rreq_n_29,
      \data_p1_reg[95]_0\(42) => rs_rreq_n_30,
      \data_p1_reg[95]_0\(41) => rs_rreq_n_31,
      \data_p1_reg[95]_0\(40) => rs_rreq_n_32,
      \data_p1_reg[95]_0\(39) => rs_rreq_n_33,
      \data_p1_reg[95]_0\(38) => rs_rreq_n_34,
      \data_p1_reg[95]_0\(37) => rs_rreq_n_35,
      \data_p1_reg[95]_0\(36) => rs_rreq_n_36,
      \data_p1_reg[95]_0\(35) => rs_rreq_n_37,
      \data_p1_reg[95]_0\(34) => rs_rreq_n_38,
      \data_p1_reg[95]_0\(33) => rs_rreq_n_39,
      \data_p1_reg[95]_0\(32) => rs_rreq_n_40,
      \data_p1_reg[95]_0\(31) => rs_rreq_n_41,
      \data_p1_reg[95]_0\(30) => rs_rreq_n_42,
      \data_p1_reg[95]_0\(29) => rs_rreq_n_43,
      \data_p1_reg[95]_0\(28) => rs_rreq_n_44,
      \data_p1_reg[95]_0\(27) => rs_rreq_n_45,
      \data_p1_reg[95]_0\(26) => rs_rreq_n_46,
      \data_p1_reg[95]_0\(25) => rs_rreq_n_47,
      \data_p1_reg[95]_0\(24) => rs_rreq_n_48,
      \data_p1_reg[95]_0\(23) => rs_rreq_n_49,
      \data_p1_reg[95]_0\(22) => rs_rreq_n_50,
      \data_p1_reg[95]_0\(21) => rs_rreq_n_51,
      \data_p1_reg[95]_0\(20) => rs_rreq_n_52,
      \data_p1_reg[95]_0\(19) => rs_rreq_n_53,
      \data_p1_reg[95]_0\(18) => rs_rreq_n_54,
      \data_p1_reg[95]_0\(17) => rs_rreq_n_55,
      \data_p1_reg[95]_0\(16) => rs_rreq_n_56,
      \data_p1_reg[95]_0\(15) => rs_rreq_n_57,
      \data_p1_reg[95]_0\(14) => rs_rreq_n_58,
      \data_p1_reg[95]_0\(13) => rs_rreq_n_59,
      \data_p1_reg[95]_0\(12) => rs_rreq_n_60,
      \data_p1_reg[95]_0\(11) => rs_rreq_n_61,
      \data_p1_reg[95]_0\(10) => rs_rreq_n_62,
      \data_p1_reg[95]_0\(9) => rs_rreq_n_63,
      \data_p1_reg[95]_0\(8) => rs_rreq_n_64,
      \data_p1_reg[95]_0\(7) => rs_rreq_n_65,
      \data_p1_reg[95]_0\(6) => rs_rreq_n_66,
      \data_p1_reg[95]_0\(5) => rs_rreq_n_67,
      \data_p1_reg[95]_0\(4) => rs_rreq_n_68,
      \data_p1_reg[95]_0\(3) => rs_rreq_n_69,
      \data_p1_reg[95]_0\(2) => rs_rreq_n_70,
      \data_p1_reg[95]_0\(1) => rs_rreq_n_71,
      \data_p1_reg[95]_0\(0) => rs_rreq_n_72,
      \data_p2_reg[67]_0\(63 downto 0) => D(63 downto 0),
      \end_addr_reg[13]\(3) => \end_addr[13]_i_2_n_3\,
      \end_addr_reg[13]\(2) => \end_addr[13]_i_3_n_3\,
      \end_addr_reg[13]\(1) => \end_addr[13]_i_4_n_3\,
      \end_addr_reg[13]\(0) => \end_addr[13]_i_5_n_3\,
      \end_addr_reg[17]\(3) => \end_addr[17]_i_2_n_3\,
      \end_addr_reg[17]\(2) => \end_addr[17]_i_3_n_3\,
      \end_addr_reg[17]\(1) => \end_addr[17]_i_4_n_3\,
      \end_addr_reg[17]\(0) => \end_addr[17]_i_5_n_3\,
      \end_addr_reg[21]\(3) => \end_addr[21]_i_2_n_3\,
      \end_addr_reg[21]\(2) => \end_addr[21]_i_3_n_3\,
      \end_addr_reg[21]\(1) => \end_addr[21]_i_4_n_3\,
      \end_addr_reg[21]\(0) => \end_addr[21]_i_5_n_3\,
      \end_addr_reg[25]\(3) => \end_addr[25]_i_2_n_3\,
      \end_addr_reg[25]\(2) => \end_addr[25]_i_3_n_3\,
      \end_addr_reg[25]\(1) => \end_addr[25]_i_4_n_3\,
      \end_addr_reg[25]\(0) => \end_addr[25]_i_5_n_3\,
      \end_addr_reg[29]\(3) => \end_addr[29]_i_2_n_3\,
      \end_addr_reg[29]\(2) => \end_addr[29]_i_3_n_3\,
      \end_addr_reg[29]\(1) => \end_addr[29]_i_4_n_3\,
      \end_addr_reg[29]\(0) => \end_addr[29]_i_5_n_3\,
      \end_addr_reg[33]\(1) => \end_addr[33]_i_2_n_3\,
      \end_addr_reg[33]\(0) => \end_addr[33]_i_3_n_3\,
      \end_addr_reg[5]\(3) => \end_addr[5]_i_2_n_3\,
      \end_addr_reg[5]\(2) => \end_addr[5]_i_3_n_3\,
      \end_addr_reg[5]\(1) => \end_addr[5]_i_4_n_3\,
      \end_addr_reg[5]\(0) => \end_addr[5]_i_5_n_3\,
      \end_addr_reg[9]\(3) => \end_addr[9]_i_2_n_3\,
      \end_addr_reg[9]\(2) => \end_addr[9]_i_3_n_3\,
      \end_addr_reg[9]\(1) => \end_addr[9]_i_4_n_3\,
      \end_addr_reg[9]\(0) => \end_addr[9]_i_5_n_3\,
      last_sect_buf_reg(3 downto 0) => p_0_in0_in(51 downto 48),
      last_sect_buf_reg_0(4) => \sect_cnt_reg_n_3_[51]\,
      last_sect_buf_reg_0(3) => \sect_cnt_reg_n_3_[50]\,
      last_sect_buf_reg_0(2) => \sect_cnt_reg_n_3_[49]\,
      last_sect_buf_reg_0(1) => \sect_cnt_reg_n_3_[48]\,
      last_sect_buf_reg_0(0) => \sect_cnt_reg_n_3_[0]\,
      rreq_handling_reg(0) => rs_rreq_n_73,
      rreq_handling_reg_0 => rs_rreq_n_136,
      rreq_handling_reg_1 => rreq_handling_reg_n_3,
      rreq_handling_reg_2 => fifo_rctl_n_5,
      s_ready_t_reg_0 => ARREADY_Dummy,
      s_ready_t_reg_1 => fifo_rctl_n_6
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(20),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[20]\,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(21),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[21]\,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(22),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[22]\,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(23),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[23]\,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(24),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[24]\,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(25),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[25]\,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(26),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[26]\,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(27),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[27]\,
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(28),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[28]\,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(29),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[29]\,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(30),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[30]\,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(31),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[31]\,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(32),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[32]\,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(33),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[33]\,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(34),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[34]\,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(35),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[35]\,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(36),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[36]\,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(37),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[37]\,
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(38),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[38]\,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(39),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[39]\,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(40),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[40]\,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(41),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[41]\,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(42),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[42]\,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(43),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[43]\,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(44),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[44]\,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(45),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[45]\,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(46),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[46]\,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(47),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[47]\,
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(48),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[48]\,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(49),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[49]\,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(50),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[50]\,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(51),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[51]\,
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_3_[10]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_3_[11]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_3_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_3_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_3_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_3_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_3_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_3_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_3_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_3_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_3_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_3_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_3_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_3_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_3_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_3_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_3_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_3_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_3_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_3_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_3_[2]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_3_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_3_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_3_[32]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_3_[33]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_3_[34]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_3_[35]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_3_[36]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_3_[37]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_3_[38]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_3_[39]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_3_[3]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_3_[40]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_3_[41]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_3_[42]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_3_[43]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_3_[44]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_3_[45]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_3_[46]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_3_[47]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_3_[48]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_3_[49]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_3_[4]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_3_[50]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_3_[51]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_3_[52]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_3_[53]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_3_[54]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_3_[55]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_3_[56]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_3_[57]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_3_[58]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_3_[59]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_3_[5]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_3_[60]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_3_[61]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_3_[62]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_3_[63]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_3_[6]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_3_[7]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_3_[8]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_3_[9]\,
      R => fifo_rctl_n_7
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_3,
      CO(2) => sect_cnt0_carry_n_4,
      CO(1) => sect_cnt0_carry_n_5,
      CO(0) => sect_cnt0_carry_n_6,
      CYINIT => \sect_cnt_reg_n_3_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_3_[4]\,
      S(2) => \sect_cnt_reg_n_3_[3]\,
      S(1) => \sect_cnt_reg_n_3_[2]\,
      S(0) => \sect_cnt_reg_n_3_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_3,
      CO(3) => \sect_cnt0_carry__0_n_3\,
      CO(2) => \sect_cnt0_carry__0_n_4\,
      CO(1) => \sect_cnt0_carry__0_n_5\,
      CO(0) => \sect_cnt0_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_3_[8]\,
      S(2) => \sect_cnt_reg_n_3_[7]\,
      S(1) => \sect_cnt_reg_n_3_[6]\,
      S(0) => \sect_cnt_reg_n_3_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_3\,
      CO(3) => \sect_cnt0_carry__1_n_3\,
      CO(2) => \sect_cnt0_carry__1_n_4\,
      CO(1) => \sect_cnt0_carry__1_n_5\,
      CO(0) => \sect_cnt0_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_3_[12]\,
      S(2) => \sect_cnt_reg_n_3_[11]\,
      S(1) => \sect_cnt_reg_n_3_[10]\,
      S(0) => \sect_cnt_reg_n_3_[9]\
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_3\,
      CO(3) => \sect_cnt0_carry__10_n_3\,
      CO(2) => \sect_cnt0_carry__10_n_4\,
      CO(1) => \sect_cnt0_carry__10_n_5\,
      CO(0) => \sect_cnt0_carry__10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_3_[48]\,
      S(2) => \sect_cnt_reg_n_3_[47]\,
      S(1) => \sect_cnt_reg_n_3_[46]\,
      S(0) => \sect_cnt_reg_n_3_[45]\
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_3\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_5\,
      CO(0) => \sect_cnt0_carry__11_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_3_[51]\,
      S(1) => \sect_cnt_reg_n_3_[50]\,
      S(0) => \sect_cnt_reg_n_3_[49]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_3\,
      CO(3) => \sect_cnt0_carry__2_n_3\,
      CO(2) => \sect_cnt0_carry__2_n_4\,
      CO(1) => \sect_cnt0_carry__2_n_5\,
      CO(0) => \sect_cnt0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_3_[16]\,
      S(2) => \sect_cnt_reg_n_3_[15]\,
      S(1) => \sect_cnt_reg_n_3_[14]\,
      S(0) => \sect_cnt_reg_n_3_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_3\,
      CO(3) => \sect_cnt0_carry__3_n_3\,
      CO(2) => \sect_cnt0_carry__3_n_4\,
      CO(1) => \sect_cnt0_carry__3_n_5\,
      CO(0) => \sect_cnt0_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_3_[20]\,
      S(2) => \sect_cnt_reg_n_3_[19]\,
      S(1) => \sect_cnt_reg_n_3_[18]\,
      S(0) => \sect_cnt_reg_n_3_[17]\
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_3\,
      CO(3) => \sect_cnt0_carry__4_n_3\,
      CO(2) => \sect_cnt0_carry__4_n_4\,
      CO(1) => \sect_cnt0_carry__4_n_5\,
      CO(0) => \sect_cnt0_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_3_[24]\,
      S(2) => \sect_cnt_reg_n_3_[23]\,
      S(1) => \sect_cnt_reg_n_3_[22]\,
      S(0) => \sect_cnt_reg_n_3_[21]\
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_3\,
      CO(3) => \sect_cnt0_carry__5_n_3\,
      CO(2) => \sect_cnt0_carry__5_n_4\,
      CO(1) => \sect_cnt0_carry__5_n_5\,
      CO(0) => \sect_cnt0_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_3_[28]\,
      S(2) => \sect_cnt_reg_n_3_[27]\,
      S(1) => \sect_cnt_reg_n_3_[26]\,
      S(0) => \sect_cnt_reg_n_3_[25]\
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_3\,
      CO(3) => \sect_cnt0_carry__6_n_3\,
      CO(2) => \sect_cnt0_carry__6_n_4\,
      CO(1) => \sect_cnt0_carry__6_n_5\,
      CO(0) => \sect_cnt0_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_3_[32]\,
      S(2) => \sect_cnt_reg_n_3_[31]\,
      S(1) => \sect_cnt_reg_n_3_[30]\,
      S(0) => \sect_cnt_reg_n_3_[29]\
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_3\,
      CO(3) => \sect_cnt0_carry__7_n_3\,
      CO(2) => \sect_cnt0_carry__7_n_4\,
      CO(1) => \sect_cnt0_carry__7_n_5\,
      CO(0) => \sect_cnt0_carry__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_3_[36]\,
      S(2) => \sect_cnt_reg_n_3_[35]\,
      S(1) => \sect_cnt_reg_n_3_[34]\,
      S(0) => \sect_cnt_reg_n_3_[33]\
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_3\,
      CO(3) => \sect_cnt0_carry__8_n_3\,
      CO(2) => \sect_cnt0_carry__8_n_4\,
      CO(1) => \sect_cnt0_carry__8_n_5\,
      CO(0) => \sect_cnt0_carry__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_3_[40]\,
      S(2) => \sect_cnt_reg_n_3_[39]\,
      S(1) => \sect_cnt_reg_n_3_[38]\,
      S(0) => \sect_cnt_reg_n_3_[37]\
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_3\,
      CO(3) => \sect_cnt0_carry__9_n_3\,
      CO(2) => \sect_cnt0_carry__9_n_4\,
      CO(1) => \sect_cnt0_carry__9_n_5\,
      CO(0) => \sect_cnt0_carry__9_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_3_[44]\,
      S(2) => \sect_cnt_reg_n_3_[43]\,
      S(1) => \sect_cnt_reg_n_3_[42]\,
      S(0) => \sect_cnt_reg_n_3_[41]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => rs_rreq_n_8,
      Q => \sect_cnt_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_66,
      Q => \sect_cnt_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_65,
      Q => \sect_cnt_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_64,
      Q => \sect_cnt_reg_n_3_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_63,
      Q => \sect_cnt_reg_n_3_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_62,
      Q => \sect_cnt_reg_n_3_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_61,
      Q => \sect_cnt_reg_n_3_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_60,
      Q => \sect_cnt_reg_n_3_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_59,
      Q => \sect_cnt_reg_n_3_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_58,
      Q => \sect_cnt_reg_n_3_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_57,
      Q => \sect_cnt_reg_n_3_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_75,
      Q => \sect_cnt_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_56,
      Q => \sect_cnt_reg_n_3_[20]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_55,
      Q => \sect_cnt_reg_n_3_[21]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_54,
      Q => \sect_cnt_reg_n_3_[22]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_53,
      Q => \sect_cnt_reg_n_3_[23]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_52,
      Q => \sect_cnt_reg_n_3_[24]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_51,
      Q => \sect_cnt_reg_n_3_[25]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_50,
      Q => \sect_cnt_reg_n_3_[26]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_49,
      Q => \sect_cnt_reg_n_3_[27]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_48,
      Q => \sect_cnt_reg_n_3_[28]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_47,
      Q => \sect_cnt_reg_n_3_[29]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_74,
      Q => \sect_cnt_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_46,
      Q => \sect_cnt_reg_n_3_[30]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_45,
      Q => \sect_cnt_reg_n_3_[31]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_44,
      Q => \sect_cnt_reg_n_3_[32]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_43,
      Q => \sect_cnt_reg_n_3_[33]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_42,
      Q => \sect_cnt_reg_n_3_[34]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_41,
      Q => \sect_cnt_reg_n_3_[35]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_40,
      Q => \sect_cnt_reg_n_3_[36]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_39,
      Q => \sect_cnt_reg_n_3_[37]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_38,
      Q => \sect_cnt_reg_n_3_[38]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_37,
      Q => \sect_cnt_reg_n_3_[39]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_73,
      Q => \sect_cnt_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_36,
      Q => \sect_cnt_reg_n_3_[40]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_35,
      Q => \sect_cnt_reg_n_3_[41]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_34,
      Q => \sect_cnt_reg_n_3_[42]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_33,
      Q => \sect_cnt_reg_n_3_[43]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_32,
      Q => \sect_cnt_reg_n_3_[44]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_31,
      Q => \sect_cnt_reg_n_3_[45]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_30,
      Q => \sect_cnt_reg_n_3_[46]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_29,
      Q => \sect_cnt_reg_n_3_[47]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_28,
      Q => \sect_cnt_reg_n_3_[48]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_27,
      Q => \sect_cnt_reg_n_3_[49]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_72,
      Q => \sect_cnt_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_26,
      Q => \sect_cnt_reg_n_3_[50]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_25,
      Q => \sect_cnt_reg_n_3_[51]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_71,
      Q => \sect_cnt_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_70,
      Q => \sect_cnt_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_69,
      Q => \sect_cnt_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_68,
      Q => \sect_cnt_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_73,
      D => fifo_rctl_n_67,
      Q => \sect_cnt_reg_n_3_[9]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_15,
      Q => \sect_len_buf_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_16,
      Q => \sect_len_buf_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_17,
      Q => \sect_len_buf_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_18,
      Q => \sect_len_buf_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_19,
      Q => \sect_len_buf_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_20,
      Q => \sect_len_buf_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_21,
      Q => \sect_len_buf_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_22,
      Q => \sect_len_buf_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_23,
      Q => \sect_len_buf_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_24,
      Q => \sect_len_buf_reg_n_3_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_64,
      Q => \start_addr_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_63,
      Q => \start_addr_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_62,
      Q => p_0_in_0(0),
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_61,
      Q => p_0_in_0(1),
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_60,
      Q => p_0_in_0(2),
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_59,
      Q => p_0_in_0(3),
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_58,
      Q => p_0_in_0(4),
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_57,
      Q => p_0_in_0(5),
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_56,
      Q => p_0_in_0(6),
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_55,
      Q => p_0_in_0(7),
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_54,
      Q => p_0_in_0(8),
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_53,
      Q => p_0_in_0(9),
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_52,
      Q => p_0_in_0(10),
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_51,
      Q => p_0_in_0(11),
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_50,
      Q => p_0_in_0(12),
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_49,
      Q => p_0_in_0(13),
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_48,
      Q => p_0_in_0(14),
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_47,
      Q => p_0_in_0(15),
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_46,
      Q => p_0_in_0(16),
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_45,
      Q => p_0_in_0(17),
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_72,
      Q => \start_addr_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_44,
      Q => p_0_in_0(18),
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_43,
      Q => p_0_in_0(19),
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_42,
      Q => p_0_in_0(20),
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_41,
      Q => p_0_in_0(21),
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_40,
      Q => p_0_in_0(22),
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_39,
      Q => p_0_in_0(23),
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_38,
      Q => p_0_in_0(24),
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_37,
      Q => p_0_in_0(25),
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_36,
      Q => p_0_in_0(26),
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_35,
      Q => p_0_in_0(27),
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_71,
      Q => \start_addr_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_34,
      Q => p_0_in_0(28),
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_33,
      Q => p_0_in_0(29),
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_32,
      Q => p_0_in_0(30),
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_31,
      Q => p_0_in_0(31),
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_30,
      Q => p_0_in_0(32),
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_29,
      Q => p_0_in_0(33),
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_28,
      Q => p_0_in_0(34),
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_27,
      Q => p_0_in_0(35),
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_26,
      Q => p_0_in_0(36),
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_25,
      Q => p_0_in_0(37),
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_70,
      Q => \start_addr_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_24,
      Q => p_0_in_0(38),
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_23,
      Q => p_0_in_0(39),
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_22,
      Q => p_0_in_0(40),
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_21,
      Q => p_0_in_0(41),
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_20,
      Q => p_0_in_0(42),
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_19,
      Q => p_0_in_0(43),
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_18,
      Q => p_0_in_0(44),
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_17,
      Q => p_0_in_0(45),
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_16,
      Q => p_0_in_0(46),
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_15,
      Q => p_0_in_0(47),
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_69,
      Q => \start_addr_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_14,
      Q => p_0_in_0(48),
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_13,
      Q => p_0_in_0(49),
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_12,
      Q => p_0_in_0(50),
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_11,
      Q => p_0_in_0(51),
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_68,
      Q => \start_addr_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_67,
      Q => \start_addr_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_66,
      Q => \start_addr_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_rreq_n_4,
      D => rs_rreq_n_65,
      Q => \start_addr_reg_n_3_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi is
  port (
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1 : out STD_LOGIC;
    gmem_ARREADY : out STD_LOGIC;
    gmem_RVALID : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_gmem_BREADY : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_ready_t_reg : out STD_LOGIC;
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8_1 : in STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8_3 : in STD_LOGIC;
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY : in STD_LOGIC;
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dout_reg[61]\ : in STD_LOGIC;
    \dout_reg[60]\ : in STD_LOGIC;
    \dout_reg[53]\ : in STD_LOGIC;
    \dout_reg[51]\ : in STD_LOGIC;
    \dout_reg[47]\ : in STD_LOGIC;
    \dout_reg[43]\ : in STD_LOGIC;
    \dout_reg[42]\ : in STD_LOGIC;
    \dout_reg[41]\ : in STD_LOGIC;
    \dout_reg[39]\ : in STD_LOGIC;
    \dout_reg[36]\ : in STD_LOGIC;
    \dout_reg[35]\ : in STD_LOGIC;
    \dout_reg[34]\ : in STD_LOGIC;
    \dout_reg[29]\ : in STD_LOGIC;
    \dout_reg[28]\ : in STD_LOGIC;
    \dout_reg[21]\ : in STD_LOGIC;
    \dout_reg[17]\ : in STD_LOGIC;
    \dout_reg[15]\ : in STD_LOGIC;
    \dout_reg[12]\ : in STD_LOGIC;
    \dout_reg[11]\ : in STD_LOGIC;
    \dout_reg[10]\ : in STD_LOGIC;
    \dout_reg[9]\ : in STD_LOGIC;
    \dout_reg[7]\ : in STD_LOGIC;
    \dout_reg[4]\ : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \dout_reg[1]\ : in STD_LOGIC;
    \dout_reg[2]\ : in STD_LOGIC;
    \dout_reg[3]\ : in STD_LOGIC;
    \dout_reg[5]\ : in STD_LOGIC;
    \dout_reg[6]\ : in STD_LOGIC;
    \dout_reg[8]\ : in STD_LOGIC;
    \dout_reg[13]\ : in STD_LOGIC;
    \dout_reg[14]\ : in STD_LOGIC;
    \dout_reg[16]\ : in STD_LOGIC;
    \dout_reg[18]\ : in STD_LOGIC;
    \dout_reg[19]\ : in STD_LOGIC;
    \dout_reg[20]\ : in STD_LOGIC;
    \dout_reg[22]\ : in STD_LOGIC;
    \dout_reg[23]\ : in STD_LOGIC;
    \dout_reg[24]\ : in STD_LOGIC;
    \dout_reg[25]\ : in STD_LOGIC;
    \dout_reg[26]\ : in STD_LOGIC;
    \dout_reg[27]\ : in STD_LOGIC;
    \dout_reg[30]\ : in STD_LOGIC;
    \dout_reg[31]\ : in STD_LOGIC;
    \dout_reg[32]\ : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC;
    \dout_reg[37]\ : in STD_LOGIC;
    \dout_reg[38]\ : in STD_LOGIC;
    \dout_reg[40]\ : in STD_LOGIC;
    \dout_reg[44]\ : in STD_LOGIC;
    \dout_reg[45]\ : in STD_LOGIC;
    \dout_reg[46]\ : in STD_LOGIC;
    \dout_reg[48]\ : in STD_LOGIC;
    \dout_reg[49]\ : in STD_LOGIC;
    \dout_reg[50]\ : in STD_LOGIC;
    \dout_reg[52]\ : in STD_LOGIC;
    \dout_reg[54]\ : in STD_LOGIC;
    \dout_reg[55]\ : in STD_LOGIC;
    \dout_reg[56]\ : in STD_LOGIC;
    \dout_reg[57]\ : in STD_LOGIC;
    \dout_reg[58]\ : in STD_LOGIC;
    \dout_reg[59]\ : in STD_LOGIC;
    gmem_addr_2_reg_482 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_addr_1_reg_476 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_addr_reg_470 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[64]\ : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi is
  signal ARADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal ARLEN_Dummy : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal ARREADY_Dummy : STD_LOGIC;
  signal ARVALID_Dummy : STD_LOGIC;
  signal RBURST_READY_Dummy : STD_LOGIC;
  signal RDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal RLAST_Dummy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RREADY_Dummy : STD_LOGIC;
  signal RVALID_Dummy : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \buff_rdata/push\ : STD_LOGIC;
  signal burst_end : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_read
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      ARVALID_Dummy => ARVALID_Dummy,
      D(63) => ARLEN_Dummy(31),
      D(62) => ARLEN_Dummy(2),
      D(61 downto 0) => ARADDR_Dummy(63 downto 2),
      Q(3 downto 0) => ARLEN(3 downto 0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \data_p1_reg[32]\(32) => burst_end,
      \data_p1_reg[32]\(31 downto 0) => RDATA_Dummy(31 downto 0),
      \data_p2_reg[32]\(32 downto 0) => D(32 downto 0),
      din(0) => RLAST_Dummy(0),
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      push => \buff_rdata/push\,
      s_ready_t_reg => s_ready_t_reg,
      \state_reg[0]\(0) => RVALID_Dummy
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_write
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID
    );
load_unit: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_load
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      ARVALID_Dummy => ARVALID_Dummy,
      D(63) => ARLEN_Dummy(31),
      D(62) => ARLEN_Dummy(2),
      D(61 downto 0) => ARADDR_Dummy(63 downto 2),
      E(0) => E(0),
      Q(14 downto 0) => Q(14 downto 0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]\,
      \ap_CS_fsm_reg[21]\ => \ap_CS_fsm_reg[21]\,
      \ap_CS_fsm_reg[2]\ => ap_NS_fsm(0),
      ap_NS_fsm(5 downto 4) => ap_NS_fsm(8 downto 7),
      ap_NS_fsm(3 downto 2) => ap_NS_fsm(5 downto 4),
      ap_NS_fsm(1 downto 0) => ap_NS_fsm(2 downto 1),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      ap_enable_reg_pp0_iter1_2 => ap_enable_reg_pp0_iter1_2,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_enable_reg_pp0_iter8_1 => ap_enable_reg_pp0_iter8_1,
      ap_enable_reg_pp0_iter8_3 => ap_enable_reg_pp0_iter8_3,
      ap_rst_n => ap_rst_n,
      din(33) => burst_end,
      din(32) => RLAST_Dummy(0),
      din(31 downto 0) => RDATA_Dummy(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \dout_reg[0]\ => \dout_reg[0]\,
      \dout_reg[10]\ => \dout_reg[10]\,
      \dout_reg[11]\ => \dout_reg[11]\,
      \dout_reg[12]\ => \dout_reg[12]\,
      \dout_reg[13]\ => \dout_reg[13]\,
      \dout_reg[14]\ => \dout_reg[14]\,
      \dout_reg[15]\ => \dout_reg[15]\,
      \dout_reg[16]\ => \dout_reg[16]\,
      \dout_reg[17]\ => \dout_reg[17]\,
      \dout_reg[18]\ => \dout_reg[18]\,
      \dout_reg[19]\ => \dout_reg[19]\,
      \dout_reg[1]\ => \dout_reg[1]\,
      \dout_reg[20]\ => \dout_reg[20]\,
      \dout_reg[21]\ => \dout_reg[21]\,
      \dout_reg[22]\ => \dout_reg[22]\,
      \dout_reg[23]\ => \dout_reg[23]\,
      \dout_reg[24]\ => \dout_reg[24]\,
      \dout_reg[25]\ => \dout_reg[25]\,
      \dout_reg[26]\ => \dout_reg[26]\,
      \dout_reg[27]\ => \dout_reg[27]\,
      \dout_reg[28]\ => \dout_reg[28]\,
      \dout_reg[29]\ => \dout_reg[29]\,
      \dout_reg[2]\ => \dout_reg[2]\,
      \dout_reg[30]\ => \dout_reg[30]\,
      \dout_reg[31]\ => \dout_reg[31]\,
      \dout_reg[32]\ => \dout_reg[32]\,
      \dout_reg[33]\ => \dout_reg[33]\,
      \dout_reg[34]\ => \dout_reg[34]\,
      \dout_reg[35]\ => \dout_reg[35]\,
      \dout_reg[36]\ => \dout_reg[36]\,
      \dout_reg[37]\ => \dout_reg[37]\,
      \dout_reg[38]\ => \dout_reg[38]\,
      \dout_reg[39]\ => \dout_reg[39]\,
      \dout_reg[3]\ => \dout_reg[3]\,
      \dout_reg[40]\ => \dout_reg[40]\,
      \dout_reg[41]\ => \dout_reg[41]\,
      \dout_reg[42]\ => \dout_reg[42]\,
      \dout_reg[43]\ => \dout_reg[43]\,
      \dout_reg[44]\ => \dout_reg[44]\,
      \dout_reg[45]\ => \dout_reg[45]\,
      \dout_reg[46]\ => \dout_reg[46]\,
      \dout_reg[47]\ => \dout_reg[47]\,
      \dout_reg[48]\ => \dout_reg[48]\,
      \dout_reg[49]\ => \dout_reg[49]\,
      \dout_reg[4]\ => \dout_reg[4]\,
      \dout_reg[50]\ => \dout_reg[50]\,
      \dout_reg[51]\ => \dout_reg[51]\,
      \dout_reg[52]\ => \dout_reg[52]\,
      \dout_reg[53]\ => \dout_reg[53]\,
      \dout_reg[54]\ => \dout_reg[54]\,
      \dout_reg[55]\ => \dout_reg[55]\,
      \dout_reg[56]\ => \dout_reg[56]\,
      \dout_reg[57]\ => \dout_reg[57]\,
      \dout_reg[58]\ => \dout_reg[58]\,
      \dout_reg[59]\ => \dout_reg[59]\,
      \dout_reg[5]\ => \dout_reg[5]\,
      \dout_reg[60]\ => \dout_reg[60]\,
      \dout_reg[61]\ => \dout_reg[61]\,
      \dout_reg[64]\ => \dout_reg[64]\,
      \dout_reg[6]\ => \dout_reg[6]\,
      \dout_reg[7]\ => \dout_reg[7]\,
      \dout_reg[8]\ => \dout_reg[8]\,
      \dout_reg[9]\ => \dout_reg[9]\,
      dout_vld_reg => gmem_RVALID,
      full_n_reg => gmem_ARREADY,
      full_n_reg_0 => full_n_reg,
      full_n_reg_1 => full_n_reg_0,
      full_n_reg_2 => full_n_reg_1,
      full_n_reg_3 => ap_NS_fsm(6),
      full_n_reg_4 => ap_NS_fsm(3),
      gmem_addr_1_reg_476(61 downto 0) => gmem_addr_1_reg_476(61 downto 0),
      gmem_addr_2_reg_482(61 downto 0) => gmem_addr_2_reg_482(61 downto 0),
      gmem_addr_reg_470(61 downto 0) => gmem_addr_reg_470(61 downto 0),
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1,
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY,
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1,
      \mOutPtr_reg[0]\(0) => RVALID_Dummy,
      push => \buff_rdata/push\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    SIGNAL_IN_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SIGNAL_IN_TVALID : in STD_LOGIC;
    SIGNAL_IN_TREADY : out STD_LOGIC;
    SIGNAL_IN_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SIGNAL_IN_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SIGNAL_IN_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SIGNAL_IN_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    SIGNAL_IN_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SIGNAL_IN_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SIGNAL_OUT_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SIGNAL_OUT_TVALID : out STD_LOGIC;
    SIGNAL_OUT_TREADY : in STD_LOGIC;
    SIGNAL_OUT_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SIGNAL_OUT_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SIGNAL_OUT_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SIGNAL_OUT_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    SIGNAL_OUT_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SIGNAL_OUT_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b1000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "34'b0000000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer is
  signal \<const0>\ : STD_LOGIC;
  signal SIGNAL_IN_TDATA_int_regslice : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SIGNAL_IN_TDEST_int_regslice : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal SIGNAL_IN_TID_int_regslice : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal SIGNAL_IN_TKEEP_int_regslice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal SIGNAL_IN_TLAST_int_regslice : STD_LOGIC;
  signal SIGNAL_IN_TREADY_int_regslice : STD_LOGIC;
  signal SIGNAL_IN_TSTRB_int_regslice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal SIGNAL_IN_TUSER_int_regslice : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal SIGNAL_IN_TVALID_int_regslice : STD_LOGIC;
  signal SIGNAL_OUT_TDATA_int_regslice : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SIGNAL_OUT_TREADY_int_regslice : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_10_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[8]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state32 : STD_LOGIC;
  signal ap_CS_fsm_state33 : STD_LOGIC;
  signal ap_CS_fsm_state34 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_2 : STD_LOGIC;
  signal \^ap_ready\ : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal \dout_reg__1\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \dout_reg__1_4\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal gmem_ARREADY : STD_LOGIC;
  signal gmem_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_RVALID : STD_LOGIC;
  signal gmem_addr_1_reg_476 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal gmem_addr_2_read_reg_513 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_addr_2_reg_482 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal gmem_addr_reg_470 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal gmem_m_axi_U_n_10 : STD_LOGIC;
  signal gmem_m_axi_U_n_11 : STD_LOGIC;
  signal gmem_m_axi_U_n_12 : STD_LOGIC;
  signal gmem_m_axi_U_n_6 : STD_LOGIC;
  signal gmem_m_axi_U_n_8 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg : STD_LOGIC;
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_ARVALID : STD_LOGIC;
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY : STD_LOGIC;
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_n_152 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_n_39 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARVALID : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_100 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_101 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_102 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_103 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_104 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_105 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_106 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_107 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_108 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_179 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_38 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_46 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_47 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_48 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_49 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_50 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_51 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_52 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_53 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_54 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_55 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_56 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_57 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_58 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_59 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_60 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_61 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_62 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_63 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_64 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_65 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_66 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_67 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_68 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_69 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_70 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_71 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_72 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_73 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_74 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_75 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_76 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_77 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_78 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_79 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_80 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_81 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_82 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_83 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_84 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_85 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_86 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_87 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_88 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_89 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_90 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_91 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_92 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_93 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_94 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_95 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_96 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_97 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_98 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_99 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_120 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_13 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_24 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_25 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_26 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_27 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_28 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_29 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_30 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_31 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_32 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_33 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_34 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_35 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_36 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_37 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_38 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_39 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_40 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_41 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_42 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_43 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_44 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_45 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_46 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_47 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_48 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_49 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_50 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_51 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_52 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_53 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_54 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_55 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_56 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_57 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_58 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_59 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_60 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_61 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_62 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_63 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_64 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_65 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_66 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_67 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_68 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_69 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_7 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_70 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_71 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_72 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_73 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_74 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_75 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_76 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_77 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_78 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_79 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_80 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_81 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_82 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_83 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_84 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_85 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_86 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_87 : STD_LOGIC;
  signal grp_fu_362_ce : STD_LOGIC;
  signal grp_fu_375_ce : STD_LOGIC;
  signal grp_fu_391_ce : STD_LOGIC;
  signal grp_fu_391_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_391_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_391_p2 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal highfreq_coefs : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal highfreq_coefs_read_reg_401 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal highfreq_shift_reg_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal highfreq_shift_reg_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal highfreq_shift_reg_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal highfreq_shift_reg_we0 : STD_LOGIC;
  signal lowfreq_accumulate_fu_369_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lowfreq_coefs : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal lowfreq_coefs_read_reg_411 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal lowfreq_shift_reg_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lowfreq_shift_reg_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lowfreq_shift_reg_we0 : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal midfreq_coefs : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal midfreq_coefs_read_reg_406 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal midfreq_shift_reg_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal midfreq_shift_reg_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal midfreq_shift_reg_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal midfreq_shift_reg_we0 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_32 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_33 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_34 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_32 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_33 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U17_n_34 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_32 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_33 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_34 : STD_LOGIC;
  signal mul_ln49_reg_493 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln59_reg_508 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln69_reg_521 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_data_V_reg_434 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_dest_V_reg_465 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_id_V_reg_460 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_keep_V_reg_440 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_last_V_reg_455 : STD_LOGIC;
  signal tmp_strb_V_reg_445 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_user_V_reg_450 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_6\ : label is "soft_lutpair277";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_idle_INST_0 : label is "soft_lutpair277";
begin
  ap_done <= \^ap_ready\;
  ap_ready <= \^ap_ready\;
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const0>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const0>\;
  m_axi_gmem_ARCACHE(0) <= \<const0>\;
  m_axi_gmem_ARID(0) <= \<const0>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const0>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_ARUSER(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63) <= \<const0>\;
  m_axi_gmem_AWADDR(62) <= \<const0>\;
  m_axi_gmem_AWADDR(61) <= \<const0>\;
  m_axi_gmem_AWADDR(60) <= \<const0>\;
  m_axi_gmem_AWADDR(59) <= \<const0>\;
  m_axi_gmem_AWADDR(58) <= \<const0>\;
  m_axi_gmem_AWADDR(57) <= \<const0>\;
  m_axi_gmem_AWADDR(56) <= \<const0>\;
  m_axi_gmem_AWADDR(55) <= \<const0>\;
  m_axi_gmem_AWADDR(54) <= \<const0>\;
  m_axi_gmem_AWADDR(53) <= \<const0>\;
  m_axi_gmem_AWADDR(52) <= \<const0>\;
  m_axi_gmem_AWADDR(51) <= \<const0>\;
  m_axi_gmem_AWADDR(50) <= \<const0>\;
  m_axi_gmem_AWADDR(49) <= \<const0>\;
  m_axi_gmem_AWADDR(48) <= \<const0>\;
  m_axi_gmem_AWADDR(47) <= \<const0>\;
  m_axi_gmem_AWADDR(46) <= \<const0>\;
  m_axi_gmem_AWADDR(45) <= \<const0>\;
  m_axi_gmem_AWADDR(44) <= \<const0>\;
  m_axi_gmem_AWADDR(43) <= \<const0>\;
  m_axi_gmem_AWADDR(42) <= \<const0>\;
  m_axi_gmem_AWADDR(41) <= \<const0>\;
  m_axi_gmem_AWADDR(40) <= \<const0>\;
  m_axi_gmem_AWADDR(39) <= \<const0>\;
  m_axi_gmem_AWADDR(38) <= \<const0>\;
  m_axi_gmem_AWADDR(37) <= \<const0>\;
  m_axi_gmem_AWADDR(36) <= \<const0>\;
  m_axi_gmem_AWADDR(35) <= \<const0>\;
  m_axi_gmem_AWADDR(34) <= \<const0>\;
  m_axi_gmem_AWADDR(33) <= \<const0>\;
  m_axi_gmem_AWADDR(32) <= \<const0>\;
  m_axi_gmem_AWADDR(31) <= \<const0>\;
  m_axi_gmem_AWADDR(30) <= \<const0>\;
  m_axi_gmem_AWADDR(29) <= \<const0>\;
  m_axi_gmem_AWADDR(28) <= \<const0>\;
  m_axi_gmem_AWADDR(27) <= \<const0>\;
  m_axi_gmem_AWADDR(26) <= \<const0>\;
  m_axi_gmem_AWADDR(25) <= \<const0>\;
  m_axi_gmem_AWADDR(24) <= \<const0>\;
  m_axi_gmem_AWADDR(23) <= \<const0>\;
  m_axi_gmem_AWADDR(22) <= \<const0>\;
  m_axi_gmem_AWADDR(21) <= \<const0>\;
  m_axi_gmem_AWADDR(20) <= \<const0>\;
  m_axi_gmem_AWADDR(19) <= \<const0>\;
  m_axi_gmem_AWADDR(18) <= \<const0>\;
  m_axi_gmem_AWADDR(17) <= \<const0>\;
  m_axi_gmem_AWADDR(16) <= \<const0>\;
  m_axi_gmem_AWADDR(15) <= \<const0>\;
  m_axi_gmem_AWADDR(14) <= \<const0>\;
  m_axi_gmem_AWADDR(13) <= \<const0>\;
  m_axi_gmem_AWADDR(12) <= \<const0>\;
  m_axi_gmem_AWADDR(11) <= \<const0>\;
  m_axi_gmem_AWADDR(10) <= \<const0>\;
  m_axi_gmem_AWADDR(9) <= \<const0>\;
  m_axi_gmem_AWADDR(8) <= \<const0>\;
  m_axi_gmem_AWADDR(7) <= \<const0>\;
  m_axi_gmem_AWADDR(6) <= \<const0>\;
  m_axi_gmem_AWADDR(5) <= \<const0>\;
  m_axi_gmem_AWADDR(4) <= \<const0>\;
  m_axi_gmem_AWADDR(3) <= \<const0>\;
  m_axi_gmem_AWADDR(2) <= \<const0>\;
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const0>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const0>\;
  m_axi_gmem_AWCACHE(0) <= \<const0>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3) <= \<const0>\;
  m_axi_gmem_AWLEN(2) <= \<const0>\;
  m_axi_gmem_AWLEN(1) <= \<const0>\;
  m_axi_gmem_AWLEN(0) <= \<const0>\;
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const0>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_AWUSER(0) <= \<const0>\;
  m_axi_gmem_AWVALID <= \<const0>\;
  m_axi_gmem_WDATA(31) <= \<const0>\;
  m_axi_gmem_WDATA(30) <= \<const0>\;
  m_axi_gmem_WDATA(29) <= \<const0>\;
  m_axi_gmem_WDATA(28) <= \<const0>\;
  m_axi_gmem_WDATA(27) <= \<const0>\;
  m_axi_gmem_WDATA(26) <= \<const0>\;
  m_axi_gmem_WDATA(25) <= \<const0>\;
  m_axi_gmem_WDATA(24) <= \<const0>\;
  m_axi_gmem_WDATA(23) <= \<const0>\;
  m_axi_gmem_WDATA(22) <= \<const0>\;
  m_axi_gmem_WDATA(21) <= \<const0>\;
  m_axi_gmem_WDATA(20) <= \<const0>\;
  m_axi_gmem_WDATA(19) <= \<const0>\;
  m_axi_gmem_WDATA(18) <= \<const0>\;
  m_axi_gmem_WDATA(17) <= \<const0>\;
  m_axi_gmem_WDATA(16) <= \<const0>\;
  m_axi_gmem_WDATA(15) <= \<const0>\;
  m_axi_gmem_WDATA(14) <= \<const0>\;
  m_axi_gmem_WDATA(13) <= \<const0>\;
  m_axi_gmem_WDATA(12) <= \<const0>\;
  m_axi_gmem_WDATA(11) <= \<const0>\;
  m_axi_gmem_WDATA(10) <= \<const0>\;
  m_axi_gmem_WDATA(9) <= \<const0>\;
  m_axi_gmem_WDATA(8) <= \<const0>\;
  m_axi_gmem_WDATA(7) <= \<const0>\;
  m_axi_gmem_WDATA(6) <= \<const0>\;
  m_axi_gmem_WDATA(5) <= \<const0>\;
  m_axi_gmem_WDATA(4) <= \<const0>\;
  m_axi_gmem_WDATA(3) <= \<const0>\;
  m_axi_gmem_WDATA(2) <= \<const0>\;
  m_axi_gmem_WDATA(1) <= \<const0>\;
  m_axi_gmem_WDATA(0) <= \<const0>\;
  m_axi_gmem_WID(0) <= \<const0>\;
  m_axi_gmem_WLAST <= \<const0>\;
  m_axi_gmem_WSTRB(3) <= \<const0>\;
  m_axi_gmem_WSTRB(2) <= \<const0>\;
  m_axi_gmem_WSTRB(1) <= \<const0>\;
  m_axi_gmem_WSTRB(0) <= \<const0>\;
  m_axi_gmem_WUSER(0) <= \<const0>\;
  m_axi_gmem_WVALID <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state32,
      I1 => ap_CS_fsm_state34,
      I2 => \ap_CS_fsm_reg_n_3_[7]\,
      I3 => \ap_CS_fsm_reg_n_3_[3]\,
      O => \ap_CS_fsm[1]_i_10_n_3\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6_n_3\,
      I1 => \ap_CS_fsm_reg_n_3_[16]\,
      I2 => \ap_CS_fsm_reg_n_3_[6]\,
      I3 => \ap_CS_fsm_reg_n_3_[30]\,
      I4 => \ap_CS_fsm_reg_n_3_[13]\,
      I5 => \ap_CS_fsm[1]_i_7_n_3\,
      O => \ap_CS_fsm[1]_i_4_n_3\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_3_[15]\,
      I1 => \ap_CS_fsm_reg_n_3_[18]\,
      I2 => \ap_CS_fsm_reg_n_3_[27]\,
      I3 => \ap_CS_fsm[1]_i_8_n_3\,
      I4 => \ap_CS_fsm[1]_i_9_n_3\,
      O => \ap_CS_fsm[1]_i_5_n_3\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_3_[5]\,
      I1 => ap_CS_fsm_state10,
      I2 => \ap_CS_fsm_reg_n_3_[4]\,
      I3 => ap_CS_fsm_state1,
      O => \ap_CS_fsm[1]_i_6_n_3\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state33,
      I1 => \ap_CS_fsm_reg_n_3_[8]\,
      I2 => ap_CS_fsm_state3,
      I3 => \ap_CS_fsm_reg_n_3_[26]\,
      I4 => \ap_CS_fsm[1]_i_10_n_3\,
      O => \ap_CS_fsm[1]_i_7_n_3\
    );
\ap_CS_fsm[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_3_[28]\,
      I1 => ap_CS_fsm_state30,
      I2 => \ap_CS_fsm_reg_n_3_[23]\,
      I3 => \ap_CS_fsm_reg_n_3_[17]\,
      O => \ap_CS_fsm[1]_i_8_n_3\
    );
\ap_CS_fsm[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_3_[24]\,
      I1 => ap_CS_fsm_state23,
      I2 => \ap_CS_fsm_reg_n_3_[14]\,
      I3 => ap_CS_fsm_state20,
      O => \ap_CS_fsm[1]_i_9_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => \ap_CS_fsm_reg_n_3_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[13]\,
      Q => \ap_CS_fsm_reg_n_3_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[14]\,
      Q => \ap_CS_fsm_reg_n_3_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[15]\,
      Q => \ap_CS_fsm_reg_n_3_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[16]\,
      Q => \ap_CS_fsm_reg_n_3_[17]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[17]\,
      Q => \ap_CS_fsm_reg_n_3_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_state21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => \ap_CS_fsm_reg_n_3_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[23]\,
      Q => \ap_CS_fsm_reg_n_3_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[24]\,
      Q => \ap_CS_fsm_reg_n_3_[25]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[25]\,
      Q => \ap_CS_fsm_reg_n_3_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[26]\,
      Q => \ap_CS_fsm_reg_n_3_[27]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[27]\,
      Q => \ap_CS_fsm_reg_n_3_[28]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(29),
      Q => ap_CS_fsm_state30,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => \ap_CS_fsm_reg_n_3_[30]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[30]\,
      Q => ap_CS_fsm_state32,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(32),
      Q => ap_CS_fsm_state33,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(33),
      Q => ap_CS_fsm_state34,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[3]\,
      Q => \ap_CS_fsm_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[4]\,
      Q => \ap_CS_fsm_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[5]\,
      Q => \ap_CS_fsm_reg_n_3_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[6]\,
      Q => \ap_CS_fsm_reg_n_3_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[7]\,
      Q => \ap_CS_fsm_reg_n_3_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_idle_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => ap_start,
      O => ap_idle
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_control_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      highfreq_coefs(62 downto 0) => highfreq_coefs(63 downto 1),
      lowfreq_coefs(62 downto 0) => lowfreq_coefs(63 downto 1),
      midfreq_coefs(62 downto 0) => midfreq_coefs(63 downto 1),
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
\gmem_addr_1_reg_476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(2),
      Q => gmem_addr_1_reg_476(0),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(12),
      Q => gmem_addr_1_reg_476(10),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(13),
      Q => gmem_addr_1_reg_476(11),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(14),
      Q => gmem_addr_1_reg_476(12),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(15),
      Q => gmem_addr_1_reg_476(13),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(16),
      Q => gmem_addr_1_reg_476(14),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(17),
      Q => gmem_addr_1_reg_476(15),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(18),
      Q => gmem_addr_1_reg_476(16),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(19),
      Q => gmem_addr_1_reg_476(17),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(20),
      Q => gmem_addr_1_reg_476(18),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(21),
      Q => gmem_addr_1_reg_476(19),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(3),
      Q => gmem_addr_1_reg_476(1),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(22),
      Q => gmem_addr_1_reg_476(20),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(23),
      Q => gmem_addr_1_reg_476(21),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(24),
      Q => gmem_addr_1_reg_476(22),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(25),
      Q => gmem_addr_1_reg_476(23),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(26),
      Q => gmem_addr_1_reg_476(24),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(27),
      Q => gmem_addr_1_reg_476(25),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(28),
      Q => gmem_addr_1_reg_476(26),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(29),
      Q => gmem_addr_1_reg_476(27),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(30),
      Q => gmem_addr_1_reg_476(28),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(31),
      Q => gmem_addr_1_reg_476(29),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(4),
      Q => gmem_addr_1_reg_476(2),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(32),
      Q => gmem_addr_1_reg_476(30),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(33),
      Q => gmem_addr_1_reg_476(31),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(34),
      Q => gmem_addr_1_reg_476(32),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(35),
      Q => gmem_addr_1_reg_476(33),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(36),
      Q => gmem_addr_1_reg_476(34),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(37),
      Q => gmem_addr_1_reg_476(35),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(38),
      Q => gmem_addr_1_reg_476(36),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(39),
      Q => gmem_addr_1_reg_476(37),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(40),
      Q => gmem_addr_1_reg_476(38),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(41),
      Q => gmem_addr_1_reg_476(39),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(5),
      Q => gmem_addr_1_reg_476(3),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(42),
      Q => gmem_addr_1_reg_476(40),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(43),
      Q => gmem_addr_1_reg_476(41),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(44),
      Q => gmem_addr_1_reg_476(42),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(45),
      Q => gmem_addr_1_reg_476(43),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(46),
      Q => gmem_addr_1_reg_476(44),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(47),
      Q => gmem_addr_1_reg_476(45),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(48),
      Q => gmem_addr_1_reg_476(46),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(49),
      Q => gmem_addr_1_reg_476(47),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(50),
      Q => gmem_addr_1_reg_476(48),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(51),
      Q => gmem_addr_1_reg_476(49),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(6),
      Q => gmem_addr_1_reg_476(4),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(52),
      Q => gmem_addr_1_reg_476(50),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(53),
      Q => gmem_addr_1_reg_476(51),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(54),
      Q => gmem_addr_1_reg_476(52),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(55),
      Q => gmem_addr_1_reg_476(53),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(56),
      Q => gmem_addr_1_reg_476(54),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(57),
      Q => gmem_addr_1_reg_476(55),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(58),
      Q => gmem_addr_1_reg_476(56),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(59),
      Q => gmem_addr_1_reg_476(57),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(60),
      Q => gmem_addr_1_reg_476(58),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(61),
      Q => gmem_addr_1_reg_476(59),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(7),
      Q => gmem_addr_1_reg_476(5),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(62),
      Q => gmem_addr_1_reg_476(60),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(63),
      Q => gmem_addr_1_reg_476(61),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(8),
      Q => gmem_addr_1_reg_476(6),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(9),
      Q => gmem_addr_1_reg_476(7),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(10),
      Q => gmem_addr_1_reg_476(8),
      R => '0'
    );
\gmem_addr_1_reg_476_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(11),
      Q => gmem_addr_1_reg_476(9),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(0),
      Q => gmem_addr_2_read_reg_513(0),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(10),
      Q => gmem_addr_2_read_reg_513(10),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(11),
      Q => gmem_addr_2_read_reg_513(11),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(12),
      Q => gmem_addr_2_read_reg_513(12),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(13),
      Q => gmem_addr_2_read_reg_513(13),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(14),
      Q => gmem_addr_2_read_reg_513(14),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(15),
      Q => gmem_addr_2_read_reg_513(15),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(16),
      Q => gmem_addr_2_read_reg_513(16),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(17),
      Q => gmem_addr_2_read_reg_513(17),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(18),
      Q => gmem_addr_2_read_reg_513(18),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(19),
      Q => gmem_addr_2_read_reg_513(19),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(1),
      Q => gmem_addr_2_read_reg_513(1),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(20),
      Q => gmem_addr_2_read_reg_513(20),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(21),
      Q => gmem_addr_2_read_reg_513(21),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(22),
      Q => gmem_addr_2_read_reg_513(22),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(23),
      Q => gmem_addr_2_read_reg_513(23),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(24),
      Q => gmem_addr_2_read_reg_513(24),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(25),
      Q => gmem_addr_2_read_reg_513(25),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(26),
      Q => gmem_addr_2_read_reg_513(26),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(27),
      Q => gmem_addr_2_read_reg_513(27),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(28),
      Q => gmem_addr_2_read_reg_513(28),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(29),
      Q => gmem_addr_2_read_reg_513(29),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(2),
      Q => gmem_addr_2_read_reg_513(2),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(30),
      Q => gmem_addr_2_read_reg_513(30),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(31),
      Q => gmem_addr_2_read_reg_513(31),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(3),
      Q => gmem_addr_2_read_reg_513(3),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(4),
      Q => gmem_addr_2_read_reg_513(4),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(5),
      Q => gmem_addr_2_read_reg_513(5),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(6),
      Q => gmem_addr_2_read_reg_513(6),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(7),
      Q => gmem_addr_2_read_reg_513(7),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(8),
      Q => gmem_addr_2_read_reg_513(8),
      R => '0'
    );
\gmem_addr_2_read_reg_513_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state30,
      D => gmem_RDATA(9),
      Q => gmem_addr_2_read_reg_513(9),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(2),
      Q => gmem_addr_2_reg_482(0),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(12),
      Q => gmem_addr_2_reg_482(10),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(13),
      Q => gmem_addr_2_reg_482(11),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(14),
      Q => gmem_addr_2_reg_482(12),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(15),
      Q => gmem_addr_2_reg_482(13),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(16),
      Q => gmem_addr_2_reg_482(14),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(17),
      Q => gmem_addr_2_reg_482(15),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(18),
      Q => gmem_addr_2_reg_482(16),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(19),
      Q => gmem_addr_2_reg_482(17),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(20),
      Q => gmem_addr_2_reg_482(18),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(21),
      Q => gmem_addr_2_reg_482(19),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(3),
      Q => gmem_addr_2_reg_482(1),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(22),
      Q => gmem_addr_2_reg_482(20),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(23),
      Q => gmem_addr_2_reg_482(21),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(24),
      Q => gmem_addr_2_reg_482(22),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(25),
      Q => gmem_addr_2_reg_482(23),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(26),
      Q => gmem_addr_2_reg_482(24),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(27),
      Q => gmem_addr_2_reg_482(25),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(28),
      Q => gmem_addr_2_reg_482(26),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(29),
      Q => gmem_addr_2_reg_482(27),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(30),
      Q => gmem_addr_2_reg_482(28),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(31),
      Q => gmem_addr_2_reg_482(29),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(4),
      Q => gmem_addr_2_reg_482(2),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(32),
      Q => gmem_addr_2_reg_482(30),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(33),
      Q => gmem_addr_2_reg_482(31),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(34),
      Q => gmem_addr_2_reg_482(32),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(35),
      Q => gmem_addr_2_reg_482(33),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(36),
      Q => gmem_addr_2_reg_482(34),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(37),
      Q => gmem_addr_2_reg_482(35),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(38),
      Q => gmem_addr_2_reg_482(36),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(39),
      Q => gmem_addr_2_reg_482(37),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(40),
      Q => gmem_addr_2_reg_482(38),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(41),
      Q => gmem_addr_2_reg_482(39),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(5),
      Q => gmem_addr_2_reg_482(3),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(42),
      Q => gmem_addr_2_reg_482(40),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(43),
      Q => gmem_addr_2_reg_482(41),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(44),
      Q => gmem_addr_2_reg_482(42),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(45),
      Q => gmem_addr_2_reg_482(43),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(46),
      Q => gmem_addr_2_reg_482(44),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(47),
      Q => gmem_addr_2_reg_482(45),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(48),
      Q => gmem_addr_2_reg_482(46),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(49),
      Q => gmem_addr_2_reg_482(47),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(50),
      Q => gmem_addr_2_reg_482(48),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(51),
      Q => gmem_addr_2_reg_482(49),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(6),
      Q => gmem_addr_2_reg_482(4),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(52),
      Q => gmem_addr_2_reg_482(50),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(53),
      Q => gmem_addr_2_reg_482(51),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(54),
      Q => gmem_addr_2_reg_482(52),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(55),
      Q => gmem_addr_2_reg_482(53),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(56),
      Q => gmem_addr_2_reg_482(54),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(57),
      Q => gmem_addr_2_reg_482(55),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(58),
      Q => gmem_addr_2_reg_482(56),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(59),
      Q => gmem_addr_2_reg_482(57),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(60),
      Q => gmem_addr_2_reg_482(58),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(61),
      Q => gmem_addr_2_reg_482(59),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(7),
      Q => gmem_addr_2_reg_482(5),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(62),
      Q => gmem_addr_2_reg_482(60),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(63),
      Q => gmem_addr_2_reg_482(61),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(8),
      Q => gmem_addr_2_reg_482(6),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(9),
      Q => gmem_addr_2_reg_482(7),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(10),
      Q => gmem_addr_2_reg_482(8),
      R => '0'
    );
\gmem_addr_2_reg_482_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(11),
      Q => gmem_addr_2_reg_482(9),
      R => '0'
    );
\gmem_addr_reg_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(2),
      Q => gmem_addr_reg_470(0),
      R => '0'
    );
\gmem_addr_reg_470_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(12),
      Q => gmem_addr_reg_470(10),
      R => '0'
    );
\gmem_addr_reg_470_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(13),
      Q => gmem_addr_reg_470(11),
      R => '0'
    );
\gmem_addr_reg_470_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(14),
      Q => gmem_addr_reg_470(12),
      R => '0'
    );
\gmem_addr_reg_470_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(15),
      Q => gmem_addr_reg_470(13),
      R => '0'
    );
\gmem_addr_reg_470_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(16),
      Q => gmem_addr_reg_470(14),
      R => '0'
    );
\gmem_addr_reg_470_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(17),
      Q => gmem_addr_reg_470(15),
      R => '0'
    );
\gmem_addr_reg_470_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(18),
      Q => gmem_addr_reg_470(16),
      R => '0'
    );
\gmem_addr_reg_470_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(19),
      Q => gmem_addr_reg_470(17),
      R => '0'
    );
\gmem_addr_reg_470_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(20),
      Q => gmem_addr_reg_470(18),
      R => '0'
    );
\gmem_addr_reg_470_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(21),
      Q => gmem_addr_reg_470(19),
      R => '0'
    );
\gmem_addr_reg_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(3),
      Q => gmem_addr_reg_470(1),
      R => '0'
    );
\gmem_addr_reg_470_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(22),
      Q => gmem_addr_reg_470(20),
      R => '0'
    );
\gmem_addr_reg_470_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(23),
      Q => gmem_addr_reg_470(21),
      R => '0'
    );
\gmem_addr_reg_470_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(24),
      Q => gmem_addr_reg_470(22),
      R => '0'
    );
\gmem_addr_reg_470_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(25),
      Q => gmem_addr_reg_470(23),
      R => '0'
    );
\gmem_addr_reg_470_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(26),
      Q => gmem_addr_reg_470(24),
      R => '0'
    );
\gmem_addr_reg_470_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(27),
      Q => gmem_addr_reg_470(25),
      R => '0'
    );
\gmem_addr_reg_470_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(28),
      Q => gmem_addr_reg_470(26),
      R => '0'
    );
\gmem_addr_reg_470_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(29),
      Q => gmem_addr_reg_470(27),
      R => '0'
    );
\gmem_addr_reg_470_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(30),
      Q => gmem_addr_reg_470(28),
      R => '0'
    );
\gmem_addr_reg_470_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(31),
      Q => gmem_addr_reg_470(29),
      R => '0'
    );
\gmem_addr_reg_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(4),
      Q => gmem_addr_reg_470(2),
      R => '0'
    );
\gmem_addr_reg_470_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(32),
      Q => gmem_addr_reg_470(30),
      R => '0'
    );
\gmem_addr_reg_470_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(33),
      Q => gmem_addr_reg_470(31),
      R => '0'
    );
\gmem_addr_reg_470_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(34),
      Q => gmem_addr_reg_470(32),
      R => '0'
    );
\gmem_addr_reg_470_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(35),
      Q => gmem_addr_reg_470(33),
      R => '0'
    );
\gmem_addr_reg_470_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(36),
      Q => gmem_addr_reg_470(34),
      R => '0'
    );
\gmem_addr_reg_470_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(37),
      Q => gmem_addr_reg_470(35),
      R => '0'
    );
\gmem_addr_reg_470_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(38),
      Q => gmem_addr_reg_470(36),
      R => '0'
    );
\gmem_addr_reg_470_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(39),
      Q => gmem_addr_reg_470(37),
      R => '0'
    );
\gmem_addr_reg_470_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(40),
      Q => gmem_addr_reg_470(38),
      R => '0'
    );
\gmem_addr_reg_470_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(41),
      Q => gmem_addr_reg_470(39),
      R => '0'
    );
\gmem_addr_reg_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(5),
      Q => gmem_addr_reg_470(3),
      R => '0'
    );
\gmem_addr_reg_470_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(42),
      Q => gmem_addr_reg_470(40),
      R => '0'
    );
\gmem_addr_reg_470_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(43),
      Q => gmem_addr_reg_470(41),
      R => '0'
    );
\gmem_addr_reg_470_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(44),
      Q => gmem_addr_reg_470(42),
      R => '0'
    );
\gmem_addr_reg_470_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(45),
      Q => gmem_addr_reg_470(43),
      R => '0'
    );
\gmem_addr_reg_470_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(46),
      Q => gmem_addr_reg_470(44),
      R => '0'
    );
\gmem_addr_reg_470_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(47),
      Q => gmem_addr_reg_470(45),
      R => '0'
    );
\gmem_addr_reg_470_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(48),
      Q => gmem_addr_reg_470(46),
      R => '0'
    );
\gmem_addr_reg_470_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(49),
      Q => gmem_addr_reg_470(47),
      R => '0'
    );
\gmem_addr_reg_470_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(50),
      Q => gmem_addr_reg_470(48),
      R => '0'
    );
\gmem_addr_reg_470_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(51),
      Q => gmem_addr_reg_470(49),
      R => '0'
    );
\gmem_addr_reg_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(6),
      Q => gmem_addr_reg_470(4),
      R => '0'
    );
\gmem_addr_reg_470_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(52),
      Q => gmem_addr_reg_470(50),
      R => '0'
    );
\gmem_addr_reg_470_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(53),
      Q => gmem_addr_reg_470(51),
      R => '0'
    );
\gmem_addr_reg_470_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(54),
      Q => gmem_addr_reg_470(52),
      R => '0'
    );
\gmem_addr_reg_470_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(55),
      Q => gmem_addr_reg_470(53),
      R => '0'
    );
\gmem_addr_reg_470_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(56),
      Q => gmem_addr_reg_470(54),
      R => '0'
    );
\gmem_addr_reg_470_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(57),
      Q => gmem_addr_reg_470(55),
      R => '0'
    );
\gmem_addr_reg_470_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(58),
      Q => gmem_addr_reg_470(56),
      R => '0'
    );
\gmem_addr_reg_470_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(59),
      Q => gmem_addr_reg_470(57),
      R => '0'
    );
\gmem_addr_reg_470_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(60),
      Q => gmem_addr_reg_470(58),
      R => '0'
    );
\gmem_addr_reg_470_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(61),
      Q => gmem_addr_reg_470(59),
      R => '0'
    );
\gmem_addr_reg_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(7),
      Q => gmem_addr_reg_470(5),
      R => '0'
    );
\gmem_addr_reg_470_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(62),
      Q => gmem_addr_reg_470(60),
      R => '0'
    );
\gmem_addr_reg_470_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(63),
      Q => gmem_addr_reg_470(61),
      R => '0'
    );
\gmem_addr_reg_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(8),
      Q => gmem_addr_reg_470(6),
      R => '0'
    );
\gmem_addr_reg_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(9),
      Q => gmem_addr_reg_470(7),
      R => '0'
    );
\gmem_addr_reg_470_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(10),
      Q => gmem_addr_reg_470(8),
      R => '0'
    );
\gmem_addr_reg_470_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(11),
      Q => gmem_addr_reg_470(9),
      R => '0'
    );
gmem_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi
     port map (
      ARLEN(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      D(32) => m_axi_gmem_RLAST,
      D(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      E(0) => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_ARVALID,
      Q(14) => ap_CS_fsm_state30,
      Q(13) => \ap_CS_fsm_reg_n_3_[28]\,
      Q(12) => ap_CS_fsm_state23,
      Q(11) => ap_CS_fsm_state22,
      Q(10) => ap_CS_fsm_state21,
      Q(9) => ap_CS_fsm_state20,
      Q(8) => \ap_CS_fsm_reg_n_3_[18]\,
      Q(7) => ap_CS_fsm_state13,
      Q(6) => ap_CS_fsm_state12,
      Q(5) => ap_CS_fsm_state11,
      Q(4) => ap_CS_fsm_state10,
      Q(3) => \ap_CS_fsm_reg_n_3_[8]\,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[11]\ => gmem_m_axi_U_n_11,
      \ap_CS_fsm_reg[21]\ => gmem_m_axi_U_n_12,
      ap_NS_fsm(8 downto 7) => ap_NS_fsm(30 downto 29),
      ap_NS_fsm(6) => ap_NS_fsm(23),
      ap_NS_fsm(5 downto 4) => ap_NS_fsm(20 downto 19),
      ap_NS_fsm(3) => ap_NS_fsm(13),
      ap_NS_fsm(2 downto 1) => ap_NS_fsm(10 downto 9),
      ap_NS_fsm(0) => ap_NS_fsm(3),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_1,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_3,
      ap_enable_reg_pp0_iter1_2 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8_0,
      ap_enable_reg_pp0_iter8_1 => ap_enable_reg_pp0_iter8_2,
      ap_enable_reg_pp0_iter8_3 => ap_enable_reg_pp0_iter8,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_gmem_ARVALID,
      dout(31 downto 0) => gmem_RDATA(31 downto 0),
      \dout_reg[0]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_47,
      \dout_reg[10]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_57,
      \dout_reg[11]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_58,
      \dout_reg[12]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_59,
      \dout_reg[13]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_60,
      \dout_reg[14]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_61,
      \dout_reg[15]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_62,
      \dout_reg[16]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_63,
      \dout_reg[17]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_64,
      \dout_reg[18]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_65,
      \dout_reg[19]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_66,
      \dout_reg[1]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_48,
      \dout_reg[20]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_67,
      \dout_reg[21]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_68,
      \dout_reg[22]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_69,
      \dout_reg[23]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_70,
      \dout_reg[24]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_71,
      \dout_reg[25]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_72,
      \dout_reg[26]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_73,
      \dout_reg[27]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_74,
      \dout_reg[28]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_75,
      \dout_reg[29]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_76,
      \dout_reg[2]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_49,
      \dout_reg[30]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_77,
      \dout_reg[31]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_78,
      \dout_reg[32]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_79,
      \dout_reg[33]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_80,
      \dout_reg[34]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_81,
      \dout_reg[35]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_82,
      \dout_reg[36]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_83,
      \dout_reg[37]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_84,
      \dout_reg[38]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_85,
      \dout_reg[39]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_86,
      \dout_reg[3]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_50,
      \dout_reg[40]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_87,
      \dout_reg[41]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_88,
      \dout_reg[42]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_89,
      \dout_reg[43]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_90,
      \dout_reg[44]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_91,
      \dout_reg[45]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_92,
      \dout_reg[46]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_93,
      \dout_reg[47]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_94,
      \dout_reg[48]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_95,
      \dout_reg[49]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_96,
      \dout_reg[4]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_51,
      \dout_reg[50]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_97,
      \dout_reg[51]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_98,
      \dout_reg[52]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_99,
      \dout_reg[53]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_100,
      \dout_reg[54]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_101,
      \dout_reg[55]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_102,
      \dout_reg[56]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_103,
      \dout_reg[57]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_104,
      \dout_reg[58]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_105,
      \dout_reg[59]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_106,
      \dout_reg[5]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_52,
      \dout_reg[60]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_107,
      \dout_reg[61]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_108,
      \dout_reg[64]\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_13,
      \dout_reg[6]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_53,
      \dout_reg[7]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_54,
      \dout_reg[8]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_55,
      \dout_reg[9]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_56,
      full_n_reg => gmem_m_axi_U_n_6,
      full_n_reg_0 => gmem_m_axi_U_n_8,
      full_n_reg_1 => gmem_m_axi_U_n_10,
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      gmem_addr_1_reg_476(61 downto 0) => gmem_addr_1_reg_476(61 downto 0),
      gmem_addr_2_reg_482(61 downto 0) => gmem_addr_2_reg_482(61 downto 0),
      gmem_addr_reg_470(61 downto 0) => gmem_addr_reg_470(61 downto 0),
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1,
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY,
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1,
      m_axi_gmem_ARADDR(61 downto 0) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      s_ready_t_reg => m_axi_gmem_RREADY
    );
grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop
     port map (
      ADDRARDADDR(5) => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_n_39,
      ADDRARDADDR(4 downto 0) => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address1(4 downto 0),
      ADDRBWRADDR(5 downto 0) => highfreq_shift_reg_address0(5 downto 0),
      \B_V_data_1_payload_A_reg[31]\(31 downto 0) => mul_ln69_reg_521(31 downto 0),
      D(1 downto 0) => ap_NS_fsm(22 downto 21),
      E(0) => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_ARVALID,
      Q(4) => ap_CS_fsm_state23,
      Q(3) => ap_CS_fsm_state22,
      Q(2) => ap_CS_fsm_state21,
      Q(1) => ap_CS_fsm_state12,
      Q(0) => ap_CS_fsm_state2,
      S(0) => highfreq_coefs_read_reg_401(1),
      SR(0) => ap_rst_n_inv,
      WEBWE(0) => highfreq_shift_reg_we0,
      \ap_CS_fsm_reg[20]\(0) => grp_fu_375_ce,
      \ap_CS_fsm_reg[20]_0\ => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_n_152,
      \ap_CS_fsm_reg[21]\(0) => grp_fu_391_ce,
      \ap_CS_fsm_reg[21]_0\ => gmem_m_axi_U_n_10,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_rst_n => ap_rst_n,
      dout_reg => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_56,
      \dout_reg[16]__0\ => gmem_m_axi_U_n_6,
      dout_reg_0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_57,
      dout_reg_1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_58,
      dout_reg_10 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_67,
      dout_reg_11 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_68,
      dout_reg_12 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_69,
      dout_reg_13 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_70,
      dout_reg_2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_59,
      dout_reg_3 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_60,
      dout_reg_4 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_61,
      dout_reg_5 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_62,
      dout_reg_6 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_63,
      dout_reg_7 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_64,
      dout_reg_8 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_65,
      dout_reg_9 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_66,
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      gmem_addr_2_reg_482(61 downto 0) => gmem_addr_2_reg_482(61 downto 0),
      \gmem_addr_read_reg_273_reg[31]_0\(31 downto 0) => gmem_RDATA(31 downto 0),
      \gmem_addr_reg_262_reg[61]_0\(61 downto 0) => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_ARADDR(61 downto 0),
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(31 downto 0) => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(31 downto 0),
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce,
      grp_fu_391_p0(31 downto 0) => grp_fu_391_p0(31 downto 0),
      grp_fu_391_p1(31 downto 0) => grp_fu_391_p1(31 downto 0),
      \highfreq_shift_reg_load_reg_268_reg[31]_0\(31 downto 0) => highfreq_shift_reg_q1(31 downto 0),
      \mul_ln66_reg_278_reg[31]_0\(31 downto 16) => grp_fu_391_p2(31 downto 16),
      \mul_ln66_reg_278_reg[31]_0\(15) => mul_32s_32s_32_2_1_U18_n_19,
      \mul_ln66_reg_278_reg[31]_0\(14) => mul_32s_32s_32_2_1_U18_n_20,
      \mul_ln66_reg_278_reg[31]_0\(13) => mul_32s_32s_32_2_1_U18_n_21,
      \mul_ln66_reg_278_reg[31]_0\(12) => mul_32s_32s_32_2_1_U18_n_22,
      \mul_ln66_reg_278_reg[31]_0\(11) => mul_32s_32s_32_2_1_U18_n_23,
      \mul_ln66_reg_278_reg[31]_0\(10) => mul_32s_32s_32_2_1_U18_n_24,
      \mul_ln66_reg_278_reg[31]_0\(9) => mul_32s_32s_32_2_1_U18_n_25,
      \mul_ln66_reg_278_reg[31]_0\(8) => mul_32s_32s_32_2_1_U18_n_26,
      \mul_ln66_reg_278_reg[31]_0\(7) => mul_32s_32s_32_2_1_U18_n_27,
      \mul_ln66_reg_278_reg[31]_0\(6) => mul_32s_32s_32_2_1_U18_n_28,
      \mul_ln66_reg_278_reg[31]_0\(5) => mul_32s_32s_32_2_1_U18_n_29,
      \mul_ln66_reg_278_reg[31]_0\(4) => mul_32s_32s_32_2_1_U18_n_30,
      \mul_ln66_reg_278_reg[31]_0\(3) => mul_32s_32s_32_2_1_U18_n_31,
      \mul_ln66_reg_278_reg[31]_0\(2) => mul_32s_32s_32_2_1_U18_n_32,
      \mul_ln66_reg_278_reg[31]_0\(1) => mul_32s_32s_32_2_1_U18_n_33,
      \mul_ln66_reg_278_reg[31]_0\(0) => mul_32s_32s_32_2_1_U18_n_34,
      \mul_ln69_reg_521_reg[30]\(31 downto 0) => SIGNAL_OUT_TDATA_int_regslice(31 downto 0),
      tmp_product => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_24,
      tmp_product_0 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_25,
      tmp_product_1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_26,
      tmp_product_10 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_35,
      tmp_product_11 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_36,
      tmp_product_12 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_37,
      tmp_product_13 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_38,
      tmp_product_14 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_71,
      tmp_product_15 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_72,
      tmp_product_16 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_73,
      tmp_product_17 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_74,
      tmp_product_18 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_75,
      tmp_product_19 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_76,
      tmp_product_2 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_27,
      tmp_product_20 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_77,
      tmp_product_21 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_78,
      tmp_product_22 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_79,
      tmp_product_23 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_80,
      tmp_product_24 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_81,
      tmp_product_25 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_82,
      tmp_product_26 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_83,
      tmp_product_27 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_84,
      tmp_product_28 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_85,
      tmp_product_29 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_86,
      tmp_product_3 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_28,
      tmp_product_30 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_87,
      tmp_product_4 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_29,
      tmp_product_5 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_30,
      tmp_product_6 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_31,
      tmp_product_7 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_32,
      tmp_product_8 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_33,
      tmp_product_9 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_34,
      \tmp_product__0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_39,
      \tmp_product__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_40,
      \tmp_product__0_1\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_41,
      \tmp_product__0_10\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_50,
      \tmp_product__0_11\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_51,
      \tmp_product__0_12\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_52,
      \tmp_product__0_13\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_53,
      \tmp_product__0_14\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_54,
      \tmp_product__0_15\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_55,
      \tmp_product__0_2\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_42,
      \tmp_product__0_3\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_43,
      \tmp_product__0_4\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_44,
      \tmp_product__0_5\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_45,
      \tmp_product__0_6\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_46,
      \tmp_product__0_7\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_47,
      \tmp_product__0_8\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_48,
      \tmp_product__0_9\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_49
    );
grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_n_152,
      Q => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop
     port map (
      ADDRARDADDR(5) => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_38,
      ADDRARDADDR(4 downto 0) => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address1(4 downto 0),
      ADDRBWRADDR(5 downto 0) => lowfreq_shift_reg_address0(5 downto 0),
      D(0) => ap_NS_fsm(2),
      E(0) => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARVALID,
      Q(6) => \ap_CS_fsm_reg_n_3_[25]\,
      Q(5) => ap_CS_fsm_state20,
      Q(4) => ap_CS_fsm_state13,
      Q(3) => ap_CS_fsm_state12,
      Q(2) => ap_CS_fsm_state11,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      S(0) => lowfreq_coefs_read_reg_411(1),
      SIGNAL_IN_TREADY_int_regslice => SIGNAL_IN_TREADY_int_regslice,
      SR(0) => ap_rst_n_inv,
      WEBWE(0) => lowfreq_shift_reg_we0,
      \ap_CS_fsm_reg[11]\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_47,
      \ap_CS_fsm_reg[11]_0\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_48,
      \ap_CS_fsm_reg[11]_1\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_49,
      \ap_CS_fsm_reg[11]_10\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_58,
      \ap_CS_fsm_reg[11]_11\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_59,
      \ap_CS_fsm_reg[11]_12\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_60,
      \ap_CS_fsm_reg[11]_13\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_61,
      \ap_CS_fsm_reg[11]_14\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_62,
      \ap_CS_fsm_reg[11]_15\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_63,
      \ap_CS_fsm_reg[11]_16\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_64,
      \ap_CS_fsm_reg[11]_17\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_65,
      \ap_CS_fsm_reg[11]_18\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_66,
      \ap_CS_fsm_reg[11]_19\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_67,
      \ap_CS_fsm_reg[11]_2\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_50,
      \ap_CS_fsm_reg[11]_20\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_68,
      \ap_CS_fsm_reg[11]_21\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_69,
      \ap_CS_fsm_reg[11]_22\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_70,
      \ap_CS_fsm_reg[11]_23\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_71,
      \ap_CS_fsm_reg[11]_24\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_72,
      \ap_CS_fsm_reg[11]_25\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_73,
      \ap_CS_fsm_reg[11]_26\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_74,
      \ap_CS_fsm_reg[11]_27\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_75,
      \ap_CS_fsm_reg[11]_28\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_76,
      \ap_CS_fsm_reg[11]_29\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_77,
      \ap_CS_fsm_reg[11]_3\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_51,
      \ap_CS_fsm_reg[11]_30\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_78,
      \ap_CS_fsm_reg[11]_31\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_79,
      \ap_CS_fsm_reg[11]_32\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_80,
      \ap_CS_fsm_reg[11]_33\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_81,
      \ap_CS_fsm_reg[11]_34\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_82,
      \ap_CS_fsm_reg[11]_35\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_83,
      \ap_CS_fsm_reg[11]_36\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_84,
      \ap_CS_fsm_reg[11]_37\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_85,
      \ap_CS_fsm_reg[11]_38\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_86,
      \ap_CS_fsm_reg[11]_39\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_87,
      \ap_CS_fsm_reg[11]_4\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_52,
      \ap_CS_fsm_reg[11]_40\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_88,
      \ap_CS_fsm_reg[11]_41\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_89,
      \ap_CS_fsm_reg[11]_42\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_90,
      \ap_CS_fsm_reg[11]_43\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_91,
      \ap_CS_fsm_reg[11]_44\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_92,
      \ap_CS_fsm_reg[11]_45\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_93,
      \ap_CS_fsm_reg[11]_46\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_94,
      \ap_CS_fsm_reg[11]_47\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_95,
      \ap_CS_fsm_reg[11]_48\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_96,
      \ap_CS_fsm_reg[11]_49\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_97,
      \ap_CS_fsm_reg[11]_5\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_53,
      \ap_CS_fsm_reg[11]_50\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_98,
      \ap_CS_fsm_reg[11]_51\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_99,
      \ap_CS_fsm_reg[11]_52\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_100,
      \ap_CS_fsm_reg[11]_53\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_101,
      \ap_CS_fsm_reg[11]_54\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_102,
      \ap_CS_fsm_reg[11]_55\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_103,
      \ap_CS_fsm_reg[11]_56\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_104,
      \ap_CS_fsm_reg[11]_57\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_105,
      \ap_CS_fsm_reg[11]_58\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_106,
      \ap_CS_fsm_reg[11]_59\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_107,
      \ap_CS_fsm_reg[11]_6\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_54,
      \ap_CS_fsm_reg[11]_60\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_108,
      \ap_CS_fsm_reg[11]_7\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_55,
      \ap_CS_fsm_reg[11]_8\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_56,
      \ap_CS_fsm_reg[11]_9\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_57,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_1,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8_0,
      ap_rst_n => ap_rst_n,
      dout_reg(31 downto 0) => mul_ln49_reg_493(31 downto 0),
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      \gmem_addr_read_reg_273_reg[31]_0\(31 downto 0) => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din0(31 downto 0),
      \gmem_addr_read_reg_273_reg[31]_1\(31 downto 0) => gmem_RDATA(31 downto 0),
      gmem_addr_reg_470(61 downto 0) => gmem_addr_reg_470(61 downto 0),
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_46,
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_179,
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(31 downto 0) => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(31 downto 0),
      \i_fu_74_reg[0]_0\ => gmem_m_axi_U_n_6,
      lowfreq_accumulate_fu_369_p2(31 downto 0) => lowfreq_accumulate_fu_369_p2(31 downto 0),
      \lowfreq_shift_reg_load_reg_268_reg[31]_0\(31 downto 0) => lowfreq_shift_reg_q1(31 downto 0),
      \mem_reg[3][61]_srl4_i_1\(61 downto 0) => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARADDR(61 downto 0),
      \mem_reg[3][61]_srl4_i_1_0\(61 downto 0) => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_ARADDR(61 downto 0),
      \mem_reg[3][61]_srl4_i_1_1\ => gmem_m_axi_U_n_12,
      midfreq_shift_reg_d0(31 downto 0) => midfreq_shift_reg_d0(31 downto 0),
      \mul_ln46_reg_278_reg[31]_0\(31 downto 16) => grp_fu_391_p2(31 downto 16),
      \mul_ln46_reg_278_reg[31]_0\(15) => mul_32s_32s_32_2_1_U18_n_19,
      \mul_ln46_reg_278_reg[31]_0\(14) => mul_32s_32s_32_2_1_U18_n_20,
      \mul_ln46_reg_278_reg[31]_0\(13) => mul_32s_32s_32_2_1_U18_n_21,
      \mul_ln46_reg_278_reg[31]_0\(12) => mul_32s_32s_32_2_1_U18_n_22,
      \mul_ln46_reg_278_reg[31]_0\(11) => mul_32s_32s_32_2_1_U18_n_23,
      \mul_ln46_reg_278_reg[31]_0\(10) => mul_32s_32s_32_2_1_U18_n_24,
      \mul_ln46_reg_278_reg[31]_0\(9) => mul_32s_32s_32_2_1_U18_n_25,
      \mul_ln46_reg_278_reg[31]_0\(8) => mul_32s_32s_32_2_1_U18_n_26,
      \mul_ln46_reg_278_reg[31]_0\(7) => mul_32s_32s_32_2_1_U18_n_27,
      \mul_ln46_reg_278_reg[31]_0\(6) => mul_32s_32s_32_2_1_U18_n_28,
      \mul_ln46_reg_278_reg[31]_0\(5) => mul_32s_32s_32_2_1_U18_n_29,
      \mul_ln46_reg_278_reg[31]_0\(4) => mul_32s_32s_32_2_1_U18_n_30,
      \mul_ln46_reg_278_reg[31]_0\(3) => mul_32s_32s_32_2_1_U18_n_31,
      \mul_ln46_reg_278_reg[31]_0\(2) => mul_32s_32s_32_2_1_U18_n_32,
      \mul_ln46_reg_278_reg[31]_0\(1) => mul_32s_32s_32_2_1_U18_n_33,
      \mul_ln46_reg_278_reg[31]_0\(0) => mul_32s_32s_32_2_1_U18_n_34,
      ram_reg(31 downto 0) => midfreq_shift_reg_q1(31 downto 0)
    );
grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_179,
      Q => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop
     port map (
      ADDRARDADDR(5) => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_7,
      ADDRARDADDR(4 downto 0) => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address1(4 downto 0),
      ADDRBWRADDR(5 downto 0) => midfreq_shift_reg_address0(5 downto 0),
      D(1 downto 0) => ap_NS_fsm(12 downto 11),
      E(0) => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARVALID,
      Q(6) => ap_CS_fsm_state23,
      Q(5) => ap_CS_fsm_state20,
      Q(4) => ap_CS_fsm_state13,
      Q(3) => ap_CS_fsm_state12,
      Q(2) => ap_CS_fsm_state11,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      S(0) => midfreq_coefs_read_reg_406(1),
      SR(0) => ap_rst_n_inv,
      WEBWE(0) => midfreq_shift_reg_we0,
      \ap_CS_fsm_reg[10]\(0) => grp_fu_362_ce,
      \ap_CS_fsm_reg[10]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_120,
      \ap_CS_fsm_reg[11]\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_13,
      \ap_CS_fsm_reg[11]_0\ => gmem_m_axi_U_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_3,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8_2,
      ap_rst_n => ap_rst_n,
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      gmem_addr_1_reg_476(61 downto 0) => gmem_addr_1_reg_476(61 downto 0),
      \gmem_addr_read_reg_273_reg[0]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_55,
      \gmem_addr_read_reg_273_reg[10]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_45,
      \gmem_addr_read_reg_273_reg[11]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_44,
      \gmem_addr_read_reg_273_reg[12]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_43,
      \gmem_addr_read_reg_273_reg[13]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_42,
      \gmem_addr_read_reg_273_reg[14]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_41,
      \gmem_addr_read_reg_273_reg[15]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_40,
      \gmem_addr_read_reg_273_reg[16]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_39,
      \gmem_addr_read_reg_273_reg[17]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_38,
      \gmem_addr_read_reg_273_reg[18]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_37,
      \gmem_addr_read_reg_273_reg[19]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_36,
      \gmem_addr_read_reg_273_reg[1]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_54,
      \gmem_addr_read_reg_273_reg[20]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_35,
      \gmem_addr_read_reg_273_reg[21]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_34,
      \gmem_addr_read_reg_273_reg[22]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_33,
      \gmem_addr_read_reg_273_reg[23]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_32,
      \gmem_addr_read_reg_273_reg[24]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_31,
      \gmem_addr_read_reg_273_reg[25]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_30,
      \gmem_addr_read_reg_273_reg[26]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_29,
      \gmem_addr_read_reg_273_reg[27]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_28,
      \gmem_addr_read_reg_273_reg[28]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_27,
      \gmem_addr_read_reg_273_reg[29]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_26,
      \gmem_addr_read_reg_273_reg[2]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_53,
      \gmem_addr_read_reg_273_reg[30]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_25,
      \gmem_addr_read_reg_273_reg[31]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_24,
      \gmem_addr_read_reg_273_reg[31]_1\(31 downto 0) => gmem_RDATA(31 downto 0),
      \gmem_addr_read_reg_273_reg[3]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_52,
      \gmem_addr_read_reg_273_reg[4]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_51,
      \gmem_addr_read_reg_273_reg[5]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_50,
      \gmem_addr_read_reg_273_reg[6]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_49,
      \gmem_addr_read_reg_273_reg[7]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_48,
      \gmem_addr_read_reg_273_reg[8]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_47,
      \gmem_addr_read_reg_273_reg[9]_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_46,
      \gmem_addr_reg_262_reg[61]_0\(61 downto 0) => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARADDR(61 downto 0),
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(31 downto 0) => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(31 downto 0),
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(31 downto 0) => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(31 downto 0),
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY,
      highfreq_shift_reg_d0(31 downto 0) => highfreq_shift_reg_d0(31 downto 0),
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_87,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_77,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_76,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_75,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_74,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_73,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_72,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_71,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_70,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_69,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_68,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_86,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_67,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_66,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_65,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_64,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_63,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_62,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_61,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_60,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_59,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_58,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_85,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_57,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_56,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_84,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_83,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_82,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_81,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_80,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_79,
      \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0_0\ => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_78,
      \midfreq_shift_reg_load_reg_268_reg[31]_0\(31 downto 0) => midfreq_shift_reg_q1(31 downto 0),
      \mul_ln56_reg_278_reg[31]_0\(31 downto 16) => grp_fu_391_p2(31 downto 16),
      \mul_ln56_reg_278_reg[31]_0\(15) => mul_32s_32s_32_2_1_U18_n_19,
      \mul_ln56_reg_278_reg[31]_0\(14) => mul_32s_32s_32_2_1_U18_n_20,
      \mul_ln56_reg_278_reg[31]_0\(13) => mul_32s_32s_32_2_1_U18_n_21,
      \mul_ln56_reg_278_reg[31]_0\(12) => mul_32s_32s_32_2_1_U18_n_22,
      \mul_ln56_reg_278_reg[31]_0\(11) => mul_32s_32s_32_2_1_U18_n_23,
      \mul_ln56_reg_278_reg[31]_0\(10) => mul_32s_32s_32_2_1_U18_n_24,
      \mul_ln56_reg_278_reg[31]_0\(9) => mul_32s_32s_32_2_1_U18_n_25,
      \mul_ln56_reg_278_reg[31]_0\(8) => mul_32s_32s_32_2_1_U18_n_26,
      \mul_ln56_reg_278_reg[31]_0\(7) => mul_32s_32s_32_2_1_U18_n_27,
      \mul_ln56_reg_278_reg[31]_0\(6) => mul_32s_32s_32_2_1_U18_n_28,
      \mul_ln56_reg_278_reg[31]_0\(5) => mul_32s_32s_32_2_1_U18_n_29,
      \mul_ln56_reg_278_reg[31]_0\(4) => mul_32s_32s_32_2_1_U18_n_30,
      \mul_ln56_reg_278_reg[31]_0\(3) => mul_32s_32s_32_2_1_U18_n_31,
      \mul_ln56_reg_278_reg[31]_0\(2) => mul_32s_32s_32_2_1_U18_n_32,
      \mul_ln56_reg_278_reg[31]_0\(1) => mul_32s_32s_32_2_1_U18_n_33,
      \mul_ln56_reg_278_reg[31]_0\(0) => mul_32s_32s_32_2_1_U18_n_34,
      ram_reg(31 downto 0) => highfreq_shift_reg_q1(31 downto 0),
      ram_reg_i_53_0(31 downto 0) => mul_ln59_reg_508(31 downto 0),
      tmp_product(31 downto 0) => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din0(31 downto 0),
      tmp_product_0(31 downto 0) => gmem_addr_2_read_reg_513(31 downto 0)
    );
grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_120,
      Q => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
      R => ap_rst_n_inv
    );
\highfreq_coefs_read_reg_401_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => highfreq_coefs(1),
      Q => highfreq_coefs_read_reg_401(1),
      R => '0'
    );
highfreq_shift_reg_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(5) => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_n_39,
      ADDRARDADDR(4 downto 0) => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address1(4 downto 0),
      ADDRBWRADDR(5 downto 0) => highfreq_shift_reg_address0(5 downto 0),
      WEBWE(0) => highfreq_shift_reg_we0,
      ap_clk => ap_clk,
      grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1 => grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1,
      highfreq_shift_reg_d0(31 downto 0) => highfreq_shift_reg_d0(31 downto 0),
      ram_reg_0(31 downto 0) => highfreq_shift_reg_q1(31 downto 0)
    );
\lowfreq_coefs_read_reg_411_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => lowfreq_coefs(1),
      Q => lowfreq_coefs_read_reg_411(1),
      R => '0'
    );
lowfreq_shift_reg_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_0
     port map (
      ADDRARDADDR(5) => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_38,
      ADDRARDADDR(4 downto 0) => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address1(4 downto 0),
      ADDRBWRADDR(5 downto 0) => lowfreq_shift_reg_address0(5 downto 0),
      Q(31 downto 0) => tmp_data_V_reg_434(31 downto 0),
      WEBWE(0) => lowfreq_shift_reg_we0,
      ap_clk => ap_clk,
      grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1 => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1,
      ram_reg_0(31 downto 0) => lowfreq_shift_reg_q1(31 downto 0),
      ram_reg_1(0) => ap_CS_fsm_state3
    );
\midfreq_coefs_read_reg_406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => midfreq_coefs(1),
      Q => midfreq_coefs_read_reg_406(1),
      R => '0'
    );
midfreq_shift_reg_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_1
     port map (
      ADDRARDADDR(5) => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_7,
      ADDRARDADDR(4 downto 0) => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address1(4 downto 0),
      ADDRBWRADDR(5 downto 0) => midfreq_shift_reg_address0(5 downto 0),
      WEBWE(0) => midfreq_shift_reg_we0,
      ap_clk => ap_clk,
      grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1 => grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1,
      midfreq_shift_reg_d0(31 downto 0) => midfreq_shift_reg_d0(31 downto 0),
      ram_reg_0(31 downto 0) => midfreq_shift_reg_q1(31 downto 0)
    );
mul_32s_32s_32_2_1_U16: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1
     port map (
      D(31 downto 0) => SIGNAL_IN_TDATA_int_regslice(31 downto 0),
      E(0) => grp_fu_362_ce,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      dout(31 downto 0) => gmem_RDATA(31 downto 0),
      dout_reg_0(31 downto 16) => \dout_reg__1\(31 downto 16),
      dout_reg_0(15) => mul_32s_32s_32_2_1_U16_n_19,
      dout_reg_0(14) => mul_32s_32s_32_2_1_U16_n_20,
      dout_reg_0(13) => mul_32s_32s_32_2_1_U16_n_21,
      dout_reg_0(12) => mul_32s_32s_32_2_1_U16_n_22,
      dout_reg_0(11) => mul_32s_32s_32_2_1_U16_n_23,
      dout_reg_0(10) => mul_32s_32s_32_2_1_U16_n_24,
      dout_reg_0(9) => mul_32s_32s_32_2_1_U16_n_25,
      dout_reg_0(8) => mul_32s_32s_32_2_1_U16_n_26,
      dout_reg_0(7) => mul_32s_32s_32_2_1_U16_n_27,
      dout_reg_0(6) => mul_32s_32s_32_2_1_U16_n_28,
      dout_reg_0(5) => mul_32s_32s_32_2_1_U16_n_29,
      dout_reg_0(4) => mul_32s_32s_32_2_1_U16_n_30,
      dout_reg_0(3) => mul_32s_32s_32_2_1_U16_n_31,
      dout_reg_0(2) => mul_32s_32s_32_2_1_U16_n_32,
      dout_reg_0(1) => mul_32s_32s_32_2_1_U16_n_33,
      dout_reg_0(0) => mul_32s_32s_32_2_1_U16_n_34
    );
mul_32s_32s_32_2_1_U17: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_2
     port map (
      D(31 downto 16) => \dout_reg__1_4\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U17_n_19,
      D(14) => mul_32s_32s_32_2_1_U17_n_20,
      D(13) => mul_32s_32s_32_2_1_U17_n_21,
      D(12) => mul_32s_32s_32_2_1_U17_n_22,
      D(11) => mul_32s_32s_32_2_1_U17_n_23,
      D(10) => mul_32s_32s_32_2_1_U17_n_24,
      D(9) => mul_32s_32s_32_2_1_U17_n_25,
      D(8) => mul_32s_32s_32_2_1_U17_n_26,
      D(7) => mul_32s_32s_32_2_1_U17_n_27,
      D(6) => mul_32s_32s_32_2_1_U17_n_28,
      D(5) => mul_32s_32s_32_2_1_U17_n_29,
      D(4) => mul_32s_32s_32_2_1_U17_n_30,
      D(3) => mul_32s_32s_32_2_1_U17_n_31,
      D(2) => mul_32s_32s_32_2_1_U17_n_32,
      D(1) => mul_32s_32s_32_2_1_U17_n_33,
      D(0) => mul_32s_32s_32_2_1_U17_n_34,
      E(0) => grp_fu_375_ce,
      Q(0) => ap_CS_fsm_state20,
      ap_clk => ap_clk,
      dout(31 downto 0) => gmem_RDATA(31 downto 0),
      lowfreq_accumulate_fu_369_p2(31 downto 0) => lowfreq_accumulate_fu_369_p2(31 downto 0)
    );
mul_32s_32s_32_2_1_U18: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_3
     port map (
      E(0) => grp_fu_391_ce,
      ap_clk => ap_clk,
      dout_reg_0(31 downto 16) => grp_fu_391_p2(31 downto 16),
      dout_reg_0(15) => mul_32s_32s_32_2_1_U18_n_19,
      dout_reg_0(14) => mul_32s_32s_32_2_1_U18_n_20,
      dout_reg_0(13) => mul_32s_32s_32_2_1_U18_n_21,
      dout_reg_0(12) => mul_32s_32s_32_2_1_U18_n_22,
      dout_reg_0(11) => mul_32s_32s_32_2_1_U18_n_23,
      dout_reg_0(10) => mul_32s_32s_32_2_1_U18_n_24,
      dout_reg_0(9) => mul_32s_32s_32_2_1_U18_n_25,
      dout_reg_0(8) => mul_32s_32s_32_2_1_U18_n_26,
      dout_reg_0(7) => mul_32s_32s_32_2_1_U18_n_27,
      dout_reg_0(6) => mul_32s_32s_32_2_1_U18_n_28,
      dout_reg_0(5) => mul_32s_32s_32_2_1_U18_n_29,
      dout_reg_0(4) => mul_32s_32s_32_2_1_U18_n_30,
      dout_reg_0(3) => mul_32s_32s_32_2_1_U18_n_31,
      dout_reg_0(2) => mul_32s_32s_32_2_1_U18_n_32,
      dout_reg_0(1) => mul_32s_32s_32_2_1_U18_n_33,
      dout_reg_0(0) => mul_32s_32s_32_2_1_U18_n_34,
      grp_fu_391_p0(31 downto 0) => grp_fu_391_p0(31 downto 0),
      grp_fu_391_p1(31 downto 0) => grp_fu_391_p1(31 downto 0)
    );
\mul_ln49_reg_493_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_34,
      Q => mul_ln49_reg_493(0),
      R => '0'
    );
\mul_ln49_reg_493_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_24,
      Q => mul_ln49_reg_493(10),
      R => '0'
    );
\mul_ln49_reg_493_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_23,
      Q => mul_ln49_reg_493(11),
      R => '0'
    );
\mul_ln49_reg_493_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_22,
      Q => mul_ln49_reg_493(12),
      R => '0'
    );
\mul_ln49_reg_493_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_21,
      Q => mul_ln49_reg_493(13),
      R => '0'
    );
\mul_ln49_reg_493_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_20,
      Q => mul_ln49_reg_493(14),
      R => '0'
    );
\mul_ln49_reg_493_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_19,
      Q => mul_ln49_reg_493(15),
      R => '0'
    );
\mul_ln49_reg_493_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(16),
      Q => mul_ln49_reg_493(16),
      R => '0'
    );
\mul_ln49_reg_493_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(17),
      Q => mul_ln49_reg_493(17),
      R => '0'
    );
\mul_ln49_reg_493_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(18),
      Q => mul_ln49_reg_493(18),
      R => '0'
    );
\mul_ln49_reg_493_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(19),
      Q => mul_ln49_reg_493(19),
      R => '0'
    );
\mul_ln49_reg_493_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_33,
      Q => mul_ln49_reg_493(1),
      R => '0'
    );
\mul_ln49_reg_493_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(20),
      Q => mul_ln49_reg_493(20),
      R => '0'
    );
\mul_ln49_reg_493_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(21),
      Q => mul_ln49_reg_493(21),
      R => '0'
    );
\mul_ln49_reg_493_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(22),
      Q => mul_ln49_reg_493(22),
      R => '0'
    );
\mul_ln49_reg_493_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(23),
      Q => mul_ln49_reg_493(23),
      R => '0'
    );
\mul_ln49_reg_493_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(24),
      Q => mul_ln49_reg_493(24),
      R => '0'
    );
\mul_ln49_reg_493_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(25),
      Q => mul_ln49_reg_493(25),
      R => '0'
    );
\mul_ln49_reg_493_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(26),
      Q => mul_ln49_reg_493(26),
      R => '0'
    );
\mul_ln49_reg_493_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(27),
      Q => mul_ln49_reg_493(27),
      R => '0'
    );
\mul_ln49_reg_493_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(28),
      Q => mul_ln49_reg_493(28),
      R => '0'
    );
\mul_ln49_reg_493_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(29),
      Q => mul_ln49_reg_493(29),
      R => '0'
    );
\mul_ln49_reg_493_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_32,
      Q => mul_ln49_reg_493(2),
      R => '0'
    );
\mul_ln49_reg_493_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(30),
      Q => mul_ln49_reg_493(30),
      R => '0'
    );
\mul_ln49_reg_493_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \dout_reg__1\(31),
      Q => mul_ln49_reg_493(31),
      R => '0'
    );
\mul_ln49_reg_493_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_31,
      Q => mul_ln49_reg_493(3),
      R => '0'
    );
\mul_ln49_reg_493_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_30,
      Q => mul_ln49_reg_493(4),
      R => '0'
    );
\mul_ln49_reg_493_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_29,
      Q => mul_ln49_reg_493(5),
      R => '0'
    );
\mul_ln49_reg_493_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_28,
      Q => mul_ln49_reg_493(6),
      R => '0'
    );
\mul_ln49_reg_493_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_27,
      Q => mul_ln49_reg_493(7),
      R => '0'
    );
\mul_ln49_reg_493_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_26,
      Q => mul_ln49_reg_493(8),
      R => '0'
    );
\mul_ln49_reg_493_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => mul_32s_32s_32_2_1_U16_n_25,
      Q => mul_ln49_reg_493(9),
      R => '0'
    );
\mul_ln59_reg_508_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_34,
      Q => mul_ln59_reg_508(0),
      R => '0'
    );
\mul_ln59_reg_508_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_24,
      Q => mul_ln59_reg_508(10),
      R => '0'
    );
\mul_ln59_reg_508_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_23,
      Q => mul_ln59_reg_508(11),
      R => '0'
    );
\mul_ln59_reg_508_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_22,
      Q => mul_ln59_reg_508(12),
      R => '0'
    );
\mul_ln59_reg_508_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_21,
      Q => mul_ln59_reg_508(13),
      R => '0'
    );
\mul_ln59_reg_508_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_20,
      Q => mul_ln59_reg_508(14),
      R => '0'
    );
\mul_ln59_reg_508_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_19,
      Q => mul_ln59_reg_508(15),
      R => '0'
    );
\mul_ln59_reg_508_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(16),
      Q => mul_ln59_reg_508(16),
      R => '0'
    );
\mul_ln59_reg_508_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(17),
      Q => mul_ln59_reg_508(17),
      R => '0'
    );
\mul_ln59_reg_508_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(18),
      Q => mul_ln59_reg_508(18),
      R => '0'
    );
\mul_ln59_reg_508_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(19),
      Q => mul_ln59_reg_508(19),
      R => '0'
    );
\mul_ln59_reg_508_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_33,
      Q => mul_ln59_reg_508(1),
      R => '0'
    );
\mul_ln59_reg_508_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(20),
      Q => mul_ln59_reg_508(20),
      R => '0'
    );
\mul_ln59_reg_508_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(21),
      Q => mul_ln59_reg_508(21),
      R => '0'
    );
\mul_ln59_reg_508_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(22),
      Q => mul_ln59_reg_508(22),
      R => '0'
    );
\mul_ln59_reg_508_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(23),
      Q => mul_ln59_reg_508(23),
      R => '0'
    );
\mul_ln59_reg_508_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(24),
      Q => mul_ln59_reg_508(24),
      R => '0'
    );
\mul_ln59_reg_508_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(25),
      Q => mul_ln59_reg_508(25),
      R => '0'
    );
\mul_ln59_reg_508_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(26),
      Q => mul_ln59_reg_508(26),
      R => '0'
    );
\mul_ln59_reg_508_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(27),
      Q => mul_ln59_reg_508(27),
      R => '0'
    );
\mul_ln59_reg_508_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(28),
      Q => mul_ln59_reg_508(28),
      R => '0'
    );
\mul_ln59_reg_508_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(29),
      Q => mul_ln59_reg_508(29),
      R => '0'
    );
\mul_ln59_reg_508_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_32,
      Q => mul_ln59_reg_508(2),
      R => '0'
    );
\mul_ln59_reg_508_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(30),
      Q => mul_ln59_reg_508(30),
      R => '0'
    );
\mul_ln59_reg_508_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => \dout_reg__1_4\(31),
      Q => mul_ln59_reg_508(31),
      R => '0'
    );
\mul_ln59_reg_508_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_31,
      Q => mul_ln59_reg_508(3),
      R => '0'
    );
\mul_ln59_reg_508_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_30,
      Q => mul_ln59_reg_508(4),
      R => '0'
    );
\mul_ln59_reg_508_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_29,
      Q => mul_ln59_reg_508(5),
      R => '0'
    );
\mul_ln59_reg_508_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_28,
      Q => mul_ln59_reg_508(6),
      R => '0'
    );
\mul_ln59_reg_508_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_27,
      Q => mul_ln59_reg_508(7),
      R => '0'
    );
\mul_ln59_reg_508_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_26,
      Q => mul_ln59_reg_508(8),
      R => '0'
    );
\mul_ln59_reg_508_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => mul_32s_32s_32_2_1_U17_n_25,
      Q => mul_ln59_reg_508(9),
      R => '0'
    );
\mul_ln69_reg_521_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_34,
      Q => mul_ln69_reg_521(0),
      R => '0'
    );
\mul_ln69_reg_521_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_24,
      Q => mul_ln69_reg_521(10),
      R => '0'
    );
\mul_ln69_reg_521_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_23,
      Q => mul_ln69_reg_521(11),
      R => '0'
    );
\mul_ln69_reg_521_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_22,
      Q => mul_ln69_reg_521(12),
      R => '0'
    );
\mul_ln69_reg_521_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_21,
      Q => mul_ln69_reg_521(13),
      R => '0'
    );
\mul_ln69_reg_521_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_20,
      Q => mul_ln69_reg_521(14),
      R => '0'
    );
\mul_ln69_reg_521_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_19,
      Q => mul_ln69_reg_521(15),
      R => '0'
    );
\mul_ln69_reg_521_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(16),
      Q => mul_ln69_reg_521(16),
      R => '0'
    );
\mul_ln69_reg_521_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(17),
      Q => mul_ln69_reg_521(17),
      R => '0'
    );
\mul_ln69_reg_521_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(18),
      Q => mul_ln69_reg_521(18),
      R => '0'
    );
\mul_ln69_reg_521_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(19),
      Q => mul_ln69_reg_521(19),
      R => '0'
    );
\mul_ln69_reg_521_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_33,
      Q => mul_ln69_reg_521(1),
      R => '0'
    );
\mul_ln69_reg_521_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(20),
      Q => mul_ln69_reg_521(20),
      R => '0'
    );
\mul_ln69_reg_521_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(21),
      Q => mul_ln69_reg_521(21),
      R => '0'
    );
\mul_ln69_reg_521_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(22),
      Q => mul_ln69_reg_521(22),
      R => '0'
    );
\mul_ln69_reg_521_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(23),
      Q => mul_ln69_reg_521(23),
      R => '0'
    );
\mul_ln69_reg_521_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(24),
      Q => mul_ln69_reg_521(24),
      R => '0'
    );
\mul_ln69_reg_521_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(25),
      Q => mul_ln69_reg_521(25),
      R => '0'
    );
\mul_ln69_reg_521_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(26),
      Q => mul_ln69_reg_521(26),
      R => '0'
    );
\mul_ln69_reg_521_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(27),
      Q => mul_ln69_reg_521(27),
      R => '0'
    );
\mul_ln69_reg_521_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(28),
      Q => mul_ln69_reg_521(28),
      R => '0'
    );
\mul_ln69_reg_521_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(29),
      Q => mul_ln69_reg_521(29),
      R => '0'
    );
\mul_ln69_reg_521_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_32,
      Q => mul_ln69_reg_521(2),
      R => '0'
    );
\mul_ln69_reg_521_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(30),
      Q => mul_ln69_reg_521(30),
      R => '0'
    );
\mul_ln69_reg_521_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => grp_fu_391_p2(31),
      Q => mul_ln69_reg_521(31),
      R => '0'
    );
\mul_ln69_reg_521_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_31,
      Q => mul_ln69_reg_521(3),
      R => '0'
    );
\mul_ln69_reg_521_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_30,
      Q => mul_ln69_reg_521(4),
      R => '0'
    );
\mul_ln69_reg_521_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_29,
      Q => mul_ln69_reg_521(5),
      R => '0'
    );
\mul_ln69_reg_521_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_28,
      Q => mul_ln69_reg_521(6),
      R => '0'
    );
\mul_ln69_reg_521_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_27,
      Q => mul_ln69_reg_521(7),
      R => '0'
    );
\mul_ln69_reg_521_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_26,
      Q => mul_ln69_reg_521(8),
      R => '0'
    );
\mul_ln69_reg_521_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_32_2_1_U18_n_25,
      Q => mul_ln69_reg_521(9),
      R => '0'
    );
regslice_both_SIGNAL_IN_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[31]_0\(31 downto 0) => SIGNAL_IN_TDATA_int_regslice(31 downto 0),
      D(0) => ap_NS_fsm(1),
      Q(0) => ap_CS_fsm_state1,
      SIGNAL_IN_TDATA(31 downto 0) => SIGNAL_IN_TDATA(31 downto 0),
      SIGNAL_IN_TREADY_int_regslice => SIGNAL_IN_TREADY_int_regslice,
      SIGNAL_IN_TVALID => SIGNAL_IN_TVALID,
      SIGNAL_IN_TVALID_int_regslice => SIGNAL_IN_TVALID_int_regslice,
      SR(0) => ap_rst_n_inv,
      ack_in => SIGNAL_IN_TREADY,
      \ap_CS_fsm_reg[1]\ => gmem_m_axi_U_n_12,
      \ap_CS_fsm_reg[1]_0\ => gmem_m_axi_U_n_11,
      \ap_CS_fsm_reg[1]_1\ => grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_46,
      \ap_CS_fsm_reg[1]_2\ => \ap_CS_fsm[1]_i_4_n_3\,
      \ap_CS_fsm_reg[1]_3\ => \ap_CS_fsm[1]_i_5_n_3\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start
    );
regslice_both_SIGNAL_IN_V_dest_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4\
     port map (
      D(5 downto 0) => SIGNAL_IN_TDEST_int_regslice(5 downto 0),
      Q(0) => ap_CS_fsm_state1,
      SIGNAL_IN_TDEST(5 downto 0) => SIGNAL_IN_TDEST(5 downto 0),
      SIGNAL_IN_TREADY_int_regslice => SIGNAL_IN_TREADY_int_regslice,
      SIGNAL_IN_TVALID => SIGNAL_IN_TVALID,
      SIGNAL_IN_TVALID_int_regslice => SIGNAL_IN_TVALID_int_regslice,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start
    );
regslice_both_SIGNAL_IN_V_id_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3\
     port map (
      D(4 downto 0) => SIGNAL_IN_TID_int_regslice(4 downto 0),
      Q(0) => ap_CS_fsm_state1,
      SIGNAL_IN_TID(4 downto 0) => SIGNAL_IN_TID(4 downto 0),
      SIGNAL_IN_TREADY_int_regslice => SIGNAL_IN_TREADY_int_regslice,
      SIGNAL_IN_TVALID => SIGNAL_IN_TVALID,
      SIGNAL_IN_TVALID_int_regslice => SIGNAL_IN_TVALID_int_regslice,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start
    );
regslice_both_SIGNAL_IN_V_keep_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0\
     port map (
      D(3 downto 0) => SIGNAL_IN_TKEEP_int_regslice(3 downto 0),
      Q(0) => ap_CS_fsm_state1,
      SIGNAL_IN_TKEEP(3 downto 0) => SIGNAL_IN_TKEEP(3 downto 0),
      SIGNAL_IN_TREADY_int_regslice => SIGNAL_IN_TREADY_int_regslice,
      SIGNAL_IN_TVALID => SIGNAL_IN_TVALID,
      SIGNAL_IN_TVALID_int_regslice => SIGNAL_IN_TVALID_int_regslice,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start
    );
regslice_both_SIGNAL_IN_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2\
     port map (
      Q(0) => ap_CS_fsm_state1,
      SIGNAL_IN_TLAST(0) => SIGNAL_IN_TLAST(0),
      SIGNAL_IN_TLAST_int_regslice => SIGNAL_IN_TLAST_int_regslice,
      SIGNAL_IN_TREADY_int_regslice => SIGNAL_IN_TREADY_int_regslice,
      SIGNAL_IN_TVALID => SIGNAL_IN_TVALID,
      SIGNAL_IN_TVALID_int_regslice => SIGNAL_IN_TVALID_int_regslice,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start
    );
regslice_both_SIGNAL_IN_V_strb_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_4\
     port map (
      D(3 downto 0) => SIGNAL_IN_TSTRB_int_regslice(3 downto 0),
      Q(0) => ap_CS_fsm_state1,
      SIGNAL_IN_TREADY_int_regslice => SIGNAL_IN_TREADY_int_regslice,
      SIGNAL_IN_TSTRB(3 downto 0) => SIGNAL_IN_TSTRB(3 downto 0),
      SIGNAL_IN_TVALID => SIGNAL_IN_TVALID,
      SIGNAL_IN_TVALID_int_regslice => SIGNAL_IN_TVALID_int_regslice,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start
    );
regslice_both_SIGNAL_IN_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1\
     port map (
      D(1 downto 0) => SIGNAL_IN_TUSER_int_regslice(1 downto 0),
      Q(0) => ap_CS_fsm_state1,
      SIGNAL_IN_TREADY_int_regslice => SIGNAL_IN_TREADY_int_regslice,
      SIGNAL_IN_TUSER(1 downto 0) => SIGNAL_IN_TUSER(1 downto 0),
      SIGNAL_IN_TVALID => SIGNAL_IN_TVALID,
      SIGNAL_IN_TVALID_int_regslice => SIGNAL_IN_TVALID_int_regslice,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start
    );
regslice_both_SIGNAL_OUT_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both_5
     port map (
      \B_V_data_1_payload_A_reg[31]_0\(31 downto 0) => SIGNAL_OUT_TDATA_int_regslice(31 downto 0),
      \B_V_data_1_state_reg[0]_0\ => SIGNAL_OUT_TVALID,
      D(2 downto 1) => ap_NS_fsm(33 downto 32),
      D(0) => ap_NS_fsm(0),
      Q(3) => ap_CS_fsm_state34,
      Q(2) => ap_CS_fsm_state33,
      Q(1) => ap_CS_fsm_state32,
      Q(0) => ap_CS_fsm_state1,
      SIGNAL_IN_TVALID_int_regslice => SIGNAL_IN_TVALID_int_regslice,
      SIGNAL_OUT_TDATA(31 downto 0) => SIGNAL_OUT_TDATA(31 downto 0),
      SIGNAL_OUT_TREADY => SIGNAL_OUT_TREADY,
      SR(0) => ap_rst_n_inv,
      ack_in => SIGNAL_OUT_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_ready => \^ap_ready\,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start
    );
regslice_both_SIGNAL_OUT_V_dest_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4_6\
     port map (
      \B_V_data_1_payload_A_reg[5]_0\(5 downto 0) => tmp_dest_V_reg_465(5 downto 0),
      Q(0) => ap_CS_fsm_state33,
      SIGNAL_OUT_TDEST(5 downto 0) => SIGNAL_OUT_TDEST(5 downto 0),
      SIGNAL_OUT_TREADY => SIGNAL_OUT_TREADY,
      SR(0) => ap_rst_n_inv,
      ack_in => SIGNAL_OUT_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n
    );
regslice_both_SIGNAL_OUT_V_id_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3_7\
     port map (
      \B_V_data_1_payload_A_reg[4]_0\(4 downto 0) => tmp_id_V_reg_460(4 downto 0),
      Q(0) => ap_CS_fsm_state33,
      SIGNAL_OUT_TID(4 downto 0) => SIGNAL_OUT_TID(4 downto 0),
      SIGNAL_OUT_TREADY => SIGNAL_OUT_TREADY,
      SR(0) => ap_rst_n_inv,
      ack_in => SIGNAL_OUT_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n
    );
regslice_both_SIGNAL_OUT_V_keep_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_8\
     port map (
      \B_V_data_1_payload_A_reg[3]_0\(3 downto 0) => tmp_keep_V_reg_440(3 downto 0),
      Q(0) => ap_CS_fsm_state33,
      SIGNAL_OUT_TKEEP(3 downto 0) => SIGNAL_OUT_TKEEP(3 downto 0),
      SIGNAL_OUT_TREADY => SIGNAL_OUT_TREADY,
      SR(0) => ap_rst_n_inv,
      ack_in => SIGNAL_OUT_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n
    );
regslice_both_SIGNAL_OUT_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2_9\
     port map (
      Q(0) => ap_CS_fsm_state33,
      SIGNAL_OUT_TLAST(0) => SIGNAL_OUT_TLAST(0),
      SIGNAL_OUT_TREADY => SIGNAL_OUT_TREADY,
      SR(0) => ap_rst_n_inv,
      ack_in => SIGNAL_OUT_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      tmp_last_V_reg_455 => tmp_last_V_reg_455
    );
regslice_both_SIGNAL_OUT_V_strb_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_10\
     port map (
      \B_V_data_1_payload_A_reg[3]_0\(3 downto 0) => tmp_strb_V_reg_445(3 downto 0),
      Q(0) => ap_CS_fsm_state33,
      SIGNAL_OUT_TREADY => SIGNAL_OUT_TREADY,
      SIGNAL_OUT_TSTRB(3 downto 0) => SIGNAL_OUT_TSTRB(3 downto 0),
      SR(0) => ap_rst_n_inv,
      ack_in => SIGNAL_OUT_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n
    );
regslice_both_SIGNAL_OUT_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_11\
     port map (
      \B_V_data_1_payload_A_reg[1]_0\(1 downto 0) => tmp_user_V_reg_450(1 downto 0),
      Q(0) => ap_CS_fsm_state33,
      SIGNAL_OUT_TREADY => SIGNAL_OUT_TREADY,
      SIGNAL_OUT_TUSER(1 downto 0) => SIGNAL_OUT_TUSER(1 downto 0),
      SR(0) => ap_rst_n_inv,
      ack_in => SIGNAL_OUT_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n
    );
\tmp_data_V_reg_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(0),
      Q => tmp_data_V_reg_434(0),
      R => '0'
    );
\tmp_data_V_reg_434_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(10),
      Q => tmp_data_V_reg_434(10),
      R => '0'
    );
\tmp_data_V_reg_434_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(11),
      Q => tmp_data_V_reg_434(11),
      R => '0'
    );
\tmp_data_V_reg_434_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(12),
      Q => tmp_data_V_reg_434(12),
      R => '0'
    );
\tmp_data_V_reg_434_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(13),
      Q => tmp_data_V_reg_434(13),
      R => '0'
    );
\tmp_data_V_reg_434_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(14),
      Q => tmp_data_V_reg_434(14),
      R => '0'
    );
\tmp_data_V_reg_434_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(15),
      Q => tmp_data_V_reg_434(15),
      R => '0'
    );
\tmp_data_V_reg_434_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(16),
      Q => tmp_data_V_reg_434(16),
      R => '0'
    );
\tmp_data_V_reg_434_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(17),
      Q => tmp_data_V_reg_434(17),
      R => '0'
    );
\tmp_data_V_reg_434_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(18),
      Q => tmp_data_V_reg_434(18),
      R => '0'
    );
\tmp_data_V_reg_434_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(19),
      Q => tmp_data_V_reg_434(19),
      R => '0'
    );
\tmp_data_V_reg_434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(1),
      Q => tmp_data_V_reg_434(1),
      R => '0'
    );
\tmp_data_V_reg_434_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(20),
      Q => tmp_data_V_reg_434(20),
      R => '0'
    );
\tmp_data_V_reg_434_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(21),
      Q => tmp_data_V_reg_434(21),
      R => '0'
    );
\tmp_data_V_reg_434_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(22),
      Q => tmp_data_V_reg_434(22),
      R => '0'
    );
\tmp_data_V_reg_434_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(23),
      Q => tmp_data_V_reg_434(23),
      R => '0'
    );
\tmp_data_V_reg_434_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(24),
      Q => tmp_data_V_reg_434(24),
      R => '0'
    );
\tmp_data_V_reg_434_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(25),
      Q => tmp_data_V_reg_434(25),
      R => '0'
    );
\tmp_data_V_reg_434_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(26),
      Q => tmp_data_V_reg_434(26),
      R => '0'
    );
\tmp_data_V_reg_434_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(27),
      Q => tmp_data_V_reg_434(27),
      R => '0'
    );
\tmp_data_V_reg_434_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(28),
      Q => tmp_data_V_reg_434(28),
      R => '0'
    );
\tmp_data_V_reg_434_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(29),
      Q => tmp_data_V_reg_434(29),
      R => '0'
    );
\tmp_data_V_reg_434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(2),
      Q => tmp_data_V_reg_434(2),
      R => '0'
    );
\tmp_data_V_reg_434_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(30),
      Q => tmp_data_V_reg_434(30),
      R => '0'
    );
\tmp_data_V_reg_434_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(31),
      Q => tmp_data_V_reg_434(31),
      R => '0'
    );
\tmp_data_V_reg_434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(3),
      Q => tmp_data_V_reg_434(3),
      R => '0'
    );
\tmp_data_V_reg_434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(4),
      Q => tmp_data_V_reg_434(4),
      R => '0'
    );
\tmp_data_V_reg_434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(5),
      Q => tmp_data_V_reg_434(5),
      R => '0'
    );
\tmp_data_V_reg_434_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(6),
      Q => tmp_data_V_reg_434(6),
      R => '0'
    );
\tmp_data_V_reg_434_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(7),
      Q => tmp_data_V_reg_434(7),
      R => '0'
    );
\tmp_data_V_reg_434_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(8),
      Q => tmp_data_V_reg_434(8),
      R => '0'
    );
\tmp_data_V_reg_434_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDATA_int_regslice(9),
      Q => tmp_data_V_reg_434(9),
      R => '0'
    );
\tmp_dest_V_reg_465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDEST_int_regslice(0),
      Q => tmp_dest_V_reg_465(0),
      R => '0'
    );
\tmp_dest_V_reg_465_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDEST_int_regslice(1),
      Q => tmp_dest_V_reg_465(1),
      R => '0'
    );
\tmp_dest_V_reg_465_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDEST_int_regslice(2),
      Q => tmp_dest_V_reg_465(2),
      R => '0'
    );
\tmp_dest_V_reg_465_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDEST_int_regslice(3),
      Q => tmp_dest_V_reg_465(3),
      R => '0'
    );
\tmp_dest_V_reg_465_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDEST_int_regslice(4),
      Q => tmp_dest_V_reg_465(4),
      R => '0'
    );
\tmp_dest_V_reg_465_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TDEST_int_regslice(5),
      Q => tmp_dest_V_reg_465(5),
      R => '0'
    );
\tmp_id_V_reg_460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TID_int_regslice(0),
      Q => tmp_id_V_reg_460(0),
      R => '0'
    );
\tmp_id_V_reg_460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TID_int_regslice(1),
      Q => tmp_id_V_reg_460(1),
      R => '0'
    );
\tmp_id_V_reg_460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TID_int_regslice(2),
      Q => tmp_id_V_reg_460(2),
      R => '0'
    );
\tmp_id_V_reg_460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TID_int_regslice(3),
      Q => tmp_id_V_reg_460(3),
      R => '0'
    );
\tmp_id_V_reg_460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TID_int_regslice(4),
      Q => tmp_id_V_reg_460(4),
      R => '0'
    );
\tmp_keep_V_reg_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TKEEP_int_regslice(0),
      Q => tmp_keep_V_reg_440(0),
      R => '0'
    );
\tmp_keep_V_reg_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TKEEP_int_regslice(1),
      Q => tmp_keep_V_reg_440(1),
      R => '0'
    );
\tmp_keep_V_reg_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TKEEP_int_regslice(2),
      Q => tmp_keep_V_reg_440(2),
      R => '0'
    );
\tmp_keep_V_reg_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TKEEP_int_regslice(3),
      Q => tmp_keep_V_reg_440(3),
      R => '0'
    );
\tmp_last_V_reg_455_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TLAST_int_regslice,
      Q => tmp_last_V_reg_455,
      R => '0'
    );
\tmp_strb_V_reg_445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TSTRB_int_regslice(0),
      Q => tmp_strb_V_reg_445(0),
      R => '0'
    );
\tmp_strb_V_reg_445_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TSTRB_int_regslice(1),
      Q => tmp_strb_V_reg_445(1),
      R => '0'
    );
\tmp_strb_V_reg_445_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TSTRB_int_regslice(2),
      Q => tmp_strb_V_reg_445(2),
      R => '0'
    );
\tmp_strb_V_reg_445_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TSTRB_int_regslice(3),
      Q => tmp_strb_V_reg_445(3),
      R => '0'
    );
\tmp_user_V_reg_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TUSER_int_regslice(0),
      Q => tmp_user_V_reg_450(0),
      R => '0'
    );
\tmp_user_V_reg_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => SIGNAL_IN_TUSER_int_regslice(1),
      Q => tmp_user_V_reg_450(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    SIGNAL_IN_TVALID : in STD_LOGIC;
    SIGNAL_IN_TREADY : out STD_LOGIC;
    SIGNAL_IN_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SIGNAL_IN_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SIGNAL_IN_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SIGNAL_IN_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SIGNAL_IN_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SIGNAL_IN_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    SIGNAL_IN_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SIGNAL_OUT_TVALID : out STD_LOGIC;
    SIGNAL_OUT_TREADY : in STD_LOGIC;
    SIGNAL_OUT_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SIGNAL_OUT_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SIGNAL_OUT_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SIGNAL_OUT_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SIGNAL_OUT_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SIGNAL_OUT_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    SIGNAL_OUT_TID : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dma_axis_ip_example_equalizer_0_0,equalizer,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "equalizer,Vivado 2022.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_gmem_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "34'b0000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "34'b0000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "34'b0000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "34'b0000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "34'b0000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "34'b0000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "34'b0000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "34'b0000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "34'b0000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "34'b0000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "34'b0000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "34'b0000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "34'b0000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "34'b0000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "34'b0000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "34'b0000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "34'b0000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "34'b0000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "34'b0000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "34'b0000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "34'b0000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "34'b0000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "34'b0000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "34'b0000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "34'b0001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "34'b0010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "34'b0100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "34'b1000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "34'b0000000000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "34'b0000000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "34'b0000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "34'b0000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "34'b0000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "34'b0000000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of SIGNAL_IN_TREADY : signal is "xilinx.com:interface:axis:1.0 SIGNAL_IN TREADY";
  attribute X_INTERFACE_INFO of SIGNAL_IN_TVALID : signal is "xilinx.com:interface:axis:1.0 SIGNAL_IN TVALID";
  attribute X_INTERFACE_INFO of SIGNAL_OUT_TREADY : signal is "xilinx.com:interface:axis:1.0 SIGNAL_OUT TREADY";
  attribute X_INTERFACE_INFO of SIGNAL_OUT_TVALID : signal is "xilinx.com:interface:axis:1.0 SIGNAL_OUT TVALID";
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:SIGNAL_IN:SIGNAL_OUT, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of SIGNAL_IN_TDATA : signal is "xilinx.com:interface:axis:1.0 SIGNAL_IN TDATA";
  attribute X_INTERFACE_INFO of SIGNAL_IN_TDEST : signal is "xilinx.com:interface:axis:1.0 SIGNAL_IN TDEST";
  attribute X_INTERFACE_INFO of SIGNAL_IN_TID : signal is "xilinx.com:interface:axis:1.0 SIGNAL_IN TID";
  attribute X_INTERFACE_PARAMETER of SIGNAL_IN_TID : signal is "XIL_INTERFACENAME SIGNAL_IN, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of SIGNAL_IN_TKEEP : signal is "xilinx.com:interface:axis:1.0 SIGNAL_IN TKEEP";
  attribute X_INTERFACE_INFO of SIGNAL_IN_TLAST : signal is "xilinx.com:interface:axis:1.0 SIGNAL_IN TLAST";
  attribute X_INTERFACE_INFO of SIGNAL_IN_TSTRB : signal is "xilinx.com:interface:axis:1.0 SIGNAL_IN TSTRB";
  attribute X_INTERFACE_INFO of SIGNAL_IN_TUSER : signal is "xilinx.com:interface:axis:1.0 SIGNAL_IN TUSER";
  attribute X_INTERFACE_INFO of SIGNAL_OUT_TDATA : signal is "xilinx.com:interface:axis:1.0 SIGNAL_OUT TDATA";
  attribute X_INTERFACE_INFO of SIGNAL_OUT_TDEST : signal is "xilinx.com:interface:axis:1.0 SIGNAL_OUT TDEST";
  attribute X_INTERFACE_INFO of SIGNAL_OUT_TID : signal is "xilinx.com:interface:axis:1.0 SIGNAL_OUT TID";
  attribute X_INTERFACE_PARAMETER of SIGNAL_OUT_TID : signal is "XIL_INTERFACENAME SIGNAL_OUT, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of SIGNAL_OUT_TKEEP : signal is "xilinx.com:interface:axis:1.0 SIGNAL_OUT TKEEP";
  attribute X_INTERFACE_INFO of SIGNAL_OUT_TLAST : signal is "xilinx.com:interface:axis:1.0 SIGNAL_OUT TLAST";
  attribute X_INTERFACE_INFO of SIGNAL_OUT_TSTRB : signal is "xilinx.com:interface:axis:1.0 SIGNAL_OUT TSTRB";
  attribute X_INTERFACE_INFO of SIGNAL_OUT_TUSER : signal is "xilinx.com:interface:axis:1.0 SIGNAL_OUT TUSER";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const1>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const1>\;
  m_axi_gmem_ARCACHE(0) <= \<const1>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const1>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63) <= \<const0>\;
  m_axi_gmem_AWADDR(62) <= \<const0>\;
  m_axi_gmem_AWADDR(61) <= \<const0>\;
  m_axi_gmem_AWADDR(60) <= \<const0>\;
  m_axi_gmem_AWADDR(59) <= \<const0>\;
  m_axi_gmem_AWADDR(58) <= \<const0>\;
  m_axi_gmem_AWADDR(57) <= \<const0>\;
  m_axi_gmem_AWADDR(56) <= \<const0>\;
  m_axi_gmem_AWADDR(55) <= \<const0>\;
  m_axi_gmem_AWADDR(54) <= \<const0>\;
  m_axi_gmem_AWADDR(53) <= \<const0>\;
  m_axi_gmem_AWADDR(52) <= \<const0>\;
  m_axi_gmem_AWADDR(51) <= \<const0>\;
  m_axi_gmem_AWADDR(50) <= \<const0>\;
  m_axi_gmem_AWADDR(49) <= \<const0>\;
  m_axi_gmem_AWADDR(48) <= \<const0>\;
  m_axi_gmem_AWADDR(47) <= \<const0>\;
  m_axi_gmem_AWADDR(46) <= \<const0>\;
  m_axi_gmem_AWADDR(45) <= \<const0>\;
  m_axi_gmem_AWADDR(44) <= \<const0>\;
  m_axi_gmem_AWADDR(43) <= \<const0>\;
  m_axi_gmem_AWADDR(42) <= \<const0>\;
  m_axi_gmem_AWADDR(41) <= \<const0>\;
  m_axi_gmem_AWADDR(40) <= \<const0>\;
  m_axi_gmem_AWADDR(39) <= \<const0>\;
  m_axi_gmem_AWADDR(38) <= \<const0>\;
  m_axi_gmem_AWADDR(37) <= \<const0>\;
  m_axi_gmem_AWADDR(36) <= \<const0>\;
  m_axi_gmem_AWADDR(35) <= \<const0>\;
  m_axi_gmem_AWADDR(34) <= \<const0>\;
  m_axi_gmem_AWADDR(33) <= \<const0>\;
  m_axi_gmem_AWADDR(32) <= \<const0>\;
  m_axi_gmem_AWADDR(31) <= \<const0>\;
  m_axi_gmem_AWADDR(30) <= \<const0>\;
  m_axi_gmem_AWADDR(29) <= \<const0>\;
  m_axi_gmem_AWADDR(28) <= \<const0>\;
  m_axi_gmem_AWADDR(27) <= \<const0>\;
  m_axi_gmem_AWADDR(26) <= \<const0>\;
  m_axi_gmem_AWADDR(25) <= \<const0>\;
  m_axi_gmem_AWADDR(24) <= \<const0>\;
  m_axi_gmem_AWADDR(23) <= \<const0>\;
  m_axi_gmem_AWADDR(22) <= \<const0>\;
  m_axi_gmem_AWADDR(21) <= \<const0>\;
  m_axi_gmem_AWADDR(20) <= \<const0>\;
  m_axi_gmem_AWADDR(19) <= \<const0>\;
  m_axi_gmem_AWADDR(18) <= \<const0>\;
  m_axi_gmem_AWADDR(17) <= \<const0>\;
  m_axi_gmem_AWADDR(16) <= \<const0>\;
  m_axi_gmem_AWADDR(15) <= \<const0>\;
  m_axi_gmem_AWADDR(14) <= \<const0>\;
  m_axi_gmem_AWADDR(13) <= \<const0>\;
  m_axi_gmem_AWADDR(12) <= \<const0>\;
  m_axi_gmem_AWADDR(11) <= \<const0>\;
  m_axi_gmem_AWADDR(10) <= \<const0>\;
  m_axi_gmem_AWADDR(9) <= \<const0>\;
  m_axi_gmem_AWADDR(8) <= \<const0>\;
  m_axi_gmem_AWADDR(7) <= \<const0>\;
  m_axi_gmem_AWADDR(6) <= \<const0>\;
  m_axi_gmem_AWADDR(5) <= \<const0>\;
  m_axi_gmem_AWADDR(4) <= \<const0>\;
  m_axi_gmem_AWADDR(3) <= \<const0>\;
  m_axi_gmem_AWADDR(2) <= \<const0>\;
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const1>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const1>\;
  m_axi_gmem_AWCACHE(0) <= \<const1>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3) <= \<const0>\;
  m_axi_gmem_AWLEN(2) <= \<const0>\;
  m_axi_gmem_AWLEN(1) <= \<const0>\;
  m_axi_gmem_AWLEN(0) <= \<const0>\;
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const1>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_AWVALID <= \<const0>\;
  m_axi_gmem_WDATA(31) <= \<const0>\;
  m_axi_gmem_WDATA(30) <= \<const0>\;
  m_axi_gmem_WDATA(29) <= \<const0>\;
  m_axi_gmem_WDATA(28) <= \<const0>\;
  m_axi_gmem_WDATA(27) <= \<const0>\;
  m_axi_gmem_WDATA(26) <= \<const0>\;
  m_axi_gmem_WDATA(25) <= \<const0>\;
  m_axi_gmem_WDATA(24) <= \<const0>\;
  m_axi_gmem_WDATA(23) <= \<const0>\;
  m_axi_gmem_WDATA(22) <= \<const0>\;
  m_axi_gmem_WDATA(21) <= \<const0>\;
  m_axi_gmem_WDATA(20) <= \<const0>\;
  m_axi_gmem_WDATA(19) <= \<const0>\;
  m_axi_gmem_WDATA(18) <= \<const0>\;
  m_axi_gmem_WDATA(17) <= \<const0>\;
  m_axi_gmem_WDATA(16) <= \<const0>\;
  m_axi_gmem_WDATA(15) <= \<const0>\;
  m_axi_gmem_WDATA(14) <= \<const0>\;
  m_axi_gmem_WDATA(13) <= \<const0>\;
  m_axi_gmem_WDATA(12) <= \<const0>\;
  m_axi_gmem_WDATA(11) <= \<const0>\;
  m_axi_gmem_WDATA(10) <= \<const0>\;
  m_axi_gmem_WDATA(9) <= \<const0>\;
  m_axi_gmem_WDATA(8) <= \<const0>\;
  m_axi_gmem_WDATA(7) <= \<const0>\;
  m_axi_gmem_WDATA(6) <= \<const0>\;
  m_axi_gmem_WDATA(5) <= \<const0>\;
  m_axi_gmem_WDATA(4) <= \<const0>\;
  m_axi_gmem_WDATA(3) <= \<const0>\;
  m_axi_gmem_WDATA(2) <= \<const0>\;
  m_axi_gmem_WDATA(1) <= \<const0>\;
  m_axi_gmem_WDATA(0) <= \<const0>\;
  m_axi_gmem_WLAST <= \<const0>\;
  m_axi_gmem_WSTRB(3) <= \<const0>\;
  m_axi_gmem_WSTRB(2) <= \<const0>\;
  m_axi_gmem_WSTRB(1) <= \<const0>\;
  m_axi_gmem_WSTRB(0) <= \<const0>\;
  m_axi_gmem_WVALID <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer
     port map (
      SIGNAL_IN_TDATA(31 downto 0) => SIGNAL_IN_TDATA(31 downto 0),
      SIGNAL_IN_TDEST(5 downto 0) => SIGNAL_IN_TDEST(5 downto 0),
      SIGNAL_IN_TID(4 downto 0) => SIGNAL_IN_TID(4 downto 0),
      SIGNAL_IN_TKEEP(3 downto 0) => SIGNAL_IN_TKEEP(3 downto 0),
      SIGNAL_IN_TLAST(0) => SIGNAL_IN_TLAST(0),
      SIGNAL_IN_TREADY => SIGNAL_IN_TREADY,
      SIGNAL_IN_TSTRB(3 downto 0) => SIGNAL_IN_TSTRB(3 downto 0),
      SIGNAL_IN_TUSER(1 downto 0) => SIGNAL_IN_TUSER(1 downto 0),
      SIGNAL_IN_TVALID => SIGNAL_IN_TVALID,
      SIGNAL_OUT_TDATA(31 downto 0) => SIGNAL_OUT_TDATA(31 downto 0),
      SIGNAL_OUT_TDEST(5 downto 0) => SIGNAL_OUT_TDEST(5 downto 0),
      SIGNAL_OUT_TID(4 downto 0) => SIGNAL_OUT_TID(4 downto 0),
      SIGNAL_OUT_TKEEP(3 downto 0) => SIGNAL_OUT_TKEEP(3 downto 0),
      SIGNAL_OUT_TLAST(0) => SIGNAL_OUT_TLAST(0),
      SIGNAL_OUT_TREADY => SIGNAL_OUT_TREADY,
      SIGNAL_OUT_TSTRB(3 downto 0) => SIGNAL_OUT_TSTRB(3 downto 0),
      SIGNAL_OUT_TUSER(1 downto 0) => SIGNAL_OUT_TUSER(1 downto 0),
      SIGNAL_OUT_TVALID => SIGNAL_OUT_TVALID,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      m_axi_gmem_ARADDR(63 downto 2) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARADDR(1 downto 0) => NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARBURST(1 downto 0) => NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARCACHE(3 downto 0) => NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARID(0) => NLW_inst_m_axi_gmem_ARID_UNCONNECTED(0),
      m_axi_gmem_ARLEN(7 downto 4) => NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_ARLEN(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      m_axi_gmem_ARLOCK(1 downto 0) => NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARPROT(2 downto 0) => NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARQOS(3 downto 0) => NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREGION(3 downto 0) => NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARSIZE(2 downto 0) => NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARUSER(0) => NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED(0),
      m_axi_gmem_ARVALID => m_axi_gmem_ARVALID,
      m_axi_gmem_AWADDR(63 downto 0) => NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem_AWBURST(1 downto 0) => NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWCACHE(3 downto 0) => NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWID(0) => NLW_inst_m_axi_gmem_AWID_UNCONNECTED(0),
      m_axi_gmem_AWLEN(7 downto 0) => NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem_AWLOCK(1 downto 0) => NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWPROT(2 downto 0) => NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWQOS(3 downto 0) => NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWREADY => '0',
      m_axi_gmem_AWREGION(3 downto 0) => NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWSIZE(2 downto 0) => NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWUSER(0) => NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED(0),
      m_axi_gmem_AWVALID => NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED,
      m_axi_gmem_BID(0) => '0',
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BRESP(1 downto 0) => B"00",
      m_axi_gmem_BUSER(0) => '0',
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RDATA(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      m_axi_gmem_RID(0) => '0',
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RREADY => m_axi_gmem_RREADY,
      m_axi_gmem_RRESP(1 downto 0) => B"00",
      m_axi_gmem_RUSER(0) => '0',
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => NLW_inst_m_axi_gmem_WDATA_UNCONNECTED(31 downto 0),
      m_axi_gmem_WID(0) => NLW_inst_m_axi_gmem_WID_UNCONNECTED(0),
      m_axi_gmem_WLAST => NLW_inst_m_axi_gmem_WLAST_UNCONNECTED,
      m_axi_gmem_WREADY => '0',
      m_axi_gmem_WSTRB(3 downto 0) => NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED(3 downto 0),
      m_axi_gmem_WUSER(0) => NLW_inst_m_axi_gmem_WUSER_UNCONNECTED(0),
      m_axi_gmem_WVALID => NLW_inst_m_axi_gmem_WVALID_UNCONNECTED,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
