#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 19 23:29:38 2020
# Process ID: 21387
# Current directory: /home/sean/udai-Thesis/vivado
# Command line: vivado -mode batch -source ./feeder.tcl -log ./outputs/vivado.log -journal ./outputs/vivado.jou -tclargs ../Verilog RFSoC
# Log file: /home/sean/udai-Thesis/vivado/./outputs/vivado.log
# Journal file: /home/sean/udai-Thesis/vivado/./outputs/vivado.jou
#-----------------------------------------------------------
source ./feeder.tcl
# set ::outputDir "./outputs"
# file mkdir $::outputDir
# set srcDir 			[lindex $argv 0] ;
# set device 			[lindex $argv 1] ;
# set topSource 		"${srcDir}/feeder.sv" ;
# set topMod "feeder" ;
# puts stdout $topMod 
feeder
# puts stdout $topSource
../Verilog/feeder.sv
# puts stdout $device
RFSoC
# if {$device == "Pynq-Z1"} {
# 	set DEVICE "xc7z020clg400-1"
# } elseif {$device == "RFSoC"} {
# 	set DEVICE "xczu28dr-ffvg1517-2-e"
# } else {
# 	set DEVICE "xczu28dr-ffvg1517-2-e"
# }
# create_project -in_memory -part $DEVICE
# add_files -norecurse $topSource
# source ./reportTiming.tcl
## proc reportTiming { fileName } {
## 
## 	# Open output file in write mode
## 	set FH [open $fileName w]
## 	# Write header
## 	puts $FH "Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs,StartRoot,EndRoot,Skew,Logic,Net,Arr,Req"
## 	set delayType max
## 	# Collect details from the 50 worst timing paths for the current analysis
## 	foreach path [get_timing_paths -delay_type $delayType -max_paths 10 -nworst 1] {
## 		# Get information for timing paths
## 		set luts [get_cells -filter {REF_NAME =~ LUT*} -of_object $path]
## 		set startpoint [get_property STARTPOINT_PIN $path]
## 		set endpoint [get_property ENDPOINT_PIN $path]
## 		set slack [get_property SLACK $path]
## 		set levels [get_property LOGIC_LEVELS $path]
## 		set startroot [get_property STARTPOINT_CLOCK_ROOT $path]
## 		set endroot [get_property ENDPOINT_CLOCK_ROOT $path]
## 		set skew [get_property SKEW $path]
## 		set logic [get_property DATAPATH_LOGIC_DELAY $path]
## 		set net [get_property DATAPATH_NET_DELAY $path]
## 		set arrival [get_property ARRIVAL_TIME $path]
## 		set required [get_property REQUIRED_TIME $path]
## 		# write the path details
## 		puts $FH "$startpoint,$endpoint,$delayType,$slack,$levels,[llength $luts],$startroot,$endroot,$skew,$logic,$net,$arrival,$required"
## 	}
## 	# Close the output file
## 	close $FH
## 	puts "CSV file $fileName has been created.\n"
## 	return 0
## };
# synth_design -top $topMod -part $DEVICE -generic {M=8 N=16} -include_dirs {"../Verilog" "../Verilog/Memory"}
Command: synth_design -top feeder -part xczu28dr-ffvg1517-2-e -generic {M=8 N=16} -include_dirs {"../Verilog" "../Verilog/Memory"}
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21492 
load diablo GTM unisim library
WARNING: [Synth 8-2507] parameter declaration becomes local in sync_dp_ram with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/Memory/dp_ram.sv:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in sync_dp_ram with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/Memory/dp_ram.sv:20]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:56]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:57]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:61]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:64]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1727.156 ; gain = 173.445 ; free physical = 41053 ; free virtual = 54098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'feeder' [/home/sean/udai-Thesis/Verilog/feeder.sv:5]
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 16 - type: integer 
	Parameter M_ARR bound to: 8 - type: integer 
	Parameter N_ARR bound to: 16 - type: integer 
	Parameter LK bound to: 1 - type: integer 
	Parameter LN bound to: 1 - type: integer 
	Parameter LM bound to: 1 - type: integer 
	Parameter TM bound to: 8 - type: integer 
	Parameter TN bound to: 1 - type: integer 
	Parameter TK bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter NO_USE bound to: 2'b00 
	Parameter IDLE_WRITE bound to: 2'b01 
	Parameter START bound to: 2'b10 
	Parameter REUSE_WRITE bound to: 2'b11 
	Parameter IDLE_READ bound to: 1'b0 
	Parameter REUSE_READ bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/udai-Thesis/Verilog/feeder.sv:318]
WARNING: [Synth 8-567] referenced signal 'read_state' should be on the sensitivity list [/home/sean/udai-Thesis/Verilog/feeder.sv:315]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/udai-Thesis/Verilog/feeder.sv:359]
INFO: [Synth 8-6157] synthesizing module 'sync_dp_ram' [/home/sean/udai-Thesis/Verilog/Memory/dp_ram.sv:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter MEM_INIT bound to: C:/Users/Admin/Desktop/Verilog Projects/Memory_Data/zero.mem - type: string 
	Parameter TOTAL_SPACE bound to: 1040 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_dp_ram' (1#1) [/home/sean/udai-Thesis/Verilog/Memory/dp_ram.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wavefront_multi' [/home/sean/udai-Thesis/Verilog/utils.sv:28]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized1' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized1' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized2' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized2' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized3' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized3' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized4' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized4' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized5' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized5' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized6' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized6' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wavefront_multi' (3#1) [/home/sean/udai-Thesis/Verilog/utils.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'feeder' (4#1) [/home/sean/udai-Thesis/Verilog/feeder.sv:5]
WARNING: [Synth 8-3331] design delay has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1770.062 ; gain = 216.352 ; free physical = 41073 ; free virtual = 54119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1790.875 ; gain = 237.164 ; free physical = 41075 ; free virtual = 54121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1810.785 ; gain = 257.074 ; free physical = 41074 ; free virtual = 54120
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/udai-Thesis/Verilog/feeder.sv:385]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/udai-Thesis/Verilog/feeder.sv:411]
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"sync_dp_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "sync_dp_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "sync_dp_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "sync_dp_ram:/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [/home/sean/udai-Thesis/Verilog/feeder.sv:202]
WARNING: [Synth 8-327] inferring latch for variable 'wr_enable_reg' [/home/sean/udai-Thesis/Verilog/feeder.sv:121]
WARNING: [Synth 8-327] inferring latch for variable 'next_read_state_reg' [/home/sean/udai-Thesis/Verilog/feeder.sv:320]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1818.793 ; gain = 265.082 ; free physical = 41016 ; free virtual = 54062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 14    
	   6 Input     10 Bit       Adders := 3     
	   4 Input     10 Bit       Adders := 9     
	   5 Input     10 Bit       Adders := 13    
	   8 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 9     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 28    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 93    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 123   
	   3 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module feeder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 14    
	   6 Input     10 Bit       Adders := 3     
	   4 Input     10 Bit       Adders := 9     
	   5 Input     10 Bit       Adders := 13    
	   8 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               10 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 93    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 123   
	   3 Input      1 Bit        Muxes := 11    
Module sync_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module delay__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module delay__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module delay__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
Module delay__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module delay__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'temp_read_index_reg[9:0]' into 'temp_read_index_reg[9:0]' [/home/sean/udai-Thesis/Verilog/feeder.sv:381]
INFO: [Synth 8-4471] merging register 'batch_ctr_reg[63:0]' into 'batch_ctr_reg[63:0]' [/home/sean/udai-Thesis/Verilog/feeder.sv:184]
INFO: [Synth 8-4471] merging register 'batch_ctr_reg[63:0]' into 'batch_ctr_reg[63:0]' [/home/sean/udai-Thesis/Verilog/feeder.sv:184]
DSP Report: Generating DSP row_beg11, operation Mode is: A*B.
DSP Report: operator row_beg11 is absorbed into DSP row_beg11.
DSP Report: Generating DSP feed_row, operation Mode is: ((D or 0)+(0 or A))*B.
DSP Report: operator feed_row0 is absorbed into DSP feed_row.
DSP Report: operator row_beg11 is absorbed into DSP feed_row.
DSP Report: Generating DSP read_index1, operation Mode is: A*B.
DSP Report: operator read_index1 is absorbed into DSP read_index1.
DSP Report: Generating DSP read_index1, operation Mode is: A*B.
DSP Report: operator read_index1 is absorbed into DSP read_index1.
DSP Report: Generating DSP temp_read_index2, operation Mode is: A2*B.
DSP Report: register temp_read_index2 is absorbed into DSP temp_read_index2.
DSP Report: operator temp_read_index2 is absorbed into DSP temp_read_index2.
DSP Report: Generating DSP temp_read_index1, operation Mode is: C+A2*B.
DSP Report: register temp_read_index1 is absorbed into DSP temp_read_index1.
DSP Report: operator temp_read_index1 is absorbed into DSP temp_read_index1.
DSP Report: operator temp_read_index2 is absorbed into DSP temp_read_index1.
DSP Report: Generating DSP total_horizontal_read4, operation Mode is: A*B.
DSP Report: operator total_horizontal_read4 is absorbed into DSP total_horizontal_read4.
DSP Report: Generating DSP total_horizontal_read3, operation Mode is: A*B.
DSP Report: operator total_horizontal_read3 is absorbed into DSP total_horizontal_read3.
DSP Report: Generating DSP total_horizontal_read2, operation Mode is: A*B.
DSP Report: operator total_horizontal_read2 is absorbed into DSP total_horizontal_read2.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mem/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "mem/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "mem/ram_reg"
INFO: [Synth 8-3971] The signal "mem/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_read_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[0]' (FDRE) to 'lm_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[1]' (FDRE) to 'lm_counter_reg[2]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[2]' (FDRE) to 'lm_counter_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_reuse_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (read_ready_reg)
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[3]' (FDRE) to 'lm_counter_reg[4]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[4]' (FDRE) to 'lm_counter_reg[5]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[5]' (FDRE) to 'lm_counter_reg[6]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[6]' (FDRE) to 'lm_counter_reg[7]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[7]' (FDRE) to 'lm_counter_reg[8]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[8]' (FDRE) to 'lm_counter_reg[9]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[9]' (FDRE) to 'lm_counter_reg[10]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[10]' (FDRE) to 'lm_counter_reg[11]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[11]' (FDRE) to 'lm_counter_reg[12]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[12]' (FDRE) to 'lm_counter_reg[13]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[13]' (FDRE) to 'lm_counter_reg[14]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[14]' (FDRE) to 'lm_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[15]' (FDRE) to 'lm_counter_reg[16]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[16]' (FDRE) to 'lm_counter_reg[17]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[17]' (FDRE) to 'lm_counter_reg[18]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[18]' (FDRE) to 'lm_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[19]' (FDRE) to 'lm_counter_reg[20]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[20]' (FDRE) to 'lm_counter_reg[21]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[21]' (FDRE) to 'lm_counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[22]' (FDRE) to 'lm_counter_reg[23]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[23]' (FDRE) to 'lm_counter_reg[24]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[24]' (FDRE) to 'lm_counter_reg[25]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[25]' (FDRE) to 'lm_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[26]' (FDRE) to 'lm_counter_reg[27]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[27]' (FDRE) to 'lm_counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[28]' (FDRE) to 'lm_counter_reg[29]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[29]' (FDRE) to 'lm_counter_reg[30]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[30]' (FDRE) to 'lm_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[31]' (FDRE) to 'lm_counter_reg[32]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[32]' (FDRE) to 'lm_counter_reg[33]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[33]' (FDRE) to 'lm_counter_reg[34]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[34]' (FDRE) to 'lm_counter_reg[35]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[35]' (FDRE) to 'lm_counter_reg[36]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[36]' (FDRE) to 'lm_counter_reg[37]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[37]' (FDRE) to 'lm_counter_reg[38]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[38]' (FDRE) to 'lm_counter_reg[39]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[39]' (FDRE) to 'lm_counter_reg[40]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[40]' (FDRE) to 'lm_counter_reg[41]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[41]' (FDRE) to 'lm_counter_reg[42]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[42]' (FDRE) to 'lm_counter_reg[43]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[43]' (FDRE) to 'lm_counter_reg[44]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[44]' (FDRE) to 'lm_counter_reg[45]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[45]' (FDRE) to 'lm_counter_reg[46]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[46]' (FDRE) to 'lm_counter_reg[47]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[47]' (FDRE) to 'lm_counter_reg[48]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[48]' (FDRE) to 'lm_counter_reg[49]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[49]' (FDRE) to 'lm_counter_reg[50]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[50]' (FDRE) to 'lm_counter_reg[51]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[51]' (FDRE) to 'lm_counter_reg[52]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[52]' (FDRE) to 'lm_counter_reg[53]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[53]' (FDRE) to 'lm_counter_reg[54]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[54]' (FDRE) to 'lm_counter_reg[55]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[55]' (FDRE) to 'lm_counter_reg[56]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[56]' (FDRE) to 'lm_counter_reg[57]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[57]' (FDRE) to 'lm_counter_reg[58]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[58]' (FDRE) to 'lm_counter_reg[59]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[59]' (FDRE) to 'lm_counter_reg[60]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[60]' (FDRE) to 'lm_counter_reg[61]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[61]' (FDRE) to 'lm_counter_reg[62]'
INFO: [Synth 8-3886] merging instance 'lm_counter_reg[62]' (FDRE) to 'lm_counter_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lm_counter_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (valid_read_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_read_state_reg[0] )
INFO: [Synth 8-3886] merging instance 'read_state_reg[1]' (FDR) to 'read_state_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\horizontal_ctr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\horizontal_ctr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\horizontal_ctr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\horizontal_ctr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\horizontal_ctr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\horizontal_ctr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\horizontal_ctr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\horizontal_ctr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\horizontal_ctr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\horizontal_ctr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_reuse_ctr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_reuse_ctr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_reuse_ctr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\batch_ctr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (last_out_reg)
WARNING: [Synth 8-3332] Sequential element (next_read_state_reg[1]) is unused and will be removed from module feeder.
WARNING: [Synth 8-3332] Sequential element (next_read_state_reg[0]) is unused and will be removed from module feeder.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:11 . Memory (MB): peak = 2546.340 ; gain = 992.629 ; free physical = 40263 ; free virtual = 53314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|mem         | ram_reg    | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|feeder      | A*B                   | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|feeder      | ((D or 0)+(0 or A))*B | 10     | 10     | -      | 10     | 10     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|feeder      | A*B                   | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|feeder      | A*B                   | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|feeder      | A2*B                  | 10     | 10     | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|feeder      | C+A2*B                | 10     | 10     | 10     | -      | 10     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|feeder      | A*B                   | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|feeder      | A*B                   | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|feeder      | A*B                   | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2546.340 ; gain = 992.629 ; free physical = 40263 ; free virtual = 53314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|mem         | ram_reg    | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (write_full_reg) from module (feeder) as it has self-loop and (write_full_reg__0) is actual driver [/home/sean/udai-Thesis/Verilog/feeder.sv:370]
INFO: [Synth 8-7053] The timing for the instance mem/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2546.340 ; gain = 992.629 ; free physical = 40262 ; free virtual = 53313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:we_b to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:15 . Memory (MB): peak = 2546.340 ; gain = 992.629 ; free physical = 40262 ; free virtual = 53313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:15 . Memory (MB): peak = 2546.340 ; gain = 992.629 ; free physical = 40262 ; free virtual = 53313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:15 . Memory (MB): peak = 2546.340 ; gain = 992.629 ; free physical = 40262 ; free virtual = 53313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:15 . Memory (MB): peak = 2546.340 ; gain = 992.629 ; free physical = 40262 ; free virtual = 53313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:15 . Memory (MB): peak = 2546.340 ; gain = 992.629 ; free physical = 40262 ; free virtual = 53313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:15 . Memory (MB): peak = 2546.340 ; gain = 992.629 ; free physical = 40262 ; free virtual = 53313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|feeder      | wave_feeder/channel[4].sreg/sreg_reg[3][7] | 4      | 8     | NO           | YES                | YES               | 8      | 0       | 
|feeder      | wave_feeder/channel[5].sreg/sreg_reg[4][7] | 5      | 8     | NO           | YES                | YES               | 8      | 0       | 
|feeder      | wave_feeder/channel[6].sreg/sreg_reg[5][7] | 6      | 8     | NO           | YES                | YES               | 8      | 0       | 
|feeder      | wave_feeder/channel[7].sreg/sreg_reg[6][7] | 7      | 8     | NO           | YES                | YES               | 8      | 0       | 
+------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |    20|
|3     |DSP48E2  |     1|
|4     |LUT2     |    35|
|5     |LUT3     |    22|
|6     |LUT4     |    71|
|7     |LUT5     |    26|
|8     |LUT6     |    52|
|9     |RAMB36E2 |     2|
|10    |SRL16E   |    32|
|11    |FDRE     |   190|
|12    |LD       |     3|
|13    |IBUF     |    88|
|14    |OBUF     |   172|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+----------------------+------+
|      |Instance              |Module                |Cells |
+------+----------------------+----------------------+------+
|1     |top                   |                      |   715|
|2     |  mem                 |sync_dp_ram           |    66|
|3     |  wave_feeder         |wavefront_multi       |   144|
|4     |    \channel[1].sreg  |delay__parameterized0 |     8|
|5     |    \channel[2].sreg  |delay__parameterized1 |    16|
|6     |    \channel[3].sreg  |delay__parameterized2 |    24|
|7     |    \channel[4].sreg  |delay__parameterized3 |    24|
|8     |    \channel[5].sreg  |delay__parameterized4 |    24|
|9     |    \channel[6].sreg  |delay__parameterized5 |    24|
|10    |    \channel[7].sreg  |delay__parameterized6 |    24|
+------+----------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:15 . Memory (MB): peak = 2546.340 ; gain = 992.629 ; free physical = 40262 ; free virtual = 53313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 90 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:15 . Memory (MB): peak = 2546.340 ; gain = 992.629 ; free physical = 40264 ; free virtual = 53315
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:15 . Memory (MB): peak = 2546.348 ; gain = 992.629 ; free physical = 40264 ; free virtual = 53315
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2560.277 ; gain = 0.000 ; free physical = 40331 ; free virtual = 53382
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.961 ; gain = 0.000 ; free physical = 40250 ; free virtual = 53301
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 93 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 88 instances
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:51 . Memory (MB): peak = 2671.961 ; gain = 1156.391 ; free physical = 40351 ; free virtual = 53402
# report_utilization -file "${::outputDir}/post_synth_utilisation.rpt"
# set_property DOA_REG 1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *.bram.*}]
# set_property DOB_REG 1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *.bram.*}]
# write_checkpoint -force "${::outputDir}/post_synth_feeder.dcp"
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.961 ; gain = 0.000 ; free physical = 40350 ; free virtual = 53401
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/sean/udai-Thesis/vivado/outputs/post_synth_feeder.dcp' has been generated.
# read_xdc clock.xdc
Parsing XDC File [/home/sean/udai-Thesis/vivado/clock.xdc]
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2703.977 ; gain = 0.000 ; free physical = 40334 ; free virtual = 53385
Finished Parsing XDC File [/home/sean/udai-Thesis/vivado/clock.xdc]
read_xdc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2703.977 ; gain = 0.000 ; free physical = 40334 ; free virtual = 53385
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2792.492 ; gain = 88.508 ; free physical = 40322 ; free virtual = 53373

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11498e016

Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 3007.680 ; gain = 215.188 ; free physical = 40016 ; free virtual = 53067

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a84bfba2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3169.461 ; gain = 0.000 ; free physical = 39873 ; free virtual = 52924
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 173ccebce

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3169.461 ; gain = 0.000 ; free physical = 39873 ; free virtual = 52924
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19252d195

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3169.461 ; gain = 0.000 ; free physical = 39873 ; free virtual = 52924
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 19252d195

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3169.461 ; gain = 0.000 ; free physical = 39873 ; free virtual = 52924
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19252d195

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3169.461 ; gain = 0.000 ; free physical = 39873 ; free virtual = 52924
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19252d195

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3169.461 ; gain = 0.000 ; free physical = 39873 ; free virtual = 52924
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.461 ; gain = 0.000 ; free physical = 39873 ; free virtual = 52924
Ending Logic Optimization Task | Checksum: 139d3f307

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3169.461 ; gain = 0.000 ; free physical = 39873 ; free virtual = 52924

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 139d3f307

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3233.461 ; gain = 64.000 ; free physical = 39868 ; free virtual = 52919

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 139d3f307

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3233.461 ; gain = 0.000 ; free physical = 39868 ; free virtual = 52919

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3233.461 ; gain = 0.000 ; free physical = 39868 ; free virtual = 52919
Ending Netlist Obfuscation Task | Checksum: 139d3f307

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3233.461 ; gain = 0.000 ; free physical = 39868 ; free virtual = 52919
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 3233.461 ; gain = 529.484 ; free physical = 39868 ; free virtual = 52919
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3306.398 ; gain = 0.000 ; free physical = 39854 ; free virtual = 52905
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 619ca07c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3306.398 ; gain = 0.000 ; free physical = 39854 ; free virtual = 52905
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3306.398 ; gain = 0.000 ; free physical = 39854 ; free virtual = 52905

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9f37f98b

Time (s): cpu = 00:01:14 ; elapsed = 00:02:10 . Memory (MB): peak = 4324.258 ; gain = 1017.859 ; free physical = 38931 ; free virtual = 51983

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12b178067

Time (s): cpu = 00:01:34 ; elapsed = 00:02:34 . Memory (MB): peak = 4363.301 ; gain = 1056.902 ; free physical = 38878 ; free virtual = 51930

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12b178067

Time (s): cpu = 00:01:34 ; elapsed = 00:02:34 . Memory (MB): peak = 4363.301 ; gain = 1056.902 ; free physical = 38879 ; free virtual = 51930
Phase 1 Placer Initialization | Checksum: 12b178067

Time (s): cpu = 00:01:34 ; elapsed = 00:02:34 . Memory (MB): peak = 4363.301 ; gain = 1056.902 ; free physical = 38877 ; free virtual = 51928

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10e0b2141

Time (s): cpu = 00:01:36 ; elapsed = 00:02:35 . Memory (MB): peak = 4363.301 ; gain = 1056.902 ; free physical = 38782 ; free virtual = 51833

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4371.305 ; gain = 0.000 ; free physical = 38781 ; free virtual = 51832

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           15  |              0  |                    15  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           15  |              0  |                    15  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 293f85e67

Time (s): cpu = 00:01:46 ; elapsed = 00:02:41 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38782 ; free virtual = 51833
Phase 2.2 Global Placement Core | Checksum: 1f62a35a2

Time (s): cpu = 00:01:47 ; elapsed = 00:02:42 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38776 ; free virtual = 51827
Phase 2 Global Placement | Checksum: 1f62a35a2

Time (s): cpu = 00:01:47 ; elapsed = 00:02:42 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38781 ; free virtual = 51832

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25dfcfbc9

Time (s): cpu = 00:01:47 ; elapsed = 00:02:42 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38781 ; free virtual = 51833

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 211be4e55

Time (s): cpu = 00:01:48 ; elapsed = 00:02:42 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38774 ; free virtual = 51825

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22d41ead1

Time (s): cpu = 00:01:48 ; elapsed = 00:02:43 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38772 ; free virtual = 51823

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1c5b39556

Time (s): cpu = 00:01:48 ; elapsed = 00:02:43 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38772 ; free virtual = 51823

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20df5d5c0

Time (s): cpu = 00:01:49 ; elapsed = 00:02:44 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38772 ; free virtual = 51823

Phase 3.6 Small Shape DP

Phase 3.6.1 Small Shape Clustering
Phase 3.6.1 Small Shape Clustering | Checksum: 21ba3a91a

Time (s): cpu = 00:01:50 ; elapsed = 00:02:44 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38760 ; free virtual = 51811

Phase 3.6.2 Flow Legalize Slice Clusters
Phase 3.6.2 Flow Legalize Slice Clusters | Checksum: 15c7bdc77

Time (s): cpu = 00:01:50 ; elapsed = 00:02:45 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38760 ; free virtual = 51812

Phase 3.6.3 Slice Area Swap
Phase 3.6.3 Slice Area Swap | Checksum: 16030a45f

Time (s): cpu = 00:01:51 ; elapsed = 00:02:45 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38732 ; free virtual = 51784

Phase 3.6.4 Commit Slice Clusters
Phase 3.6.4 Commit Slice Clusters | Checksum: 1cc2462dd

Time (s): cpu = 00:01:51 ; elapsed = 00:02:45 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38758 ; free virtual = 51809
Phase 3.6 Small Shape DP | Checksum: 1cc2462dd

Time (s): cpu = 00:01:51 ; elapsed = 00:02:45 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38758 ; free virtual = 51809

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a2ceab5d

Time (s): cpu = 00:01:51 ; elapsed = 00:02:45 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38758 ; free virtual = 51809

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 196d6148a

Time (s): cpu = 00:01:51 ; elapsed = 00:02:45 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38758 ; free virtual = 51809

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c4187e06

Time (s): cpu = 00:02:12 ; elapsed = 00:03:00 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38760 ; free virtual = 51812
Phase 3 Detail Placement | Checksum: 1c4187e06

Time (s): cpu = 00:02:12 ; elapsed = 00:03:00 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38760 ; free virtual = 51812

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bc9db41a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: bc9db41a

Time (s): cpu = 00:02:46 ; elapsed = 00:03:28 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38757 ; free virtual = 51808
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.382. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12cdfbf78

Time (s): cpu = 00:03:32 ; elapsed = 00:04:15 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38759 ; free virtual = 51810
Phase 4.1 Post Commit Optimization | Checksum: 12cdfbf78

Time (s): cpu = 00:03:32 ; elapsed = 00:04:15 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38759 ; free virtual = 51810

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12cdfbf78

Time (s): cpu = 00:03:33 ; elapsed = 00:04:15 . Memory (MB): peak = 4371.305 ; gain = 1064.906 ; free physical = 38777 ; free virtual = 51829
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4376.969 ; gain = 0.000 ; free physical = 38731 ; free virtual = 51782

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 224e3a967

Time (s): cpu = 00:03:53 ; elapsed = 00:04:35 . Memory (MB): peak = 4376.969 ; gain = 1070.570 ; free physical = 38731 ; free virtual = 51782

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4376.969 ; gain = 0.000 ; free physical = 38731 ; free virtual = 51782
Phase 4.4 Final Placement Cleanup | Checksum: 26507fcf8

Time (s): cpu = 00:03:53 ; elapsed = 00:04:35 . Memory (MB): peak = 4376.969 ; gain = 1070.570 ; free physical = 38731 ; free virtual = 51782
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26507fcf8

Time (s): cpu = 00:03:53 ; elapsed = 00:04:35 . Memory (MB): peak = 4376.969 ; gain = 1070.570 ; free physical = 38731 ; free virtual = 51782
Ending Placer Task | Checksum: 202fbb88b

Time (s): cpu = 00:03:53 ; elapsed = 00:04:35 . Memory (MB): peak = 4376.969 ; gain = 1070.570 ; free physical = 38731 ; free virtual = 51782
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:02 ; elapsed = 00:04:47 . Memory (MB): peak = 4376.969 ; gain = 1143.508 ; free physical = 38841 ; free virtual = 51893
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 56b7b988 ConstDB: 0 ShapeSum: b4401514 RouteDB: f803e9ef

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: eee03d24

Time (s): cpu = 00:06:16 ; elapsed = 00:05:43 . Memory (MB): peak = 4919.855 ; gain = 510.871 ; free physical = 38493 ; free virtual = 51545
Post Restoration Checksum: NetGraph: 1373cc53 NumContArr: cce3e1ba Constraints: 6be18cfa Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14c393b07

Time (s): cpu = 00:06:16 ; elapsed = 00:05:43 . Memory (MB): peak = 4919.855 ; gain = 510.871 ; free physical = 38476 ; free virtual = 51528

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14c393b07

Time (s): cpu = 00:06:16 ; elapsed = 00:05:43 . Memory (MB): peak = 4947.352 ; gain = 538.367 ; free physical = 38398 ; free virtual = 51449

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14c393b07

Time (s): cpu = 00:06:16 ; elapsed = 00:05:43 . Memory (MB): peak = 4947.352 ; gain = 538.367 ; free physical = 38398 ; free virtual = 51449

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 16360f5e1

Time (s): cpu = 00:06:19 ; elapsed = 00:05:47 . Memory (MB): peak = 5009.594 ; gain = 600.609 ; free physical = 38387 ; free virtual = 51439

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 278633868

Time (s): cpu = 00:06:32 ; elapsed = 00:05:59 . Memory (MB): peak = 5009.594 ; gain = 600.609 ; free physical = 38389 ; free virtual = 51440
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.263 | TNS=-3.628 | WHS=-0.028 | THS=-0.052 |

Phase 2 Router Initialization | Checksum: 1ddb06b01

Time (s): cpu = 00:06:33 ; elapsed = 00:05:59 . Memory (MB): peak = 5009.594 ; gain = 600.609 ; free physical = 38385 ; free virtual = 51436

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000102962 %
  Global Horizontal Routing Utilization  = 3.96322e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 517
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 442
  Number of Partially Routed Nets     = 75
  Number of Node Overlaps             = 3


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27401bbfa

Time (s): cpu = 00:06:44 ; elapsed = 00:06:05 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38366 ; free virtual = 51417

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.342 | TNS=-4.725 | WHS=0.026  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2d8ecbbde

Time (s): cpu = 00:06:48 ; elapsed = 00:06:08 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38363 ; free virtual = 51415

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.306 | TNS=-4.090 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b0341de1

Time (s): cpu = 00:06:51 ; elapsed = 00:06:11 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38363 ; free virtual = 51414

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.308 | TNS=-4.006 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1cb315341

Time (s): cpu = 00:06:53 ; elapsed = 00:06:13 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38360 ; free virtual = 51411
Phase 4 Rip-up And Reroute | Checksum: 1cb315341

Time (s): cpu = 00:06:53 ; elapsed = 00:06:13 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38360 ; free virtual = 51411

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 27d45e119

Time (s): cpu = 00:06:53 ; elapsed = 00:06:13 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38360 ; free virtual = 51411
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.306 | TNS=-4.090 | WHS=0.026  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f660ba08

Time (s): cpu = 00:06:53 ; elapsed = 00:06:13 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38360 ; free virtual = 51411

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f660ba08

Time (s): cpu = 00:06:53 ; elapsed = 00:06:13 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38360 ; free virtual = 51411
Phase 5 Delay and Skew Optimization | Checksum: 1f660ba08

Time (s): cpu = 00:06:53 ; elapsed = 00:06:13 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38360 ; free virtual = 51411

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f660ba08

Time (s): cpu = 00:06:54 ; elapsed = 00:06:14 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38360 ; free virtual = 51411
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.306 | TNS=-4.090 | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f660ba08

Time (s): cpu = 00:06:54 ; elapsed = 00:06:14 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38360 ; free virtual = 51411
Phase 6 Post Hold Fix | Checksum: 1f660ba08

Time (s): cpu = 00:06:54 ; elapsed = 00:06:14 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38360 ; free virtual = 51411

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.111328 %
  Global Horizontal Routing Utilization  = 0.0235944 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 31.9249%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 23.6967%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.9231%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 14.4231%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e1507d95

Time (s): cpu = 00:06:56 ; elapsed = 00:06:14 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38355 ; free virtual = 51406

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e1507d95

Time (s): cpu = 00:06:56 ; elapsed = 00:06:15 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38354 ; free virtual = 51406

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e1507d95

Time (s): cpu = 00:06:57 ; elapsed = 00:06:15 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38354 ; free virtual = 51405

Phase 10 Leaf Clock Prog Delay Opt

Phase 10.1 Delay CleanUp

Phase 10.1.1 Update Timing
Phase 10.1.1 Update Timing | Checksum: 204f1a712

Time (s): cpu = 00:06:58 ; elapsed = 00:06:15 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38355 ; free virtual = 51406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.290 | TNS=-4.784 | WHS=0.026  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 10.1 Delay CleanUp | Checksum: 1948b7c6d

Time (s): cpu = 00:06:58 ; elapsed = 00:06:16 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38355 ; free virtual = 51406

Phase 10.2 Hold Fix Iter

Phase 10.2.1 Update Timing
Phase 10.2.1 Update Timing | Checksum: 20f793a63

Time (s): cpu = 00:06:58 ; elapsed = 00:06:16 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38354 ; free virtual = 51406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.290 | TNS=-4.784 | WHS=0.026  | THS=0.000  |

Phase 10.2 Hold Fix Iter | Checksum: 20f793a63

Time (s): cpu = 00:06:58 ; elapsed = 00:06:16 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38354 ; free virtual = 51406
Phase 10 Leaf Clock Prog Delay Opt | Checksum: 187bc6f5b

Time (s): cpu = 00:06:58 ; elapsed = 00:06:16 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38357 ; free virtual = 51409

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 187bc6f5b

Time (s): cpu = 00:06:59 ; elapsed = 00:06:16 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38357 ; free virtual = 51408

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.290 | TNS=-4.784 | WHS=0.026  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 12 Post Router Timing | Checksum: 20f08d37a

Time (s): cpu = 00:07:16 ; elapsed = 00:06:32 . Memory (MB): peak = 5011.742 ; gain = 602.758 ; free physical = 38358 ; free virtual = 51410
Time taken to check if laguna hold fix is required (in secs): 0

Phase 13 Physical Synthesis in Router

Phase 13.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.290 | TNS=-4.784 | WHS=0.026 | THS=0.000 |
Phase 13.1 Physical Synthesis Initialization | Checksum: 20f08d37a

Time (s): cpu = 00:07:34 ; elapsed = 00:06:51 . Memory (MB): peak = 5213.828 ; gain = 804.844 ; free physical = 38317 ; free virtual = 51368

Phase 13.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.290 | TNS=-4.784 | WHS=0.026 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: counter_write_OBUF[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: counter_write_OBUF[4].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.290 | TNS=-4.784 | WHS=0.026 | THS=0.000 |
Phase 13.2 Critical Path Optimization | Checksum: 10556746c

Time (s): cpu = 00:07:38 ; elapsed = 00:06:55 . Memory (MB): peak = 5244.477 ; gain = 835.492 ; free physical = 38316 ; free virtual = 51368
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5244.477 ; gain = 0.000 ; free physical = 38316 ; free virtual = 51368
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.290 | TNS=-4.784 | WHS=0.026 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5244.477 ; gain = 0.000 ; free physical = 38316 ; free virtual = 51368
Phase 13 Physical Synthesis in Router | Checksum: 10556746c

Time (s): cpu = 00:07:38 ; elapsed = 00:06:55 . Memory (MB): peak = 5244.477 ; gain = 835.492 ; free physical = 38353 ; free virtual = 51404

Phase 14 Route finalize
Phase 14 Route finalize | Checksum: 10556746c

Time (s): cpu = 00:07:38 ; elapsed = 00:06:55 . Memory (MB): peak = 5244.477 ; gain = 835.492 ; free physical = 38353 ; free virtual = 51404
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:39 ; elapsed = 00:06:56 . Memory (MB): peak = 5244.477 ; gain = 835.492 ; free physical = 38709 ; free virtual = 51761
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:48 ; elapsed = 00:07:06 . Memory (MB): peak = 5244.477 ; gain = 867.508 ; free physical = 38710 ; free virtual = 51761
# write_checkpoint -force "${::outputDir}/post_route_feeder.dcp"
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5244.477 ; gain = 0.000 ; free physical = 38710 ; free virtual = 51761
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.26 . Memory (MB): peak = 5276.492 ; gain = 0.000 ; free physical = 38704 ; free virtual = 51759
INFO: [Common 17-1381] The checkpoint '/home/sean/udai-Thesis/vivado/outputs/post_route_feeder.dcp' has been generated.
# reportTiming "${outputDir}/post_route_critpath.rpt"
CSV file ./outputs/post_route_critpath.rpt has been created.

# report_utilization -file "${::outputDir}/post_route_utilisation.rpt"
# report_utilization -hierarchical -file "${::outputDir}/post_route_hierarchical.rpt"
# report_timing -sort_by "slack" -delay_type "max" -max_paths 10 -nworst 1 -file "${outputDir}/post_route_timing.rpt"
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 19 23:44:38 2020...
