+incdir+../../design/verilog
        ./sim_define.v
        ../../design/verilog/mem_axi.v

// ../../design/verilog

../../design/verilog/mem_axi_dpram_sync.v

../../design/verilog/ft60x_axi.v
../../design/verilog/ft60x_axi_retime.v
../../design/verilog/ft60x_fifo.v

../../model/afifo.v
../../model/ft601_model.v
../../model/tb_ft601.v
