{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714537140576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714537140577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 07:19:00 2024 " "Processing started: Wed May  1 07:19:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714537140577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714537140577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_Main -c AES_Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_Main -c AES_Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714537140577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714537140921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714537140921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCD bcd ShiftAdd3.v(1) " "Verilog HDL Declaration information at ShiftAdd3.v(1): object \"BCD\" differs only in case from object \"bcd\" in the same scope" {  } { { "../ShiftAdd3/ShiftAdd3.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/ShiftAdd3/ShiftAdd3.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714537147574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/youss/aes-128-verilog/src/shiftadd3/shiftadd3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/youss/aes-128-verilog/src/shiftadd3/shiftadd3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftAdd3 " "Found entity 1: ShiftAdd3" {  } { { "../ShiftAdd3/ShiftAdd3.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/ShiftAdd3/ShiftAdd3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714537147575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/youss/aes-128-verilog/src/aes_decrypt/decryption.v 7 7 " "Found 7 design units, including 7 entities, in source file /users/youss/aes-128-verilog/src/aes_decrypt/decryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decryption " "Found entity 1: Decryption" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147576 ""} { "Info" "ISGN_ENTITY_NAME" "2 OrgMixColumns " "Found entity 2: OrgMixColumns" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147576 ""} { "Info" "ISGN_ENTITY_NAME" "3 InvMixColumns " "Found entity 3: InvMixColumns" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147576 ""} { "Info" "ISGN_ENTITY_NAME" "4 InverseShiftRows " "Found entity 4: InverseShiftRows" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147576 ""} { "Info" "ISGN_ENTITY_NAME" "5 InvSubBytes " "Found entity 5: InvSubBytes" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147576 ""} { "Info" "ISGN_ENTITY_NAME" "6 inverse_sbox " "Found entity 6: inverse_sbox" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147576 ""} { "Info" "ISGN_ENTITY_NAME" "7 Decryption_Round " "Found entity 7: Decryption_Round" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714537147576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 main.v(746) " "Verilog HDL Declaration information at main.v(746): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 746 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714537147578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 main.v(747) " "Verilog HDL Declaration information at main.v(747): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 747 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714537147578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 main.v(748) " "Verilog HDL Declaration information at main.v(748): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 748 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714537147578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 main.v(749) " "Verilog HDL Declaration information at main.v(749): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 749 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714537147578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B0 b0 main.v(751) " "Verilog HDL Declaration information at main.v(751): object \"B0\" differs only in case from object \"b0\" in the same scope" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 751 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714537147578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 main.v(752) " "Verilog HDL Declaration information at main.v(752): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 752 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714537147578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2 b2 main.v(753) " "Verilog HDL Declaration information at main.v(753): object \"B2\" differs only in case from object \"b2\" in the same scope" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 753 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714537147578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B3 b3 main.v(754) " "Verilog HDL Declaration information at main.v(754): object \"B3\" differs only in case from object \"b3\" in the same scope" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 754 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714537147578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/youss/aes-128-verilog/src/aes_encrypt/main.v 10 10 " "Found 10 design units, including 10 entities, in source file /users/youss/aes-128-verilog/src/aes_encrypt/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 aesEncrypt " "Found entity 1: aesEncrypt" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147579 ""} { "Info" "ISGN_ENTITY_NAME" "2 keySchedule " "Found entity 2: keySchedule" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147579 ""} { "Info" "ISGN_ENTITY_NAME" "3 ShiftRows " "Found entity 3: ShiftRows" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147579 ""} { "Info" "ISGN_ENTITY_NAME" "4 round " "Found entity 4: round" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147579 ""} { "Info" "ISGN_ENTITY_NAME" "5 MixColumns " "Found entity 5: MixColumns" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147579 ""} { "Info" "ISGN_ENTITY_NAME" "6 MxColumns " "Found entity 6: MxColumns" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 744 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147579 ""} { "Info" "ISGN_ENTITY_NAME" "7 SubBytes " "Found entity 7: SubBytes" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 791 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147579 ""} { "Info" "ISGN_ENTITY_NAME" "8 sbox " "Found entity 8: sbox" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 814 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147579 ""} { "Info" "ISGN_ENTITY_NAME" "9 add3 " "Found entity 9: add3" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147579 ""} { "Info" "ISGN_ENTITY_NAME" "10 binary_to_BCD " "Found entity 10: binary_to_BCD" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 1106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714537147579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_main.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Main " "Found entity 1: AES_Main" {  } { { "AES_Main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714537147581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714537147581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_Main " "Elaborating entity \"AES_Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714537147609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keySchedule keySchedule:OneTwoEight " "Elaborating entity \"keySchedule\" for hierarchy \"keySchedule:OneTwoEight\"" {  } { { "AES_Main.v" "OneTwoEight" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537147619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keySchedule keySchedule:OneTwoNine " "Elaborating entity \"keySchedule\" for hierarchy \"keySchedule:OneTwoNine\"" {  } { { "AES_Main.v" "OneTwoNine" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537147623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keySchedule keySchedule:TwoFiveSix " "Elaborating entity \"keySchedule\" for hierarchy \"keySchedule:TwoFiveSix\"" {  } { { "AES_Main.v" "TwoFiveSix" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537147626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aesEncrypt aesEncrypt:l " "Elaborating entity \"aesEncrypt\" for hierarchy \"aesEncrypt:l\"" {  } { { "AES_Main.v" "l" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537147630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round aesEncrypt:l\|round:rndx " "Elaborating entity \"round\" for hierarchy \"aesEncrypt:l\|round:rndx\"" {  } { { "../AES_Encrypt/main.v" "rndx" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537147760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes aesEncrypt:l\|round:rndx\|SubBytes:s " "Elaborating entity \"SubBytes\" for hierarchy \"aesEncrypt:l\|round:rndx\|SubBytes:s\"" {  } { { "../AES_Encrypt/main.v" "s" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537147761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox aesEncrypt:l\|round:rndx\|SubBytes:s\|sbox:b0 " "Elaborating entity \"sbox\" for hierarchy \"aesEncrypt:l\|round:rndx\|SubBytes:s\|sbox:b0\"" {  } { { "../AES_Encrypt/main.v" "b0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537147762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRows aesEncrypt:l\|round:rndx\|ShiftRows:sr " "Elaborating entity \"ShiftRows\" for hierarchy \"aesEncrypt:l\|round:rndx\|ShiftRows:sr\"" {  } { { "../AES_Encrypt/main.v" "sr" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537147793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns aesEncrypt:l\|round:rndx\|MixColumns:mx " "Elaborating entity \"MixColumns\" for hierarchy \"aesEncrypt:l\|round:rndx\|MixColumns:mx\"" {  } { { "../AES_Encrypt/main.v" "mx" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537147794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MxColumns aesEncrypt:l\|round:rndx\|MixColumns:mx\|MxColumns:mix0 " "Elaborating entity \"MxColumns\" for hierarchy \"aesEncrypt:l\|round:rndx\|MixColumns:mx\|MxColumns:mix0\"" {  } { { "../AES_Encrypt/main.v" "mix0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537147795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 main.v(769) " "Verilog HDL assignment warning at main.v(769): truncated value with size 8 to match size of target (1)" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714537147796 "|AES_Main|aesEncrypt:l|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 main.v(773) " "Verilog HDL assignment warning at main.v(773): truncated value with size 8 to match size of target (1)" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714537147796 "|AES_Main|aesEncrypt:l|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 main.v(777) " "Verilog HDL assignment warning at main.v(777): truncated value with size 8 to match size of target (1)" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714537147796 "|AES_Main|aesEncrypt:l|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 main.v(781) " "Verilog HDL assignment warning at main.v(781): truncated value with size 8 to match size of target (1)" {  } { { "../AES_Encrypt/main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714537147796 "|AES_Main|aesEncrypt:l|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aesEncrypt aesEncrypt:l1 " "Elaborating entity \"aesEncrypt\" for hierarchy \"aesEncrypt:l1\"" {  } { { "AES_Main.v" "l1" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537147829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aesEncrypt aesEncrypt:l2 " "Elaborating entity \"aesEncrypt\" for hierarchy \"aesEncrypt:l2\"" {  } { { "AES_Main.v" "l2" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537148024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decryption Decryption:l3 " "Elaborating entity \"Decryption\" for hierarchy \"Decryption:l3\"" {  } { { "AES_Main.v" "l3" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537148220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decryption_Round Decryption:l3\|Decryption_Round:rndx " "Elaborating entity \"Decryption_Round\" for hierarchy \"Decryption:l3\|Decryption_Round:rndx\"" {  } { { "../AES_Decrypt/Decryption.v" "rndx" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537148289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSubBytes Decryption:l3\|Decryption_Round:rndx\|InvSubBytes:s " "Elaborating entity \"InvSubBytes\" for hierarchy \"Decryption:l3\|Decryption_Round:rndx\|InvSubBytes:s\"" {  } { { "../AES_Decrypt/Decryption.v" "s" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537148291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_sbox Decryption:l3\|Decryption_Round:rndx\|InvSubBytes:s\|inverse_sbox:b0 " "Elaborating entity \"inverse_sbox\" for hierarchy \"Decryption:l3\|Decryption_Round:rndx\|InvSubBytes:s\|inverse_sbox:b0\"" {  } { { "../AES_Decrypt/Decryption.v" "b0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537148292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InverseShiftRows Decryption:l3\|Decryption_Round:rndx\|InverseShiftRows:r " "Elaborating entity \"InverseShiftRows\" for hierarchy \"Decryption:l3\|Decryption_Round:rndx\|InverseShiftRows:r\"" {  } { { "../AES_Decrypt/Decryption.v" "r" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537148323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrgMixColumns Decryption:l3\|Decryption_Round:rndx\|OrgMixColumns:m " "Elaborating entity \"OrgMixColumns\" for hierarchy \"Decryption:l3\|Decryption_Round:rndx\|OrgMixColumns:m\"" {  } { { "../AES_Decrypt/Decryption.v" "m" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537148324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumns Decryption:l3\|Decryption_Round:rndx\|OrgMixColumns:m\|InvMixColumns:mix0 " "Elaborating entity \"InvMixColumns\" for hierarchy \"Decryption:l3\|Decryption_Round:rndx\|OrgMixColumns:m\|InvMixColumns:mix0\"" {  } { { "../AES_Decrypt/Decryption.v" "mix0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537148325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Decryption.v(111) " "Verilog HDL assignment warning at Decryption.v(111): truncated value with size 32 to match size of target (8)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714537148326 "|AES_Main|Decryption:l3|Decryption_Round:rndx|OrgMixColumns:m|InvMixColumns:mix0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decryption Decryption:l4 " "Elaborating entity \"Decryption\" for hierarchy \"Decryption:l4\"" {  } { { "AES_Main.v" "l4" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537148358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decryption Decryption:l5 " "Elaborating entity \"Decryption\" for hierarchy \"Decryption:l5\"" {  } { { "AES_Main.v" "l5" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537148518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftAdd3 ShiftAdd3:outPutBCD " "Elaborating entity \"ShiftAdd3\" for hierarchy \"ShiftAdd3:outPutBCD\"" {  } { { "AES_Main.v" "outPutBCD" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537148672 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:OneTwoEight\|Ram0 " "RAM logic \"keySchedule:OneTwoEight\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/main.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/main.v" 61 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714537153832 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714537153832 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "shift3Output\[10\] GND " "Pin \"shift3Output\[10\]\" is stuck at GND" {  } { { "AES_Main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714537154168 "|AES_Main|shift3Output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shift3Output\[11\] GND " "Pin \"shift3Output\[11\]\" is stuck at GND" {  } { { "AES_Main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714537154168 "|AES_Main|shift3Output[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714537154168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714537154225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/youss/AES-128-Verilog/src/AES_Main/output_files/AES_Main.map.smsg " "Generated suppressed messages file C:/Users/youss/AES-128-Verilog/src/AES_Main/output_files/AES_Main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714537154411 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714537154591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714537154591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714537154635 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714537154635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714537154635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714537154635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5470 " "Peak virtual memory: 5470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714537154661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 07:19:14 2024 " "Processing ended: Wed May  1 07:19:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714537154661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714537154661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714537154661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714537154661 ""}
