; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; Check that we can load/store double-precision floating point values via a
; capability pointer without capability mode.
; FIXME: The patterns for 64-bit floating point on RV32 have not been added yet
; RUNTODO: %riscv32_cheri_llc -mattr=-f -verify-machineinstrs < %s \
; RUNTODO:   | FileCheck -check-prefix=RV32IXCHERI %s
; RUNTODO: %riscv32_cheri_llc -mattr=+f -verify-machineinstrs < %s \
; RUNTODO:   | FileCheck -check-prefix=RV32IFXCHERI %s
; RUN: %riscv64_cheri_llc -mattr=-f -verify-machineinstrs < %s \
; RUN:   | FileCheck -check-prefix=RV64IXCHERI %s
; RUN: %riscv64_cheri_llc -mattr=+f -verify-machineinstrs < %s \
; RUN:   | FileCheck -check-prefix=RV64IFXCHERI %s

define float @load_float_via_cap(float addrspace(200)* %a) nounwind {
; RV64IXCHERI-LABEL: load_float_via_cap:
; RV64IXCHERI:       # %bb.0:
; RV64IXCHERI-NEXT:    addi sp, sp, -16
; RV64IXCHERI-NEXT:    sd ra, 8(sp)
; RV64IXCHERI-NEXT:    lw.cap a0, (ca0)
; RV64IXCHERI-NEXT:    lui a1, 260096
; RV64IXCHERI-NEXT:    call __addsf3
; RV64IXCHERI-NEXT:    ld ra, 8(sp)
; RV64IXCHERI-NEXT:    addi sp, sp, 16
; RV64IXCHERI-NEXT:    ret
;
; RV64IFXCHERI-LABEL: load_float_via_cap:
; RV64IFXCHERI:       # %bb.0:
; RV64IFXCHERI-NEXT:    lw.cap a0, (ca0)
; RV64IFXCHERI-NEXT:    lui a1, %hi(.LCPI0_0)
; RV64IFXCHERI-NEXT:    flw ft0, %lo(.LCPI0_0)(a1)
; RV64IFXCHERI-NEXT:    fmv.w.x ft1, a0
; RV64IFXCHERI-NEXT:    fadd.s ft0, ft1, ft0
; RV64IFXCHERI-NEXT:    fmv.x.w a0, ft0
; RV64IFXCHERI-NEXT:    ret
  %loaded = load float, float addrspace(200)* %a, align 4
  ; Use the loaded value to check that it's moved to the right registers
  %added = fadd float %loaded, 1.0
  ret float %added
}

define void @store_float_via_cap(float addrspace(200)* %a, float %value) nounwind {
; RV64IXCHERI-LABEL: store_float_via_cap:
; RV64IXCHERI:       # %bb.0:
; RV64IXCHERI-NEXT:    sw.cap a1, (ca0)
; RV64IXCHERI-NEXT:    ret
;
; RV64IFXCHERI-LABEL: store_float_via_cap:
; RV64IFXCHERI:       # %bb.0:
; RV64IFXCHERI-NEXT:    fmv.w.x ft0, a1
; RV64IFXCHERI-NEXT:    fmv.x.w a1, ft0
; RV64IFXCHERI-NEXT:    sw.cap a1, (ca0)
; RV64IFXCHERI-NEXT:    ret
  store float %value, float addrspace(200)* %a, align 4
  ret void
}
