{
  "design": {
    "design_info": {
      "boundary_crc": "0x286F3EB7FE620183",
      "design_src": "SBD",
      "device": "xc7z045ffg900-2",
      "name": "bd_d548",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "ila_lib": ""
    },
    "interface_ports": {
      "SLOT_0_JESD204_TX_BUS": {
        "mode": "Monitor",
        "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
        "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0",
        "port_maps": {
          "txdata": {
            "physical_name": "SLOT_0_JESD204_TX_BUS_txdata",
            "direction": "I",
            "left": "95",
            "right": "64"
          },
          "txcharisk": {
            "physical_name": "SLOT_0_JESD204_TX_BUS_txcharisk",
            "direction": "I",
            "left": "11",
            "right": "8"
          },
          "txheader": {
            "physical_name": "SLOT_0_JESD204_TX_BUS_txheader",
            "direction": "I",
            "left": "5",
            "right": "4"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_sys_ps7_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "SLOT_0_JESD204_TX_BUS_txdata": {
        "direction": "I",
        "left": "95",
        "right": "64"
      },
      "SLOT_0_JESD204_TX_BUS_txcharisk": {
        "direction": "I",
        "left": "11",
        "right": "8"
      },
      "SLOT_0_JESD204_TX_BUS_txheader": {
        "direction": "I",
        "left": "5",
        "right": "4"
      }
    },
    "components": {
      "ila_lib": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "bd_d548_ila_lib_0",
        "xci_path": "ip/ip_0/bd_d548_ila_lib_0.xci",
        "inst_hier_path": "ila_lib",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "TRUE"
          },
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_ADV_TRIGGER": {
            "value": "FALSE"
          },
          "C_DATA_DEPTH": {
            "value": "1024"
          },
          "C_EN_STRG_QUAL": {
            "value": "0"
          },
          "C_EN_TIME_TAG": {
            "value": "0"
          },
          "C_ILA_CLK_FREQ": {
            "value": "100000000"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "0"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "3"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE1_WIDTH": {
            "value": "4"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_PROBE2_WIDTH": {
            "value": "2"
          },
          "C_TIME_TAG_WIDTH": {
            "value": "32"
          },
          "C_TRIGIN_EN": {
            "value": "false"
          },
          "C_TRIGOUT_EN": {
            "value": "false"
          },
          "C_XLNX_HW_PROBE_INFO": {
            "value": "DEFAULT"
          }
        }
      }
    },
    "nets": {
      "SLOT_0_JESD204_TX_BUS_txcharisk_1": {
        "ports": [
          "SLOT_0_JESD204_TX_BUS_txcharisk",
          "ila_lib/probe1"
        ]
      },
      "SLOT_0_JESD204_TX_BUS_txdata_1": {
        "ports": [
          "SLOT_0_JESD204_TX_BUS_txdata",
          "ila_lib/probe0"
        ]
      },
      "SLOT_0_JESD204_TX_BUS_txheader_1": {
        "ports": [
          "SLOT_0_JESD204_TX_BUS_txheader",
          "ila_lib/probe2"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "ila_lib/clk"
        ]
      }
    }
  }
}