{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 10:09:35 2019 " "Info: Processing started: Fri Nov 08 10:09:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off proj1 -c proj1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off proj1 -c proj1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "processamento:inst24\|state_machine:inst\|q2 " "Warning: Node \"processamento:inst24\|state_machine:inst\|q2\" is a latch" {  } { { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processamento:inst24\|state_machine:inst\|q3 " "Warning: Node \"processamento:inst24\|state_machine:inst\|q3\" is a latch" {  } { { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[8\] " "Info: Assuming node \"SW\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 120 192 360 136 "SW\[9\]" "" } { 576 -80 88 592 "SW\[8\]" "" } { 592 -80 88 608 "SW\[7\]" "" } { 200 192 360 216 "SW\[6\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[7\] " "Info: Assuming node \"SW\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 120 192 360 136 "SW\[9\]" "" } { 576 -80 88 592 "SW\[8\]" "" } { 592 -80 88 608 "SW\[7\]" "" } { 200 192 360 216 "SW\[6\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "processamento:inst24\|state_machine:inst\|Decoder0~0 " "Info: Detected gated clock \"processamento:inst24\|state_machine:inst\|Decoder0~0\" as buffer" {  } { { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processamento:inst24\|state_machine:inst\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst2\|pixel_row\[8\] " "Info: Detected ripple clock \"VGA_SYNC:inst2\|pixel_row\[8\]\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst2\|pixel_row\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst2\|video_on_v " "Info: Detected ripple clock \"VGA_SYNC:inst2\|video_on_v\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst2\|video_on_v" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst2\|pixel_column\[8\] " "Info: Detected ripple clock \"VGA_SYNC:inst2\|pixel_column\[8\]\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst2\|pixel_column\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst2\|pixel_row\[7\] " "Info: Detected ripple clock \"VGA_SYNC:inst2\|pixel_row\[7\]\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst2\|pixel_row\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst3~0 " "Info: Detected gated clock \"inst3~0\" as buffer" {  } { { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 344 -824 -760 392 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst2\|video_on_h " "Info: Detected ripple clock \"VGA_SYNC:inst2\|video_on_h\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst2\|video_on_h" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst2\|pixel_column\[9\] " "Info: Detected ripple clock \"VGA_SYNC:inst2\|pixel_column\[9\]\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst2\|pixel_column\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 344 -824 -760 392 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register sub:inst6\|proc:inst1\|m\[3\] register VGA_SYNC:inst2\|red_out 29.956 ns " "Info: Slack time is 29.956 ns for clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"sub:inst6\|proc:inst1\|m\[3\]\" and destination register \"VGA_SYNC:inst2\|red_out\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "99.56 MHz 10.044 ns " "Info: Fmax is 99.56 MHz (period= 10.044 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "34.069 ns + Largest register register " "Info: + Largest register to register requirement is 34.069 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.581 ns " "Info: + Latch edge is 37.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.692 ns + Largest " "Info: + Largest clock skew is -5.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.505 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.505 ns VGA_SYNC:inst2\|red_out 3 REG LCFF_X35_Y20_N9 1 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.505 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 1; REG Node = 'VGA_SYNC:inst2\|red_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.03 % ) " "Info: Total cell delay = 0.602 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 75.97 % ) " "Info: Total interconnect delay = 1.903 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|red_out {} } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 8.197 ns - Longest register " "Info: - Longest clock path from clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 8.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.879 ns) 2.783 ns VGA_SYNC:inst2\|pixel_row\[7\] 3 REG LCFF_X38_Y20_N23 1 " "Info: 3: + IC(0.975 ns) + CELL(0.879 ns) = 2.783 ns; Loc. = LCFF_X38_Y20_N23; Fanout = 1; REG Node = 'VGA_SYNC:inst2\|pixel_row\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.455 ns) 4.113 ns inst3~0 4 COMB LCCOMB_X35_Y20_N24 3 " "Info: 4: + IC(0.875 ns) + CELL(0.455 ns) = 4.113 ns; Loc. = LCCOMB_X35_Y20_N24; Fanout = 3; COMB Node = 'inst3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { VGA_SYNC:inst2|pixel_row[7] inst3~0 } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 344 -824 -760 392 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.178 ns) 4.831 ns inst3 5 COMB LCCOMB_X34_Y20_N26 1 " "Info: 5: + IC(0.540 ns) + CELL(0.178 ns) = 4.831 ns; Loc. = LCCOMB_X34_Y20_N26; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { inst3~0 inst3 } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 344 -824 -760 392 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.000 ns) 6.616 ns inst3~clkctrl 6 COMB CLKCTRL_G6 2680 " "Info: 6: + IC(1.785 ns) + CELL(0.000 ns) = 6.616 ns; Loc. = CLKCTRL_G6; Fanout = 2680; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 344 -824 -760 392 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 8.197 ns sub:inst6\|proc:inst1\|m\[3\] 7 REG LCFF_X31_Y20_N11 3 " "Info: 7: + IC(0.979 ns) + CELL(0.602 ns) = 8.197 ns; Loc. = LCFF_X31_Y20_N11; Fanout = 3; REG Node = 'sub:inst6\|proc:inst1\|m\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { inst3~clkctrl sub:inst6|proc:inst1|m[3] } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.114 ns ( 25.79 % ) " "Info: Total cell delay = 2.114 ns ( 25.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.083 ns ( 74.21 % ) " "Info: Total interconnect delay = 6.083 ns ( 74.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.197 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] inst3~0 inst3 inst3~clkctrl sub:inst6|proc:inst1|m[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.197 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} inst3~0 {} inst3 {} inst3~clkctrl {} sub:inst6|proc:inst1|m[3] {} } { 0.000ns 0.929ns 0.975ns 0.875ns 0.540ns 1.785ns 0.979ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|red_out {} } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.197 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] inst3~0 inst3 inst3~clkctrl sub:inst6|proc:inst1|m[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.197 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} inst3~0 {} inst3 {} inst3~clkctrl {} sub:inst6|proc:inst1|m[3] {} } { 0.000ns 0.929ns 0.975ns 0.875ns 0.540ns 1.785ns 0.979ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|red_out {} } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.197 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] inst3~0 inst3 inst3~clkctrl sub:inst6|proc:inst1|m[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.197 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} inst3~0 {} inst3 {} inst3~clkctrl {} sub:inst6|proc:inst1|m[3] {} } { 0.000ns 0.929ns 0.975ns 0.875ns 0.540ns 1.785ns 0.979ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.113 ns - Longest register register " "Info: - Longest register to register delay is 4.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sub:inst6\|proc:inst1\|m\[3\] 1 REG LCFF_X31_Y20_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y20_N11; Fanout = 3; REG Node = 'sub:inst6\|proc:inst1\|m\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub:inst6|proc:inst1|m[3] } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.545 ns) 1.451 ns VGA_SYNC:inst2\|blue_out~1 2 COMB LCCOMB_X35_Y20_N26 1 " "Info: 2: + IC(0.906 ns) + CELL(0.545 ns) = 1.451 ns; Loc. = LCCOMB_X35_Y20_N26; Fanout = 1; COMB Node = 'VGA_SYNC:inst2\|blue_out~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { sub:inst6|proc:inst1|m[3] VGA_SYNC:inst2|blue_out~1 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 1.925 ns VGA_SYNC:inst2\|blue_out~2 3 COMB LCCOMB_X35_Y20_N2 1 " "Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 1.925 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 1; COMB Node = 'VGA_SYNC:inst2\|blue_out~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { VGA_SYNC:inst2|blue_out~1 VGA_SYNC:inst2|blue_out~2 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.521 ns) 2.748 ns VGA_SYNC:inst2\|blue_out~3 4 COMB LCCOMB_X35_Y20_N18 1 " "Info: 4: + IC(0.302 ns) + CELL(0.521 ns) = 2.748 ns; Loc. = LCCOMB_X35_Y20_N18; Fanout = 1; COMB Node = 'VGA_SYNC:inst2\|blue_out~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { VGA_SYNC:inst2|blue_out~2 VGA_SYNC:inst2|blue_out~3 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.485 ns) 3.534 ns VGA_SYNC:inst2\|blue_out~4 5 COMB LCCOMB_X35_Y20_N6 3 " "Info: 5: + IC(0.301 ns) + CELL(0.485 ns) = 3.534 ns; Loc. = LCCOMB_X35_Y20_N6; Fanout = 3; COMB Node = 'VGA_SYNC:inst2\|blue_out~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { VGA_SYNC:inst2|blue_out~3 VGA_SYNC:inst2|blue_out~4 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 4.017 ns VGA_SYNC:inst2\|red_out~feeder 6 COMB LCCOMB_X35_Y20_N8 1 " "Info: 6: + IC(0.305 ns) + CELL(0.178 ns) = 4.017 ns; Loc. = LCCOMB_X35_Y20_N8; Fanout = 1; COMB Node = 'VGA_SYNC:inst2\|red_out~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { VGA_SYNC:inst2|blue_out~4 VGA_SYNC:inst2|red_out~feeder } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.113 ns VGA_SYNC:inst2\|red_out 7 REG LCFF_X35_Y20_N9 1 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 4.113 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 1; REG Node = 'VGA_SYNC:inst2\|red_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_SYNC:inst2|red_out~feeder VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.003 ns ( 48.70 % ) " "Info: Total cell delay = 2.003 ns ( 48.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 51.30 % ) " "Info: Total interconnect delay = 2.110 ns ( 51.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.113 ns" { sub:inst6|proc:inst1|m[3] VGA_SYNC:inst2|blue_out~1 VGA_SYNC:inst2|blue_out~2 VGA_SYNC:inst2|blue_out~3 VGA_SYNC:inst2|blue_out~4 VGA_SYNC:inst2|red_out~feeder VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.113 ns" { sub:inst6|proc:inst1|m[3] {} VGA_SYNC:inst2|blue_out~1 {} VGA_SYNC:inst2|blue_out~2 {} VGA_SYNC:inst2|blue_out~3 {} VGA_SYNC:inst2|blue_out~4 {} VGA_SYNC:inst2|red_out~feeder {} VGA_SYNC:inst2|red_out {} } { 0.000ns 0.906ns 0.296ns 0.302ns 0.301ns 0.305ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.521ns 0.485ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|red_out {} } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.197 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] inst3~0 inst3 inst3~clkctrl sub:inst6|proc:inst1|m[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.197 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} inst3~0 {} inst3 {} inst3~clkctrl {} sub:inst6|proc:inst1|m[3] {} } { 0.000ns 0.929ns 0.975ns 0.875ns 0.540ns 1.785ns 0.979ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.113 ns" { sub:inst6|proc:inst1|m[3] VGA_SYNC:inst2|blue_out~1 VGA_SYNC:inst2|blue_out~2 VGA_SYNC:inst2|blue_out~3 VGA_SYNC:inst2|blue_out~4 VGA_SYNC:inst2|red_out~feeder VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.113 ns" { sub:inst6|proc:inst1|m[3] {} VGA_SYNC:inst2|blue_out~1 {} VGA_SYNC:inst2|blue_out~2 {} VGA_SYNC:inst2|blue_out~3 {} VGA_SYNC:inst2|blue_out~4 {} VGA_SYNC:inst2|red_out~feeder {} VGA_SYNC:inst2|red_out {} } { 0.000ns 0.906ns 0.296ns 0.302ns 0.301ns 0.305ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.521ns 0.485ns 0.178ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register VGA_SYNC:inst2\|pixel_row\[4\] register rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_jn81:auto_generated\|address_reg_a\[0\] -5.026 ns " "Info: Minimum slack time is -5.026 ns for clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"VGA_SYNC:inst2\|pixel_row\[4\]\" and destination register \"rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_jn81:auto_generated\|address_reg_a\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.678 ns + Shortest register register " "Info: + Shortest register to register delay is 0.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|pixel_row\[4\] 1 REG LCFF_X37_Y20_N27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y20_N27; Fanout = 9; REG Node = 'VGA_SYNC:inst2\|pixel_row\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|pixel_row[4] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.178 ns) 0.582 ns rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_jn81:auto_generated\|address_reg_a\[0\]~feeder 2 COMB LCCOMB_X37_Y20_N14 1 " "Info: 2: + IC(0.404 ns) + CELL(0.178 ns) = 0.582 ns; Loc. = LCCOMB_X37_Y20_N14; Fanout = 1; COMB Node = 'rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_jn81:auto_generated\|address_reg_a\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { VGA_SYNC:inst2|pixel_row[4] rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0]~feeder } "NODE_NAME" } } { "db/altsyncram_jn81.tdf" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/db/altsyncram_jn81.tdf" 38 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.678 ns rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_jn81:auto_generated\|address_reg_a\[0\] 3 REG LCFF_X37_Y20_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.678 ns; Loc. = LCFF_X37_Y20_N15; Fanout = 1; REG Node = 'rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_jn81:auto_generated\|address_reg_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0]~feeder rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_jn81.tdf" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/db/altsyncram_jn81.tdf" 38 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 40.41 % ) " "Info: Total cell delay = 0.274 ns ( 40.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.404 ns ( 59.59 % ) " "Info: Total interconnect delay = 0.404 ns ( 59.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { VGA_SYNC:inst2|pixel_row[4] rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0]~feeder rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.678 ns" { VGA_SYNC:inst2|pixel_row[4] {} rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0]~feeder {} rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] {} } { 0.000ns 0.404ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.704 ns - Smallest register register " "Info: - Smallest register to register requirement is 5.704 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.695 ns + Smallest " "Info: + Smallest clock skew is 5.695 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 8.200 ns + Longest register " "Info: + Longest clock path from clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.879 ns) 2.783 ns VGA_SYNC:inst2\|pixel_row\[7\] 3 REG LCFF_X38_Y20_N23 1 " "Info: 3: + IC(0.975 ns) + CELL(0.879 ns) = 2.783 ns; Loc. = LCFF_X38_Y20_N23; Fanout = 1; REG Node = 'VGA_SYNC:inst2\|pixel_row\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.455 ns) 4.113 ns inst3~0 4 COMB LCCOMB_X35_Y20_N24 3 " "Info: 4: + IC(0.875 ns) + CELL(0.455 ns) = 4.113 ns; Loc. = LCCOMB_X35_Y20_N24; Fanout = 3; COMB Node = 'inst3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { VGA_SYNC:inst2|pixel_row[7] inst3~0 } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 344 -824 -760 392 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.178 ns) 4.831 ns inst3 5 COMB LCCOMB_X34_Y20_N26 1 " "Info: 5: + IC(0.540 ns) + CELL(0.178 ns) = 4.831 ns; Loc. = LCCOMB_X34_Y20_N26; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { inst3~0 inst3 } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 344 -824 -760 392 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.000 ns) 6.616 ns inst3~clkctrl 6 COMB CLKCTRL_G6 2680 " "Info: 6: + IC(1.785 ns) + CELL(0.000 ns) = 6.616 ns; Loc. = CLKCTRL_G6; Fanout = 2680; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 344 -824 -760 392 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 8.200 ns rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_jn81:auto_generated\|address_reg_a\[0\] 7 REG LCFF_X37_Y20_N15 1 " "Info: 7: + IC(0.982 ns) + CELL(0.602 ns) = 8.200 ns; Loc. = LCFF_X37_Y20_N15; Fanout = 1; REG Node = 'rom_1:inst\|altsyncram:altsyncram_component\|altsyncram_jn81:auto_generated\|address_reg_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { inst3~clkctrl rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_jn81.tdf" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/db/altsyncram_jn81.tdf" 38 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.114 ns ( 25.78 % ) " "Info: Total cell delay = 2.114 ns ( 25.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.086 ns ( 74.22 % ) " "Info: Total interconnect delay = 6.086 ns ( 74.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] inst3~0 inst3 inst3~clkctrl rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} inst3~0 {} inst3 {} inst3~clkctrl {} rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] {} } { 0.000ns 0.929ns 0.975ns 0.875ns 0.540ns 1.785ns 0.982ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.505 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.505 ns VGA_SYNC:inst2\|pixel_row\[4\] 3 REG LCFF_X37_Y20_N27 9 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.505 ns; Loc. = LCFF_X37_Y20_N27; Fanout = 9; REG Node = 'VGA_SYNC:inst2\|pixel_row\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[4] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.03 % ) " "Info: Total cell delay = 0.602 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 75.97 % ) " "Info: Total interconnect delay = 1.903 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[4] {} } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] inst3~0 inst3 inst3~clkctrl rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} inst3~0 {} inst3 {} inst3~clkctrl {} rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] {} } { 0.000ns 0.929ns 0.975ns 0.875ns 0.540ns 1.785ns 0.982ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[4] {} } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/altsyncram_jn81.tdf" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/db/altsyncram_jn81.tdf" 38 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] inst3~0 inst3 inst3~clkctrl rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} inst3~0 {} inst3 {} inst3~clkctrl {} rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] {} } { 0.000ns 0.929ns 0.975ns 0.875ns 0.540ns 1.785ns 0.982ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[4] {} } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { VGA_SYNC:inst2|pixel_row[4] rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0]~feeder rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.678 ns" { VGA_SYNC:inst2|pixel_row[4] {} rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0]~feeder {} rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] {} } { 0.000ns 0.404ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] inst3~0 inst3 inst3~clkctrl rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} inst3~0 {} inst3 {} inst3~clkctrl {} rom_1:inst|altsyncram:altsyncram_component|altsyncram_jn81:auto_generated|address_reg_a[0] {} } { 0.000ns 0.929ns 0.975ns 0.875ns 0.540ns 1.785ns 0.982ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[4] {} } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 2977 " "Warning: Can't achieve minimum setup and hold requirement VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 along 2977 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VGA_SYNC:inst2\|red_out SW\[8\] CLOCK_50 5.570 ns register " "Info: tsu for register \"VGA_SYNC:inst2\|red_out\" (data pin = \"SW\[8\]\", clock pin = \"CLOCK_50\") is 5.570 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.694 ns + Longest pin register " "Info: + Longest pin to register delay is 5.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[8\] 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'SW\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 120 192 360 136 "SW\[9\]" "" } { 576 -80 88 592 "SW\[8\]" "" } { 592 -80 88 608 "SW\[7\]" "" } { 200 192 360 216 "SW\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.143 ns) + CELL(0.542 ns) 3.711 ns VGA_SYNC:inst2\|blue_out~0 2 COMB LCCOMB_X35_Y20_N4 1 " "Info: 2: + IC(2.143 ns) + CELL(0.542 ns) = 3.711 ns; Loc. = LCCOMB_X35_Y20_N4; Fanout = 1; COMB Node = 'VGA_SYNC:inst2\|blue_out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { SW[8] VGA_SYNC:inst2|blue_out~0 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.319 ns) 4.329 ns VGA_SYNC:inst2\|blue_out~3 3 COMB LCCOMB_X35_Y20_N18 1 " "Info: 3: + IC(0.299 ns) + CELL(0.319 ns) = 4.329 ns; Loc. = LCCOMB_X35_Y20_N18; Fanout = 1; COMB Node = 'VGA_SYNC:inst2\|blue_out~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { VGA_SYNC:inst2|blue_out~0 VGA_SYNC:inst2|blue_out~3 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.485 ns) 5.115 ns VGA_SYNC:inst2\|blue_out~4 4 COMB LCCOMB_X35_Y20_N6 3 " "Info: 4: + IC(0.301 ns) + CELL(0.485 ns) = 5.115 ns; Loc. = LCCOMB_X35_Y20_N6; Fanout = 3; COMB Node = 'VGA_SYNC:inst2\|blue_out~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { VGA_SYNC:inst2|blue_out~3 VGA_SYNC:inst2|blue_out~4 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 5.598 ns VGA_SYNC:inst2\|red_out~feeder 5 COMB LCCOMB_X35_Y20_N8 1 " "Info: 5: + IC(0.305 ns) + CELL(0.178 ns) = 5.598 ns; Loc. = LCCOMB_X35_Y20_N8; Fanout = 1; COMB Node = 'VGA_SYNC:inst2\|red_out~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { VGA_SYNC:inst2|blue_out~4 VGA_SYNC:inst2|red_out~feeder } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.694 ns VGA_SYNC:inst2\|red_out 6 REG LCFF_X35_Y20_N9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 5.694 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 1; REG Node = 'VGA_SYNC:inst2\|red_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_SYNC:inst2|red_out~feeder VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.646 ns ( 46.47 % ) " "Info: Total cell delay = 2.646 ns ( 46.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.048 ns ( 53.53 % ) " "Info: Total interconnect delay = 3.048 ns ( 53.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.694 ns" { SW[8] VGA_SYNC:inst2|blue_out~0 VGA_SYNC:inst2|blue_out~3 VGA_SYNC:inst2|blue_out~4 VGA_SYNC:inst2|red_out~feeder VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.694 ns" { SW[8] {} SW[8]~combout {} VGA_SYNC:inst2|blue_out~0 {} VGA_SYNC:inst2|blue_out~3 {} VGA_SYNC:inst2|blue_out~4 {} VGA_SYNC:inst2|red_out~feeder {} VGA_SYNC:inst2|red_out {} } { 0.000ns 0.000ns 2.143ns 0.299ns 0.301ns 0.305ns 0.000ns } { 0.000ns 1.026ns 0.542ns 0.319ns 0.485ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.419 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { -24 -840 -672 -8 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.505 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.505 ns VGA_SYNC:inst2\|red_out 3 REG LCFF_X35_Y20_N9 1 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.505 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 1; REG Node = 'VGA_SYNC:inst2\|red_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.03 % ) " "Info: Total cell delay = 0.602 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 75.97 % ) " "Info: Total interconnect delay = 1.903 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|red_out {} } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.694 ns" { SW[8] VGA_SYNC:inst2|blue_out~0 VGA_SYNC:inst2|blue_out~3 VGA_SYNC:inst2|blue_out~4 VGA_SYNC:inst2|red_out~feeder VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.694 ns" { SW[8] {} SW[8]~combout {} VGA_SYNC:inst2|blue_out~0 {} VGA_SYNC:inst2|blue_out~3 {} VGA_SYNC:inst2|blue_out~4 {} VGA_SYNC:inst2|red_out~feeder {} VGA_SYNC:inst2|red_out {} } { 0.000ns 0.000ns 2.143ns 0.299ns 0.301ns 0.305ns 0.000ns } { 0.000ns 1.026ns 0.542ns 0.319ns 0.485ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|red_out {} } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_R\[3\] VGA_SYNC:inst2\|red_out 6.263 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_R\[3\]\" through register \"VGA_SYNC:inst2\|red_out\" is 6.263 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { -24 -840 -672 -8 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.505 ns + Longest register " "Info: + Longest clock path from clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.505 ns VGA_SYNC:inst2\|red_out 3 REG LCFF_X35_Y20_N9 1 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.505 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 1; REG Node = 'VGA_SYNC:inst2\|red_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.03 % ) " "Info: Total cell delay = 0.602 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 75.97 % ) " "Info: Total interconnect delay = 1.903 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|red_out {} } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.900 ns + Longest register pin " "Info: + Longest register to pin delay is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|red_out 1 REG LCFF_X35_Y20_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 1; REG Node = 'VGA_SYNC:inst2\|red_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(2.976 ns) 5.900 ns VGA_R\[3\] 2 PIN PIN_B7 0 " "Info: 2: + IC(2.924 ns) + CELL(2.976 ns) = 5.900 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'VGA_R\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { VGA_SYNC:inst2|red_out VGA_R[3] } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { -24 -152 24 -8 "VGA_R\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 50.44 % ) " "Info: Total cell delay = 2.976 ns ( 50.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.924 ns ( 49.56 % ) " "Info: Total interconnect delay = 2.924 ns ( 49.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { VGA_SYNC:inst2|red_out VGA_R[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { VGA_SYNC:inst2|red_out {} VGA_R[3] {} } { 0.000ns 2.924ns } { 0.000ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|red_out {} } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { VGA_SYNC:inst2|red_out VGA_R[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { VGA_SYNC:inst2|red_out {} VGA_R[3] {} } { 0.000ns 2.924ns } { 0.000ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "processamento:inst24\|state_machine:inst\|q2 SW\[8\] SW\[7\] 0.493 ns register " "Info: th for register \"processamento:inst24\|state_machine:inst\|q2\" (data pin = \"SW\[8\]\", clock pin = \"SW\[7\]\") is 0.493 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[7\] destination 3.919 ns + Longest register " "Info: + Longest clock path from clock \"SW\[7\]\" to destination register is 3.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[7\] 1 CLK PIN_M2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 3; CLK Node = 'SW\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 120 192 360 136 "SW\[9\]" "" } { 576 -80 88 592 "SW\[8\]" "" } { 592 -80 88 608 "SW\[7\]" "" } { 200 192 360 216 "SW\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.278 ns) 1.672 ns processamento:inst24\|state_machine:inst\|Decoder0~0 2 COMB LCCOMB_X1_Y13_N28 1 " "Info: 2: + IC(0.368 ns) + CELL(0.278 ns) = 1.672 ns; Loc. = LCCOMB_X1_Y13_N28; Fanout = 1; COMB Node = 'processamento:inst24\|state_machine:inst\|Decoder0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { SW[7] processamento:inst24|state_machine:inst|Decoder0~0 } "NODE_NAME" } } { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.000 ns) 2.313 ns processamento:inst24\|state_machine:inst\|Decoder0~0clkctrl 3 COMB CLKCTRL_G1 2 " "Info: 3: + IC(0.641 ns) + CELL(0.000 ns) = 2.313 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'processamento:inst24\|state_machine:inst\|Decoder0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { processamento:inst24|state_machine:inst|Decoder0~0 processamento:inst24|state_machine:inst|Decoder0~0clkctrl } "NODE_NAME" } } { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.178 ns) 3.919 ns processamento:inst24\|state_machine:inst\|q2 4 REG LCCOMB_X27_Y20_N22 4 " "Info: 4: + IC(1.428 ns) + CELL(0.178 ns) = 3.919 ns; Loc. = LCCOMB_X27_Y20_N22; Fanout = 4; REG Node = 'processamento:inst24\|state_machine:inst\|q2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { processamento:inst24|state_machine:inst|Decoder0~0clkctrl processamento:inst24|state_machine:inst|q2 } "NODE_NAME" } } { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 37.82 % ) " "Info: Total cell delay = 1.482 ns ( 37.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.437 ns ( 62.18 % ) " "Info: Total interconnect delay = 2.437 ns ( 62.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.919 ns" { SW[7] processamento:inst24|state_machine:inst|Decoder0~0 processamento:inst24|state_machine:inst|Decoder0~0clkctrl processamento:inst24|state_machine:inst|q2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.919 ns" { SW[7] {} SW[7]~combout {} processamento:inst24|state_machine:inst|Decoder0~0 {} processamento:inst24|state_machine:inst|Decoder0~0clkctrl {} processamento:inst24|state_machine:inst|q2 {} } { 0.000ns 0.000ns 0.368ns 0.641ns 1.428ns } { 0.000ns 1.026ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.426 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[8\] 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'SW\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 120 192 360 136 "SW\[9\]" "" } { 576 -80 88 592 "SW\[8\]" "" } { 592 -80 88 608 "SW\[7\]" "" } { 200 192 360 216 "SW\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.322 ns) 3.426 ns processamento:inst24\|state_machine:inst\|q2 2 REG LCCOMB_X27_Y20_N22 4 " "Info: 2: + IC(2.078 ns) + CELL(0.322 ns) = 3.426 ns; Loc. = LCCOMB_X27_Y20_N22; Fanout = 4; REG Node = 'processamento:inst24\|state_machine:inst\|q2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { SW[8] processamento:inst24|state_machine:inst|q2 } "NODE_NAME" } } { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 39.35 % ) " "Info: Total cell delay = 1.348 ns ( 39.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.078 ns ( 60.65 % ) " "Info: Total interconnect delay = 2.078 ns ( 60.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.426 ns" { SW[8] processamento:inst24|state_machine:inst|q2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.426 ns" { SW[8] {} SW[8]~combout {} processamento:inst24|state_machine:inst|q2 {} } { 0.000ns 0.000ns 2.078ns } { 0.000ns 1.026ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.919 ns" { SW[7] processamento:inst24|state_machine:inst|Decoder0~0 processamento:inst24|state_machine:inst|Decoder0~0clkctrl processamento:inst24|state_machine:inst|q2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.919 ns" { SW[7] {} SW[7]~combout {} processamento:inst24|state_machine:inst|Decoder0~0 {} processamento:inst24|state_machine:inst|Decoder0~0clkctrl {} processamento:inst24|state_machine:inst|q2 {} } { 0.000ns 0.000ns 0.368ns 0.641ns 1.428ns } { 0.000ns 1.026ns 0.278ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.426 ns" { SW[8] processamento:inst24|state_machine:inst|q2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.426 ns" { SW[8] {} SW[8]~combout {} processamento:inst24|state_machine:inst|q2 {} } { 0.000ns 0.000ns 2.078ns } { 0.000ns 1.026ns 0.322ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 10:09:37 2019 " "Info: Processing ended: Fri Nov 08 10:09:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
