# Top Level Design Parameters

# Clocks

create_clock -name {top_level_model|bClk} -period 10.000000 -waveform {0.000000 5.000000} bClk
create_clock -name {top_level_model|aClk} -period 10.000000 -waveform {0.000000 5.000000} aClk

# False Paths Between Clocks


# False Path Constraints


# Maximum Delay Constraints


# Multicycle Constraints


# Virtual Clocks
# Output Load Constraints
# Driving Cell Constraints
# Wire Loads
# set_wire_load_mode top

# Other Constraints
