--
-- VHDL Test Bench CAD_lib.not_gate_tb.not_gate_tester
--
-- Created:
--          by - W.UNKNOWN (DESKTOP-86TQKQ1)
--          at - 17:07:40 02/22/2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2018.2 (Build 19)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;


ENTITY not_gate_tb IS
END not_gate_tb;


LIBRARY CAD_lib;
USE CAD_lib.ALL;


ARCHITECTURE rtl OF not_gate_tb IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL Din  : std_ulogic;
   SIGNAL Dout : std_ulogic;


   -- Component declarations
   COMPONENT pc_enable
      PORT (
         Din  : IN     std_ulogic;
         Dout : OUT    std_ulogic
      );
   END COMPONENT;

   -- embedded configurations
   -- pragma synthesis_off
   FOR U_0 : pc_enable USE ENTITY CAD_lib.not_gate;
   -- pragma synthesis_on

BEGIN

         U_0 : pc_enable
            PORT MAP (
               Din  => Din,
               Dout => Dout
            );

process
begin
  Din <='0'; wait for 100ns;
  Din <='1'; wait for 100ns;
  
wait;
end process;
END rtl;