<map id="lib/Target/AMDGPU/R600FrameLowering.h" name="lib/Target/AMDGPU/R600FrameLowering.h">
<area shape="rect" id="node2" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="5092,95,5361,121"/>
<area shape="rect" id="node40" href="$R600FrameLowering_8cpp.html" title="lib/Target/AMDGPU/R600Frame\lLowering.cpp" alt="" coords="10312,169,10523,211"/>
<area shape="rect" id="node41" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="10547,169,10747,211"/>
<area shape="rect" id="node42" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="10771,169,10968,211"/>
<area shape="rect" id="node3" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="1058,169,1297,211"/>
<area shape="rect" id="node4" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code. " alt="" coords="5,259,235,300"/>
<area shape="rect" id="node5" href="$AMDGPUCodeGenPrepare_8cpp.html" title="This pass does misc. " alt="" coords="259,259,493,300"/>
<area shape="rect" id="node6" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU. " alt="" coords="517,259,779,300"/>
<area shape="rect" id="node7" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="803,259,1029,300"/>
<area shape="rect" id="node8" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="1053,259,1278,300"/>
<area shape="rect" id="node9" href="$AMDGPULowerKernelArguments_8cpp.html" title="lib/Target/AMDGPU/AMDGPULower\lKernelArguments.cpp" alt="" coords="1301,259,1539,300"/>
<area shape="rect" id="node10" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="1563,259,1808,300"/>
<area shape="rect" id="node11" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="1832,266,2115,293"/>
<area shape="rect" id="node12" href="$AMDGPUTargetTransformInfo_8h.html" title="This file a TargetTransformInfo::Concept conforming object specific to the AMDGPU target machine..." alt="" coords="2139,259,2378,300"/>
<area shape="rect" id="node13" href="$AMDGPUTargetTransformInfo_8cpp.html" title="lib/Target/AMDGPU/AMDGPUTarget\lTransformInfo.cpp" alt="" coords="2218,348,2457,389"/>
<area shape="rect" id="node14" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title="lib/Target/AMDGPU/AMDGPUAnnotate\lKernelFeatures.cpp" alt="" coords="1821,169,2075,211"/>
<area shape="rect" id="node15" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="2100,169,2343,211"/>
<area shape="rect" id="node16" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel. " alt="" coords="2367,169,2593,211"/>
<area shape="rect" id="node17" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer. " alt="" coords="2617,169,2901,211"/>
<area shape="rect" id="node18" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations. " alt="" coords="2925,169,3144,211"/>
<area shape="rect" id="node19" href="$AMDGPULowerIntrinsics_8cpp.html" title="lib/Target/AMDGPU/AMDGPULower\lIntrinsics.cpp" alt="" coords="3168,169,3405,211"/>
<area shape="rect" id="node20" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMachine\lCFGStructurizer.cpp" alt="" coords="3429,169,3680,211"/>
<area shape="rect" id="node21" href="$AMDGPUMachineFunction_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMachine\lFunction.cpp" alt="" coords="3704,169,3955,211"/>
<area shape="rect" id="node22" href="$AMDGPUMacroFusion_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMacro\lFusion.cpp" alt="" coords="3979,169,4218,211"/>
<area shape="rect" id="node23" href="$AMDGPUPromoteAlloca_8cpp.html" title="lib/Target/AMDGPU/AMDGPUPromote\lAlloca.cpp" alt="" coords="4243,169,4493,211"/>
<area shape="rect" id="node24" href="$AMDGPUPropagateAttributes_8cpp.html" title="This pass propagates attributes from kernels to the non&#45;entry functions. " alt="" coords="4517,169,4779,211"/>
<area shape="rect" id="node25" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU. " alt="" coords="4803,169,5053,211"/>
<area shape="rect" id="node26" href="$GCNRegPressure_8h.html" title="lib/Target/AMDGPU/GCNReg\lPressure.h" alt="" coords="5128,169,5325,211"/>
<area shape="rect" id="node27" href="$GCNIterativeScheduler_8cpp.html" title="lib/Target/AMDGPU/GCNIterative\lScheduler.cpp" alt="" coords="4990,259,5210,300"/>
<area shape="rect" id="node28" href="$GCNRegPressure_8cpp.html" title="lib/Target/AMDGPU/GCNReg\lPressure.cpp" alt="" coords="5253,259,5451,300"/>
<area shape="rect" id="node29" href="$AMDILCFGStructurizer_8cpp.html" title="lib/Target/AMDGPU/AMDILCFGStructurizer.cpp" alt="" coords="5400,177,5704,203"/>
<area shape="rect" id="node30" href="$GCNDPPCombine_8cpp.html" title="lib/Target/AMDGPU/GCNDPPCombine.cpp" alt="" coords="5729,177,6007,203"/>
<area shape="rect" id="node31" href="$GCNHazardRecognizer_8cpp.html" title="lib/Target/AMDGPU/GCNHazard\lRecognizer.cpp" alt="" coords="6031,169,6246,211"/>
<area shape="rect" id="node32" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions..." alt="" coords="6270,177,6551,203"/>
<area shape="rect" id="node33" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts. " alt="" coords="6576,169,6773,211"/>
<area shape="rect" id="node34" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware..." alt="" coords="6797,169,7008,211"/>
<area shape="rect" id="node35" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code. " alt="" coords="7033,169,7234,211"/>
<area shape="rect" id="node36" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer. " alt="" coords="7258,169,7473,211"/>
<area shape="rect" id="node37" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="7497,169,7713,211"/>
<area shape="rect" id="node38" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU. " alt="" coords="7738,169,7939,211"/>
<area shape="rect" id="node39" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly..." alt="" coords="7964,169,8183,211"/>
<area shape="rect" id="node43" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="8207,169,8430,211"/>
<area shape="rect" id="node44" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="8455,169,8681,211"/>
<area shape="rect" id="node45" href="$R600Packetizer_8cpp.html" title="This pass implements instructions packetization for R600. " alt="" coords="8705,177,8967,203"/>
<area shape="rect" id="node46" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="8990,177,9237,203"/>
<area shape="rect" id="node47" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics. " alt="" coords="9261,169,9469,211"/>
<area shape="rect" id="node48" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="9494,177,9773,203"/>
<area shape="rect" id="node49" href="$SIFixupVectorISel_8cpp.html" title="SIFixupVectorISel pass cleans up post ISEL Vector issues. " alt="" coords="9797,169,9985,211"/>
<area shape="rect" id="node50" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies. " alt="" coords="10009,177,10287,203"/>
</map>
