{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585103215918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585103215925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 20:26:55 2020 " "Processing started: Tue Mar 24 20:26:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585103215925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103215925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103215925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585103216433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585103216433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_and " "Found entity 1: compuerta_and" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585103228153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228153 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "compuerta_and compuerta_not.sv(3) " "Verilog HDL error at compuerta_not.sv(3): module \"compuerta_and\" cannot be declared more than once" {  } { { "OperacionesLogicas/compuerta_not.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_not.sv" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1585103228188 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "compuerta_and compuerta_and.sv(3) " "HDL info at compuerta_and.sv(3): see declaration for object \"compuerta_and\"" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585103228190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_not.sv 0 0 " "Found 0 design units, including 0 entities, in source file operacioneslogicas/compuerta_not.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228190 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "compuerta_and compuerta_or.sv(3) " "Verilog HDL error at compuerta_or.sv(3): module \"compuerta_and\" cannot be declared more than once" {  } { { "OperacionesLogicas/compuerta_or.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_or.sv" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1585103228193 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "compuerta_and compuerta_and.sv(3) " "HDL info at compuerta_and.sv(3): see declaration for object \"compuerta_and\"" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585103228194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_or.sv 0 0 " "Found 0 design units, including 0 entities, in source file operacioneslogicas/compuerta_or.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228195 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "compuerta_and compuerta_xor.sv(3) " "Verilog HDL error at compuerta_xor.sv(3): module \"compuerta_and\" cannot be declared more than once" {  } { { "OperacionesLogicas/compuerta_xor.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_xor.sv" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1585103228198 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "compuerta_and compuerta_and.sv(3) " "HDL info at compuerta_and.sv(3): see declaration for object \"compuerta_and\"" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585103228198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_xor.sv 0 0 " "Found 0 design units, including 0 entities, in source file operacioneslogicas/compuerta_xor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228199 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "compuerta_and correr_derecha.sv(3) " "Verilog HDL error at correr_derecha.sv(3): module \"compuerta_and\" cannot be declared more than once" {  } { { "OperacionesLogicas/correr_derecha.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/correr_derecha.sv" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1585103228202 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "compuerta_and compuerta_and.sv(3) " "HDL info at compuerta_and.sv(3): see declaration for object \"compuerta_and\"" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585103228203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_derecha.sv 0 0 " "Found 0 design units, including 0 entities, in source file operacioneslogicas/correr_derecha.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228204 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "compuerta_and correr_izquierda.sv(3) " "Verilog HDL error at correr_izquierda.sv(3): module \"compuerta_and\" cannot be declared more than once" {  } { { "OperacionesLogicas/correr_izquierda.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/correr_izquierda.sv" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1585103228207 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "compuerta_and compuerta_and.sv(3) " "HDL info at compuerta_and.sv(3): see declaration for object \"compuerta_and\"" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585103228207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_izquierda.sv 0 0 " "Found 0 design units, including 0 entities, in source file operacioneslogicas/correr_izquierda.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228208 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585103228323 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 24 20:27:08 2020 " "Processing ended: Tue Mar 24 20:27:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585103228323 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585103228323 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585103228323 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585103215918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585103215925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 20:26:55 2020 " "Processing started: Tue Mar 24 20:26:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585103215925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103215925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103215925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585103216433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585103216433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_and " "Found entity 1: compuerta_and" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585103228153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228153 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "compuerta_and compuerta_not.sv(3) " "Verilog HDL error at compuerta_not.sv(3): module \"compuerta_and\" cannot be declared more than once" {  } { { "OperacionesLogicas/compuerta_not.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_not.sv" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1585103228188 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "compuerta_and compuerta_and.sv(3) " "HDL info at compuerta_and.sv(3): see declaration for object \"compuerta_and\"" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585103228190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_not.sv 0 0 " "Found 0 design units, including 0 entities, in source file operacioneslogicas/compuerta_not.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228190 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "compuerta_and compuerta_or.sv(3) " "Verilog HDL error at compuerta_or.sv(3): module \"compuerta_and\" cannot be declared more than once" {  } { { "OperacionesLogicas/compuerta_or.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_or.sv" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1585103228193 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "compuerta_and compuerta_and.sv(3) " "HDL info at compuerta_and.sv(3): see declaration for object \"compuerta_and\"" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585103228194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_or.sv 0 0 " "Found 0 design units, including 0 entities, in source file operacioneslogicas/compuerta_or.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228195 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "compuerta_and compuerta_xor.sv(3) " "Verilog HDL error at compuerta_xor.sv(3): module \"compuerta_and\" cannot be declared more than once" {  } { { "OperacionesLogicas/compuerta_xor.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_xor.sv" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1585103228198 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "compuerta_and compuerta_and.sv(3) " "HDL info at compuerta_and.sv(3): see declaration for object \"compuerta_and\"" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585103228198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_xor.sv 0 0 " "Found 0 design units, including 0 entities, in source file operacioneslogicas/compuerta_xor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228199 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "compuerta_and correr_derecha.sv(3) " "Verilog HDL error at correr_derecha.sv(3): module \"compuerta_and\" cannot be declared more than once" {  } { { "OperacionesLogicas/correr_derecha.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/correr_derecha.sv" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1585103228202 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "compuerta_and compuerta_and.sv(3) " "HDL info at compuerta_and.sv(3): see declaration for object \"compuerta_and\"" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585103228203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_derecha.sv 0 0 " "Found 0 design units, including 0 entities, in source file operacioneslogicas/correr_derecha.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228204 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "compuerta_and correr_izquierda.sv(3) " "Verilog HDL error at correr_izquierda.sv(3): module \"compuerta_and\" cannot be declared more than once" {  } { { "OperacionesLogicas/correr_izquierda.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/correr_izquierda.sv" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1585103228207 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "compuerta_and compuerta_and.sv(3) " "HDL info at compuerta_and.sv(3): see declaration for object \"compuerta_and\"" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585103228207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_izquierda.sv 0 0 " "Found 0 design units, including 0 entities, in source file operacioneslogicas/correr_izquierda.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228208 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585103228323 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 24 20:27:08 2020 " "Processing ended: Tue Mar 24 20:27:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585103228323 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585103228323 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585103228323 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585103228323 ""}
