<stg><name>loop_imperfect</name>


<trans_list>

<trans id="2357" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2769" from="2" to="203">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2770" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2569" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2570" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2571" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2572" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2573" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2574" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2575" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2576" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2577" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2578" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2579" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2580" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2581" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2582" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2583" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2584" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2585" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2586" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2587" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2588" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2589" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2590" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2591" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2592" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2593" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2594" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2595" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2596" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2597" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2598" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2599" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2600" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2601" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2602" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2603" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2604" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2605" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2606" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2607" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2608" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2609" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2610" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2611" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2612" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2613" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2614" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2615" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2616" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2617" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2618" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2619" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2620" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2621" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2622" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2623" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2624" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2629" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2631" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2632" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2633" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2634" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2635" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2636" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2637" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2639" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2640" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2641" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2643" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2644" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2645" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2647" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2648" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2649" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2650" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2651" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2653" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2654" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2655" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2656" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2657" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2658" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2659" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2660" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2661" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2662" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2663" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2664" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2665" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2667" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2668" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2669" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2670" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2671" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2672" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2673" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2674" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2675" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2676" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2677" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2678" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2679" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2680" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2681" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2682" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2683" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2685" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2686" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2704" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2705" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2706" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2708" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2709" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2710" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2711" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2712" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2713" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2714" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2716" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2717" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2720" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2723" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2724" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2725" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2726" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2727" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2728" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2730" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2731" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2732" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2733" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2734" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2735" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2736" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2737" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2739" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2740" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2741" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2742" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2743" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2744" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2745" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2746" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2748" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2749" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2750" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2751" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2752" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2753" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2754" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2755" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2757" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2758" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2759" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2760" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2761" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2762" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2763" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2764" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2765" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2767" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2768" from="202" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2561" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2775" from="204" to="208">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2776" from="204" to="205">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2772" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2773" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2774" from="207" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %data) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %addr_in) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %addr_out) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %a) nounwind, !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:5  %w = alloca [10000 x i32], align 16

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:6  %in = alloca [10000 x i32], align 16

]]></Node>
<StgValue><ssdm name="in"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:7  %mean = alloca [10000 x i32], align 16

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i14 [ 0, %0 ], [ %add_ln106_96, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln102 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln102, label %.preheader.preheader, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:3  %zext_ln107 = zext i14 %phi_mul to i64

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:4  %in_addr = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:5  %in_load = load i32* %in_addr, align 16

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:6  %w_addr = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:7  %w_load = load i32* %w_addr, align 16

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:12  %addr_in_addr = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="addr_in_addr"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:13  %addr_in_load = load i32* %addr_in_addr, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:19  %or_ln106 = or i14 %phi_mul, 1

]]></Node>
<StgValue><ssdm name="or_ln106"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:20  %zext_ln107_1 = zext i14 %or_ln106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:21  %in_addr_1 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:22  %in_load_1 = load i32* %in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:23  %w_addr_1 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="w_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:24  %w_load_1 = load i32* %w_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:29  %addr_in_addr_1 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="addr_in_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:30  %addr_in_load_1 = load i32* %addr_in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="239" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:5  %in_load = load i32* %in_addr, align 16

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:7  %w_load = load i32* %w_addr, align 16

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:13  %addr_in_load = load i32* %addr_in_addr, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:14  %sext_ln108 = sext i32 %addr_in_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:15  %data_addr = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:16  %data_load = load i32* %data_addr, align 4

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:22  %in_load_1 = load i32* %in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:24  %w_load_1 = load i32* %w_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:30  %addr_in_load_1 = load i32* %addr_in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_1"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:31  %sext_ln108_1 = sext i32 %addr_in_load_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_1"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:32  %data_addr_1 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_1

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:36  %or_ln106_1 = or i14 %phi_mul, 2

]]></Node>
<StgValue><ssdm name="or_ln106_1"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:37  %zext_ln107_2 = zext i14 %or_ln106_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_2"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:38  %in_addr_2 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_2

]]></Node>
<StgValue><ssdm name="in_addr_2"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:39  %in_load_2 = load i32* %in_addr_2, align 8

]]></Node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:40  %w_addr_2 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_2

]]></Node>
<StgValue><ssdm name="w_addr_2"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:41  %w_load_2 = load i32* %w_addr_2, align 8

]]></Node>
<StgValue><ssdm name="w_load_2"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:46  %addr_in_addr_2 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_2

]]></Node>
<StgValue><ssdm name="addr_in_addr_2"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:47  %addr_in_load_2 = load i32* %addr_in_addr_2, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_2"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:53  %or_ln106_2 = or i14 %phi_mul, 3

]]></Node>
<StgValue><ssdm name="or_ln106_2"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:54  %zext_ln107_3 = zext i14 %or_ln106_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_3"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:55  %in_addr_3 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_3

]]></Node>
<StgValue><ssdm name="in_addr_3"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:56  %in_load_3 = load i32* %in_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:57  %w_addr_3 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_3

]]></Node>
<StgValue><ssdm name="w_addr_3"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:58  %w_load_3 = load i32* %w_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w_load_3"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:63  %addr_in_addr_3 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_3

]]></Node>
<StgValue><ssdm name="addr_in_addr_3"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:64  %addr_in_load_3 = load i32* %addr_in_addr_3, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_3"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:70  %add_ln106 = add i14 4, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:87  %add_ln106_1 = add i14 5, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:8  %trunc_ln107 = trunc i32 %in_load to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:9  %trunc_ln107_1 = trunc i32 %w_load to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_1"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:10  %xor_ln108 = xor i31 %trunc_ln107_1, %trunc_ln107

]]></Node>
<StgValue><ssdm name="xor_ln108"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:11  %shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:16  %data_load = load i32* %data_addr, align 4

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:17  %add_ln108 = add nsw i32 %data_load, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:18  store i32 %add_ln108, i32* %data_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:39  %in_load_2 = load i32* %in_addr_2, align 8

]]></Node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:41  %w_load_2 = load i32* %w_addr_2, align 8

]]></Node>
<StgValue><ssdm name="w_load_2"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:47  %addr_in_load_2 = load i32* %addr_in_addr_2, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_2"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:48  %sext_ln108_2 = sext i32 %addr_in_load_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_2"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:49  %data_addr_2 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_2

]]></Node>
<StgValue><ssdm name="data_addr_2"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:56  %in_load_3 = load i32* %in_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:58  %w_load_3 = load i32* %w_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w_load_3"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:64  %addr_in_load_3 = load i32* %addr_in_addr_3, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_3"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:65  %sext_ln108_3 = sext i32 %addr_in_load_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_3"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:66  %data_addr_3 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_3

]]></Node>
<StgValue><ssdm name="data_addr_3"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:71  %zext_ln107_4 = zext i14 %add_ln106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_4"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:72  %in_addr_4 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_4

]]></Node>
<StgValue><ssdm name="in_addr_4"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:73  %in_load_4 = load i32* %in_addr_4, align 16

]]></Node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:74  %w_addr_4 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_4

]]></Node>
<StgValue><ssdm name="w_addr_4"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:75  %w_load_4 = load i32* %w_addr_4, align 16

]]></Node>
<StgValue><ssdm name="w_load_4"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:80  %addr_in_addr_4 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_4

]]></Node>
<StgValue><ssdm name="addr_in_addr_4"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:81  %addr_in_load_4 = load i32* %addr_in_addr_4, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_4"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:88  %zext_ln107_5 = zext i14 %add_ln106_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_5"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:89  %in_addr_5 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_5

]]></Node>
<StgValue><ssdm name="in_addr_5"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:90  %in_load_5 = load i32* %in_addr_5, align 4

]]></Node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:91  %w_addr_5 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_5

]]></Node>
<StgValue><ssdm name="w_addr_5"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:92  %w_load_5 = load i32* %w_addr_5, align 4

]]></Node>
<StgValue><ssdm name="w_load_5"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:97  %addr_in_addr_5 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_5

]]></Node>
<StgValue><ssdm name="addr_in_addr_5"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:98  %addr_in_load_5 = load i32* %addr_in_addr_5, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_5"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:104  %add_ln106_2 = add i14 6, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_2"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:121  %add_ln106_3 = add i14 7, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="301" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:33  %data_load_1 = load i32* %data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:73  %in_load_4 = load i32* %in_addr_4, align 16

]]></Node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:75  %w_load_4 = load i32* %w_addr_4, align 16

]]></Node>
<StgValue><ssdm name="w_load_4"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:81  %addr_in_load_4 = load i32* %addr_in_addr_4, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_4"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:82  %sext_ln108_4 = sext i32 %addr_in_load_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_4"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:83  %data_addr_4 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_4

]]></Node>
<StgValue><ssdm name="data_addr_4"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:90  %in_load_5 = load i32* %in_addr_5, align 4

]]></Node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:92  %w_load_5 = load i32* %w_addr_5, align 4

]]></Node>
<StgValue><ssdm name="w_load_5"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:98  %addr_in_load_5 = load i32* %addr_in_addr_5, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_5"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:99  %sext_ln108_5 = sext i32 %addr_in_load_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_5"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:100  %data_addr_5 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_5

]]></Node>
<StgValue><ssdm name="data_addr_5"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:105  %zext_ln107_6 = zext i14 %add_ln106_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_6"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:106  %in_addr_6 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_6

]]></Node>
<StgValue><ssdm name="in_addr_6"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:107  %in_load_6 = load i32* %in_addr_6, align 8

]]></Node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:108  %w_addr_6 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_6

]]></Node>
<StgValue><ssdm name="w_addr_6"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:109  %w_load_6 = load i32* %w_addr_6, align 8

]]></Node>
<StgValue><ssdm name="w_load_6"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:114  %addr_in_addr_6 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_6

]]></Node>
<StgValue><ssdm name="addr_in_addr_6"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:115  %addr_in_load_6 = load i32* %addr_in_addr_6, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_6"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:122  %zext_ln107_7 = zext i14 %add_ln106_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_7"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:123  %in_addr_7 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_7

]]></Node>
<StgValue><ssdm name="in_addr_7"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:124  %in_load_7 = load i32* %in_addr_7, align 4

]]></Node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:125  %w_addr_7 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_7

]]></Node>
<StgValue><ssdm name="w_addr_7"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:126  %w_load_7 = load i32* %w_addr_7, align 4

]]></Node>
<StgValue><ssdm name="w_load_7"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:131  %addr_in_addr_7 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_7

]]></Node>
<StgValue><ssdm name="addr_in_addr_7"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:132  %addr_in_load_7 = load i32* %addr_in_addr_7, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_7"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:138  %add_ln106_4 = add i14 8, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_4"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:155  %add_ln106_5 = add i14 9, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:25  %trunc_ln107_2 = trunc i32 %in_load_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_2"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:26  %trunc_ln107_3 = trunc i32 %w_load_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_3"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:27  %xor_ln108_1 = xor i31 %trunc_ln107_3, %trunc_ln107_2

]]></Node>
<StgValue><ssdm name="xor_ln108_1"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:28  %shl_ln108_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_1"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:33  %data_load_1 = load i32* %data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:34  %add_ln108_1 = add nsw i32 %data_load_1, %shl_ln108_1

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:35  store i32 %add_ln108_1, i32* %data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:107  %in_load_6 = load i32* %in_addr_6, align 8

]]></Node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:109  %w_load_6 = load i32* %w_addr_6, align 8

]]></Node>
<StgValue><ssdm name="w_load_6"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:115  %addr_in_load_6 = load i32* %addr_in_addr_6, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_6"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:116  %sext_ln108_6 = sext i32 %addr_in_load_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_6"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:117  %data_addr_6 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_6

]]></Node>
<StgValue><ssdm name="data_addr_6"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:124  %in_load_7 = load i32* %in_addr_7, align 4

]]></Node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:126  %w_load_7 = load i32* %w_addr_7, align 4

]]></Node>
<StgValue><ssdm name="w_load_7"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:132  %addr_in_load_7 = load i32* %addr_in_addr_7, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_7"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:133  %sext_ln108_7 = sext i32 %addr_in_load_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_7"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:134  %data_addr_7 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_7

]]></Node>
<StgValue><ssdm name="data_addr_7"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:139  %zext_ln107_8 = zext i14 %add_ln106_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_8"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:140  %in_addr_8 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_8

]]></Node>
<StgValue><ssdm name="in_addr_8"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:141  %in_load_8 = load i32* %in_addr_8, align 16

]]></Node>
<StgValue><ssdm name="in_load_8"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:142  %w_addr_8 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_8

]]></Node>
<StgValue><ssdm name="w_addr_8"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:143  %w_load_8 = load i32* %w_addr_8, align 16

]]></Node>
<StgValue><ssdm name="w_load_8"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:148  %addr_in_addr_8 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_8

]]></Node>
<StgValue><ssdm name="addr_in_addr_8"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:149  %addr_in_load_8 = load i32* %addr_in_addr_8, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_8"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:156  %zext_ln107_9 = zext i14 %add_ln106_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_9"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:157  %in_addr_9 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_9

]]></Node>
<StgValue><ssdm name="in_addr_9"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:158  %in_load_9 = load i32* %in_addr_9, align 4

]]></Node>
<StgValue><ssdm name="in_load_9"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:159  %w_addr_9 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_9

]]></Node>
<StgValue><ssdm name="w_addr_9"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:160  %w_load_9 = load i32* %w_addr_9, align 4

]]></Node>
<StgValue><ssdm name="w_load_9"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:165  %addr_in_addr_9 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_9

]]></Node>
<StgValue><ssdm name="addr_in_addr_9"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:166  %addr_in_load_9 = load i32* %addr_in_addr_9, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_9"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:172  %add_ln106_6 = add i14 10, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_6"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:189  %add_ln106_7 = add i14 11, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="361" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:50  %data_load_2 = load i32* %data_addr_2, align 4

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:141  %in_load_8 = load i32* %in_addr_8, align 16

]]></Node>
<StgValue><ssdm name="in_load_8"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:143  %w_load_8 = load i32* %w_addr_8, align 16

]]></Node>
<StgValue><ssdm name="w_load_8"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:149  %addr_in_load_8 = load i32* %addr_in_addr_8, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_8"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:150  %sext_ln108_8 = sext i32 %addr_in_load_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_8"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:151  %data_addr_8 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_8

]]></Node>
<StgValue><ssdm name="data_addr_8"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:158  %in_load_9 = load i32* %in_addr_9, align 4

]]></Node>
<StgValue><ssdm name="in_load_9"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:160  %w_load_9 = load i32* %w_addr_9, align 4

]]></Node>
<StgValue><ssdm name="w_load_9"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:166  %addr_in_load_9 = load i32* %addr_in_addr_9, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_9"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:167  %sext_ln108_9 = sext i32 %addr_in_load_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_9"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:168  %data_addr_9 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_9

]]></Node>
<StgValue><ssdm name="data_addr_9"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:173  %zext_ln107_10 = zext i14 %add_ln106_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_10"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:174  %in_addr_10 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_10

]]></Node>
<StgValue><ssdm name="in_addr_10"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:175  %in_load_10 = load i32* %in_addr_10, align 8

]]></Node>
<StgValue><ssdm name="in_load_10"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:176  %w_addr_10 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_10

]]></Node>
<StgValue><ssdm name="w_addr_10"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:177  %w_load_10 = load i32* %w_addr_10, align 8

]]></Node>
<StgValue><ssdm name="w_load_10"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:182  %addr_in_addr_10 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_10

]]></Node>
<StgValue><ssdm name="addr_in_addr_10"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:183  %addr_in_load_10 = load i32* %addr_in_addr_10, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_10"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:190  %zext_ln107_11 = zext i14 %add_ln106_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_11"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:191  %in_addr_11 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_11

]]></Node>
<StgValue><ssdm name="in_addr_11"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:192  %in_load_11 = load i32* %in_addr_11, align 4

]]></Node>
<StgValue><ssdm name="in_load_11"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:193  %w_addr_11 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_11

]]></Node>
<StgValue><ssdm name="w_addr_11"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:194  %w_load_11 = load i32* %w_addr_11, align 4

]]></Node>
<StgValue><ssdm name="w_load_11"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:199  %addr_in_addr_11 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_11

]]></Node>
<StgValue><ssdm name="addr_in_addr_11"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:200  %addr_in_load_11 = load i32* %addr_in_addr_11, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_11"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:206  %add_ln106_8 = add i14 12, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_8"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:223  %add_ln106_9 = add i14 13, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:42  %trunc_ln107_4 = trunc i32 %in_load_2 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_4"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:43  %trunc_ln107_5 = trunc i32 %w_load_2 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_5"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:44  %xor_ln108_2 = xor i31 %trunc_ln107_5, %trunc_ln107_4

]]></Node>
<StgValue><ssdm name="xor_ln108_2"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:45  %shl_ln108_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_2"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:50  %data_load_2 = load i32* %data_addr_2, align 4

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:51  %add_ln108_2 = add nsw i32 %data_load_2, %shl_ln108_2

]]></Node>
<StgValue><ssdm name="add_ln108_2"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:52  store i32 %add_ln108_2, i32* %data_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:175  %in_load_10 = load i32* %in_addr_10, align 8

]]></Node>
<StgValue><ssdm name="in_load_10"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:177  %w_load_10 = load i32* %w_addr_10, align 8

]]></Node>
<StgValue><ssdm name="w_load_10"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:183  %addr_in_load_10 = load i32* %addr_in_addr_10, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_10"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:184  %sext_ln108_10 = sext i32 %addr_in_load_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_10"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:185  %data_addr_10 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_10

]]></Node>
<StgValue><ssdm name="data_addr_10"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:192  %in_load_11 = load i32* %in_addr_11, align 4

]]></Node>
<StgValue><ssdm name="in_load_11"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:194  %w_load_11 = load i32* %w_addr_11, align 4

]]></Node>
<StgValue><ssdm name="w_load_11"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:200  %addr_in_load_11 = load i32* %addr_in_addr_11, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_11"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:201  %sext_ln108_11 = sext i32 %addr_in_load_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_11"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:202  %data_addr_11 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_11

]]></Node>
<StgValue><ssdm name="data_addr_11"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:207  %zext_ln107_12 = zext i14 %add_ln106_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_12"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:208  %in_addr_12 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_12

]]></Node>
<StgValue><ssdm name="in_addr_12"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:209  %in_load_12 = load i32* %in_addr_12, align 16

]]></Node>
<StgValue><ssdm name="in_load_12"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:210  %w_addr_12 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_12

]]></Node>
<StgValue><ssdm name="w_addr_12"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:211  %w_load_12 = load i32* %w_addr_12, align 16

]]></Node>
<StgValue><ssdm name="w_load_12"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:216  %addr_in_addr_12 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_12

]]></Node>
<StgValue><ssdm name="addr_in_addr_12"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:217  %addr_in_load_12 = load i32* %addr_in_addr_12, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_12"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:224  %zext_ln107_13 = zext i14 %add_ln106_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_13"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:225  %in_addr_13 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_13

]]></Node>
<StgValue><ssdm name="in_addr_13"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:226  %in_load_13 = load i32* %in_addr_13, align 4

]]></Node>
<StgValue><ssdm name="in_load_13"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:227  %w_addr_13 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_13

]]></Node>
<StgValue><ssdm name="w_addr_13"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:228  %w_load_13 = load i32* %w_addr_13, align 4

]]></Node>
<StgValue><ssdm name="w_load_13"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:233  %addr_in_addr_13 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_13

]]></Node>
<StgValue><ssdm name="addr_in_addr_13"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:234  %addr_in_load_13 = load i32* %addr_in_addr_13, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_13"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:240  %add_ln106_10 = add i14 14, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_10"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:257  %add_ln106_11 = add i14 15, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="421" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:67  %data_load_3 = load i32* %data_addr_3, align 4

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:209  %in_load_12 = load i32* %in_addr_12, align 16

]]></Node>
<StgValue><ssdm name="in_load_12"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:211  %w_load_12 = load i32* %w_addr_12, align 16

]]></Node>
<StgValue><ssdm name="w_load_12"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:217  %addr_in_load_12 = load i32* %addr_in_addr_12, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_12"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:218  %sext_ln108_12 = sext i32 %addr_in_load_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_12"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:219  %data_addr_12 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_12

]]></Node>
<StgValue><ssdm name="data_addr_12"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:226  %in_load_13 = load i32* %in_addr_13, align 4

]]></Node>
<StgValue><ssdm name="in_load_13"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:228  %w_load_13 = load i32* %w_addr_13, align 4

]]></Node>
<StgValue><ssdm name="w_load_13"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:234  %addr_in_load_13 = load i32* %addr_in_addr_13, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_13"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:235  %sext_ln108_13 = sext i32 %addr_in_load_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_13"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:236  %data_addr_13 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_13

]]></Node>
<StgValue><ssdm name="data_addr_13"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:241  %zext_ln107_14 = zext i14 %add_ln106_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_14"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:242  %in_addr_14 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_14

]]></Node>
<StgValue><ssdm name="in_addr_14"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:243  %in_load_14 = load i32* %in_addr_14, align 8

]]></Node>
<StgValue><ssdm name="in_load_14"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:244  %w_addr_14 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_14

]]></Node>
<StgValue><ssdm name="w_addr_14"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:245  %w_load_14 = load i32* %w_addr_14, align 8

]]></Node>
<StgValue><ssdm name="w_load_14"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:250  %addr_in_addr_14 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_14

]]></Node>
<StgValue><ssdm name="addr_in_addr_14"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:251  %addr_in_load_14 = load i32* %addr_in_addr_14, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_14"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:258  %zext_ln107_15 = zext i14 %add_ln106_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_15"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:259  %in_addr_15 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_15

]]></Node>
<StgValue><ssdm name="in_addr_15"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:260  %in_load_15 = load i32* %in_addr_15, align 4

]]></Node>
<StgValue><ssdm name="in_load_15"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:261  %w_addr_15 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_15

]]></Node>
<StgValue><ssdm name="w_addr_15"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:262  %w_load_15 = load i32* %w_addr_15, align 4

]]></Node>
<StgValue><ssdm name="w_load_15"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:267  %addr_in_addr_15 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_15

]]></Node>
<StgValue><ssdm name="addr_in_addr_15"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:268  %addr_in_load_15 = load i32* %addr_in_addr_15, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_15"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:274  %add_ln106_12 = add i14 16, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_12"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:291  %add_ln106_13 = add i14 17, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="448" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:59  %trunc_ln107_6 = trunc i32 %in_load_3 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_6"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:60  %trunc_ln107_7 = trunc i32 %w_load_3 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_7"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:61  %xor_ln108_3 = xor i31 %trunc_ln107_7, %trunc_ln107_6

]]></Node>
<StgValue><ssdm name="xor_ln108_3"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:62  %shl_ln108_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_3"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:67  %data_load_3 = load i32* %data_addr_3, align 4

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:68  %add_ln108_3 = add nsw i32 %data_load_3, %shl_ln108_3

]]></Node>
<StgValue><ssdm name="add_ln108_3"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:69  store i32 %add_ln108_3, i32* %data_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:243  %in_load_14 = load i32* %in_addr_14, align 8

]]></Node>
<StgValue><ssdm name="in_load_14"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:245  %w_load_14 = load i32* %w_addr_14, align 8

]]></Node>
<StgValue><ssdm name="w_load_14"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:251  %addr_in_load_14 = load i32* %addr_in_addr_14, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_14"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:252  %sext_ln108_14 = sext i32 %addr_in_load_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_14"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:253  %data_addr_14 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_14

]]></Node>
<StgValue><ssdm name="data_addr_14"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:260  %in_load_15 = load i32* %in_addr_15, align 4

]]></Node>
<StgValue><ssdm name="in_load_15"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:262  %w_load_15 = load i32* %w_addr_15, align 4

]]></Node>
<StgValue><ssdm name="w_load_15"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:268  %addr_in_load_15 = load i32* %addr_in_addr_15, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_15"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:269  %sext_ln108_15 = sext i32 %addr_in_load_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_15"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:270  %data_addr_15 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_15

]]></Node>
<StgValue><ssdm name="data_addr_15"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:275  %zext_ln107_16 = zext i14 %add_ln106_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_16"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:276  %in_addr_16 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_16

]]></Node>
<StgValue><ssdm name="in_addr_16"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:277  %in_load_16 = load i32* %in_addr_16, align 16

]]></Node>
<StgValue><ssdm name="in_load_16"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:278  %w_addr_16 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_16

]]></Node>
<StgValue><ssdm name="w_addr_16"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:279  %w_load_16 = load i32* %w_addr_16, align 16

]]></Node>
<StgValue><ssdm name="w_load_16"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:284  %addr_in_addr_16 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_16

]]></Node>
<StgValue><ssdm name="addr_in_addr_16"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:285  %addr_in_load_16 = load i32* %addr_in_addr_16, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_16"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:292  %zext_ln107_17 = zext i14 %add_ln106_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_17"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:293  %in_addr_17 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_17

]]></Node>
<StgValue><ssdm name="in_addr_17"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:294  %in_load_17 = load i32* %in_addr_17, align 4

]]></Node>
<StgValue><ssdm name="in_load_17"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:295  %w_addr_17 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_17

]]></Node>
<StgValue><ssdm name="w_addr_17"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:296  %w_load_17 = load i32* %w_addr_17, align 4

]]></Node>
<StgValue><ssdm name="w_load_17"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:301  %addr_in_addr_17 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_17

]]></Node>
<StgValue><ssdm name="addr_in_addr_17"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:302  %addr_in_load_17 = load i32* %addr_in_addr_17, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_17"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:308  %add_ln106_14 = add i14 18, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_14"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:325  %add_ln106_15 = add i14 19, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="481" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:84  %data_load_4 = load i32* %data_addr_4, align 4

]]></Node>
<StgValue><ssdm name="data_load_4"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:277  %in_load_16 = load i32* %in_addr_16, align 16

]]></Node>
<StgValue><ssdm name="in_load_16"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:279  %w_load_16 = load i32* %w_addr_16, align 16

]]></Node>
<StgValue><ssdm name="w_load_16"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:285  %addr_in_load_16 = load i32* %addr_in_addr_16, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_16"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:286  %sext_ln108_16 = sext i32 %addr_in_load_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_16"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:287  %data_addr_16 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_16

]]></Node>
<StgValue><ssdm name="data_addr_16"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:294  %in_load_17 = load i32* %in_addr_17, align 4

]]></Node>
<StgValue><ssdm name="in_load_17"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:296  %w_load_17 = load i32* %w_addr_17, align 4

]]></Node>
<StgValue><ssdm name="w_load_17"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:302  %addr_in_load_17 = load i32* %addr_in_addr_17, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_17"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:303  %sext_ln108_17 = sext i32 %addr_in_load_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_17"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:304  %data_addr_17 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_17

]]></Node>
<StgValue><ssdm name="data_addr_17"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:309  %zext_ln107_18 = zext i14 %add_ln106_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_18"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:310  %in_addr_18 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_18

]]></Node>
<StgValue><ssdm name="in_addr_18"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:311  %in_load_18 = load i32* %in_addr_18, align 8

]]></Node>
<StgValue><ssdm name="in_load_18"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:312  %w_addr_18 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_18

]]></Node>
<StgValue><ssdm name="w_addr_18"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:313  %w_load_18 = load i32* %w_addr_18, align 8

]]></Node>
<StgValue><ssdm name="w_load_18"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:318  %addr_in_addr_18 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_18

]]></Node>
<StgValue><ssdm name="addr_in_addr_18"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:319  %addr_in_load_18 = load i32* %addr_in_addr_18, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_18"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:326  %zext_ln107_19 = zext i14 %add_ln106_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_19"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:327  %in_addr_19 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_19

]]></Node>
<StgValue><ssdm name="in_addr_19"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:328  %in_load_19 = load i32* %in_addr_19, align 4

]]></Node>
<StgValue><ssdm name="in_load_19"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:329  %w_addr_19 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_19

]]></Node>
<StgValue><ssdm name="w_addr_19"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:330  %w_load_19 = load i32* %w_addr_19, align 4

]]></Node>
<StgValue><ssdm name="w_load_19"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:335  %addr_in_addr_19 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_19

]]></Node>
<StgValue><ssdm name="addr_in_addr_19"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:336  %addr_in_load_19 = load i32* %addr_in_addr_19, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_19"/></StgValue>
</operation>

<operation id="506" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:342  %add_ln106_16 = add i14 20, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_16"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:359  %add_ln106_17 = add i14 21, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:76  %trunc_ln107_8 = trunc i32 %in_load_4 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_8"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:77  %trunc_ln107_9 = trunc i32 %w_load_4 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_9"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:78  %xor_ln108_4 = xor i31 %trunc_ln107_9, %trunc_ln107_8

]]></Node>
<StgValue><ssdm name="xor_ln108_4"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:79  %shl_ln108_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_4"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:84  %data_load_4 = load i32* %data_addr_4, align 4

]]></Node>
<StgValue><ssdm name="data_load_4"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:85  %add_ln108_4 = add nsw i32 %data_load_4, %shl_ln108_4

]]></Node>
<StgValue><ssdm name="add_ln108_4"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:86  store i32 %add_ln108_4, i32* %data_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:311  %in_load_18 = load i32* %in_addr_18, align 8

]]></Node>
<StgValue><ssdm name="in_load_18"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:313  %w_load_18 = load i32* %w_addr_18, align 8

]]></Node>
<StgValue><ssdm name="w_load_18"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:319  %addr_in_load_18 = load i32* %addr_in_addr_18, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_18"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:320  %sext_ln108_18 = sext i32 %addr_in_load_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_18"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:321  %data_addr_18 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_18

]]></Node>
<StgValue><ssdm name="data_addr_18"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:328  %in_load_19 = load i32* %in_addr_19, align 4

]]></Node>
<StgValue><ssdm name="in_load_19"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:330  %w_load_19 = load i32* %w_addr_19, align 4

]]></Node>
<StgValue><ssdm name="w_load_19"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:336  %addr_in_load_19 = load i32* %addr_in_addr_19, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_19"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:337  %sext_ln108_19 = sext i32 %addr_in_load_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_19"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:338  %data_addr_19 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_19

]]></Node>
<StgValue><ssdm name="data_addr_19"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:343  %zext_ln107_20 = zext i14 %add_ln106_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_20"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:344  %in_addr_20 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_20

]]></Node>
<StgValue><ssdm name="in_addr_20"/></StgValue>
</operation>

<operation id="527" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:345  %in_load_20 = load i32* %in_addr_20, align 16

]]></Node>
<StgValue><ssdm name="in_load_20"/></StgValue>
</operation>

<operation id="528" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:346  %w_addr_20 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_20

]]></Node>
<StgValue><ssdm name="w_addr_20"/></StgValue>
</operation>

<operation id="529" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:347  %w_load_20 = load i32* %w_addr_20, align 16

]]></Node>
<StgValue><ssdm name="w_load_20"/></StgValue>
</operation>

<operation id="530" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:352  %addr_in_addr_20 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_20

]]></Node>
<StgValue><ssdm name="addr_in_addr_20"/></StgValue>
</operation>

<operation id="531" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:353  %addr_in_load_20 = load i32* %addr_in_addr_20, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_20"/></StgValue>
</operation>

<operation id="532" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:360  %zext_ln107_21 = zext i14 %add_ln106_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_21"/></StgValue>
</operation>

<operation id="533" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:361  %in_addr_21 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_21

]]></Node>
<StgValue><ssdm name="in_addr_21"/></StgValue>
</operation>

<operation id="534" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:362  %in_load_21 = load i32* %in_addr_21, align 4

]]></Node>
<StgValue><ssdm name="in_load_21"/></StgValue>
</operation>

<operation id="535" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:363  %w_addr_21 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_21

]]></Node>
<StgValue><ssdm name="w_addr_21"/></StgValue>
</operation>

<operation id="536" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:364  %w_load_21 = load i32* %w_addr_21, align 4

]]></Node>
<StgValue><ssdm name="w_load_21"/></StgValue>
</operation>

<operation id="537" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:369  %addr_in_addr_21 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_21

]]></Node>
<StgValue><ssdm name="addr_in_addr_21"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:370  %addr_in_load_21 = load i32* %addr_in_addr_21, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_21"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:376  %add_ln106_18 = add i14 22, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_18"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:393  %add_ln106_19 = add i14 23, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="541" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:101  %data_load_5 = load i32* %data_addr_5, align 4

]]></Node>
<StgValue><ssdm name="data_load_5"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:345  %in_load_20 = load i32* %in_addr_20, align 16

]]></Node>
<StgValue><ssdm name="in_load_20"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:347  %w_load_20 = load i32* %w_addr_20, align 16

]]></Node>
<StgValue><ssdm name="w_load_20"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:353  %addr_in_load_20 = load i32* %addr_in_addr_20, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_20"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:354  %sext_ln108_20 = sext i32 %addr_in_load_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_20"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:355  %data_addr_20 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_20

]]></Node>
<StgValue><ssdm name="data_addr_20"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:362  %in_load_21 = load i32* %in_addr_21, align 4

]]></Node>
<StgValue><ssdm name="in_load_21"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:364  %w_load_21 = load i32* %w_addr_21, align 4

]]></Node>
<StgValue><ssdm name="w_load_21"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:370  %addr_in_load_21 = load i32* %addr_in_addr_21, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_21"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:371  %sext_ln108_21 = sext i32 %addr_in_load_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_21"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:372  %data_addr_21 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_21

]]></Node>
<StgValue><ssdm name="data_addr_21"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:377  %zext_ln107_22 = zext i14 %add_ln106_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_22"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:378  %in_addr_22 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_22

]]></Node>
<StgValue><ssdm name="in_addr_22"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:379  %in_load_22 = load i32* %in_addr_22, align 8

]]></Node>
<StgValue><ssdm name="in_load_22"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:380  %w_addr_22 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_22

]]></Node>
<StgValue><ssdm name="w_addr_22"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:381  %w_load_22 = load i32* %w_addr_22, align 8

]]></Node>
<StgValue><ssdm name="w_load_22"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:386  %addr_in_addr_22 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_22

]]></Node>
<StgValue><ssdm name="addr_in_addr_22"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:387  %addr_in_load_22 = load i32* %addr_in_addr_22, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_22"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:394  %zext_ln107_23 = zext i14 %add_ln106_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_23"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:395  %in_addr_23 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_23

]]></Node>
<StgValue><ssdm name="in_addr_23"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:396  %in_load_23 = load i32* %in_addr_23, align 4

]]></Node>
<StgValue><ssdm name="in_load_23"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:397  %w_addr_23 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_23

]]></Node>
<StgValue><ssdm name="w_addr_23"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:398  %w_load_23 = load i32* %w_addr_23, align 4

]]></Node>
<StgValue><ssdm name="w_load_23"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:403  %addr_in_addr_23 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_23

]]></Node>
<StgValue><ssdm name="addr_in_addr_23"/></StgValue>
</operation>

<operation id="565" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:404  %addr_in_load_23 = load i32* %addr_in_addr_23, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_23"/></StgValue>
</operation>

<operation id="566" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:410  %add_ln106_20 = add i14 24, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_20"/></StgValue>
</operation>

<operation id="567" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:427  %add_ln106_21 = add i14 25, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="568" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:93  %trunc_ln107_10 = trunc i32 %in_load_5 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_10"/></StgValue>
</operation>

<operation id="569" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:94  %trunc_ln107_11 = trunc i32 %w_load_5 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_11"/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:95  %xor_ln108_5 = xor i31 %trunc_ln107_11, %trunc_ln107_10

]]></Node>
<StgValue><ssdm name="xor_ln108_5"/></StgValue>
</operation>

<operation id="571" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:96  %shl_ln108_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_5, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_5"/></StgValue>
</operation>

<operation id="572" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:101  %data_load_5 = load i32* %data_addr_5, align 4

]]></Node>
<StgValue><ssdm name="data_load_5"/></StgValue>
</operation>

<operation id="573" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:102  %add_ln108_5 = add nsw i32 %data_load_5, %shl_ln108_5

]]></Node>
<StgValue><ssdm name="add_ln108_5"/></StgValue>
</operation>

<operation id="574" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:103  store i32 %add_ln108_5, i32* %data_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:379  %in_load_22 = load i32* %in_addr_22, align 8

]]></Node>
<StgValue><ssdm name="in_load_22"/></StgValue>
</operation>

<operation id="576" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:381  %w_load_22 = load i32* %w_addr_22, align 8

]]></Node>
<StgValue><ssdm name="w_load_22"/></StgValue>
</operation>

<operation id="577" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:387  %addr_in_load_22 = load i32* %addr_in_addr_22, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_22"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:388  %sext_ln108_22 = sext i32 %addr_in_load_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_22"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:389  %data_addr_22 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_22

]]></Node>
<StgValue><ssdm name="data_addr_22"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:396  %in_load_23 = load i32* %in_addr_23, align 4

]]></Node>
<StgValue><ssdm name="in_load_23"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:398  %w_load_23 = load i32* %w_addr_23, align 4

]]></Node>
<StgValue><ssdm name="w_load_23"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:404  %addr_in_load_23 = load i32* %addr_in_addr_23, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_23"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:405  %sext_ln108_23 = sext i32 %addr_in_load_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_23"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:406  %data_addr_23 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_23

]]></Node>
<StgValue><ssdm name="data_addr_23"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:411  %zext_ln107_24 = zext i14 %add_ln106_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_24"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:412  %in_addr_24 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_24

]]></Node>
<StgValue><ssdm name="in_addr_24"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:413  %in_load_24 = load i32* %in_addr_24, align 16

]]></Node>
<StgValue><ssdm name="in_load_24"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:414  %w_addr_24 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_24

]]></Node>
<StgValue><ssdm name="w_addr_24"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:415  %w_load_24 = load i32* %w_addr_24, align 16

]]></Node>
<StgValue><ssdm name="w_load_24"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:420  %addr_in_addr_24 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_24

]]></Node>
<StgValue><ssdm name="addr_in_addr_24"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:421  %addr_in_load_24 = load i32* %addr_in_addr_24, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_24"/></StgValue>
</operation>

<operation id="592" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:428  %zext_ln107_25 = zext i14 %add_ln106_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_25"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:429  %in_addr_25 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_25

]]></Node>
<StgValue><ssdm name="in_addr_25"/></StgValue>
</operation>

<operation id="594" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:430  %in_load_25 = load i32* %in_addr_25, align 4

]]></Node>
<StgValue><ssdm name="in_load_25"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:431  %w_addr_25 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_25

]]></Node>
<StgValue><ssdm name="w_addr_25"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:432  %w_load_25 = load i32* %w_addr_25, align 4

]]></Node>
<StgValue><ssdm name="w_load_25"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:437  %addr_in_addr_25 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_25

]]></Node>
<StgValue><ssdm name="addr_in_addr_25"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:438  %addr_in_load_25 = load i32* %addr_in_addr_25, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_25"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:444  %add_ln106_22 = add i14 26, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_22"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:461  %add_ln106_23 = add i14 27, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="601" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:118  %data_load_6 = load i32* %data_addr_6, align 4

]]></Node>
<StgValue><ssdm name="data_load_6"/></StgValue>
</operation>

<operation id="602" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:413  %in_load_24 = load i32* %in_addr_24, align 16

]]></Node>
<StgValue><ssdm name="in_load_24"/></StgValue>
</operation>

<operation id="603" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:415  %w_load_24 = load i32* %w_addr_24, align 16

]]></Node>
<StgValue><ssdm name="w_load_24"/></StgValue>
</operation>

<operation id="604" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:421  %addr_in_load_24 = load i32* %addr_in_addr_24, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_24"/></StgValue>
</operation>

<operation id="605" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:422  %sext_ln108_24 = sext i32 %addr_in_load_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_24"/></StgValue>
</operation>

<operation id="606" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:423  %data_addr_24 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_24

]]></Node>
<StgValue><ssdm name="data_addr_24"/></StgValue>
</operation>

<operation id="607" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:430  %in_load_25 = load i32* %in_addr_25, align 4

]]></Node>
<StgValue><ssdm name="in_load_25"/></StgValue>
</operation>

<operation id="608" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:432  %w_load_25 = load i32* %w_addr_25, align 4

]]></Node>
<StgValue><ssdm name="w_load_25"/></StgValue>
</operation>

<operation id="609" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:438  %addr_in_load_25 = load i32* %addr_in_addr_25, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_25"/></StgValue>
</operation>

<operation id="610" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:439  %sext_ln108_25 = sext i32 %addr_in_load_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_25"/></StgValue>
</operation>

<operation id="611" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:440  %data_addr_25 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_25

]]></Node>
<StgValue><ssdm name="data_addr_25"/></StgValue>
</operation>

<operation id="612" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:445  %zext_ln107_26 = zext i14 %add_ln106_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_26"/></StgValue>
</operation>

<operation id="613" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:446  %in_addr_26 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_26

]]></Node>
<StgValue><ssdm name="in_addr_26"/></StgValue>
</operation>

<operation id="614" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:447  %in_load_26 = load i32* %in_addr_26, align 8

]]></Node>
<StgValue><ssdm name="in_load_26"/></StgValue>
</operation>

<operation id="615" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:448  %w_addr_26 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_26

]]></Node>
<StgValue><ssdm name="w_addr_26"/></StgValue>
</operation>

<operation id="616" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:449  %w_load_26 = load i32* %w_addr_26, align 8

]]></Node>
<StgValue><ssdm name="w_load_26"/></StgValue>
</operation>

<operation id="617" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:454  %addr_in_addr_26 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_26

]]></Node>
<StgValue><ssdm name="addr_in_addr_26"/></StgValue>
</operation>

<operation id="618" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:455  %addr_in_load_26 = load i32* %addr_in_addr_26, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_26"/></StgValue>
</operation>

<operation id="619" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:462  %zext_ln107_27 = zext i14 %add_ln106_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_27"/></StgValue>
</operation>

<operation id="620" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:463  %in_addr_27 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_27

]]></Node>
<StgValue><ssdm name="in_addr_27"/></StgValue>
</operation>

<operation id="621" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:464  %in_load_27 = load i32* %in_addr_27, align 4

]]></Node>
<StgValue><ssdm name="in_load_27"/></StgValue>
</operation>

<operation id="622" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:465  %w_addr_27 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_27

]]></Node>
<StgValue><ssdm name="w_addr_27"/></StgValue>
</operation>

<operation id="623" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:466  %w_load_27 = load i32* %w_addr_27, align 4

]]></Node>
<StgValue><ssdm name="w_load_27"/></StgValue>
</operation>

<operation id="624" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:471  %addr_in_addr_27 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_27

]]></Node>
<StgValue><ssdm name="addr_in_addr_27"/></StgValue>
</operation>

<operation id="625" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:472  %addr_in_load_27 = load i32* %addr_in_addr_27, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_27"/></StgValue>
</operation>

<operation id="626" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:478  %add_ln106_24 = add i14 28, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_24"/></StgValue>
</operation>

<operation id="627" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:495  %add_ln106_25 = add i14 29, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="628" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:110  %trunc_ln107_12 = trunc i32 %in_load_6 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_12"/></StgValue>
</operation>

<operation id="629" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:111  %trunc_ln107_13 = trunc i32 %w_load_6 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_13"/></StgValue>
</operation>

<operation id="630" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:112  %xor_ln108_6 = xor i31 %trunc_ln107_13, %trunc_ln107_12

]]></Node>
<StgValue><ssdm name="xor_ln108_6"/></StgValue>
</operation>

<operation id="631" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:113  %shl_ln108_6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_6, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_6"/></StgValue>
</operation>

<operation id="632" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:118  %data_load_6 = load i32* %data_addr_6, align 4

]]></Node>
<StgValue><ssdm name="data_load_6"/></StgValue>
</operation>

<operation id="633" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:119  %add_ln108_6 = add nsw i32 %data_load_6, %shl_ln108_6

]]></Node>
<StgValue><ssdm name="add_ln108_6"/></StgValue>
</operation>

<operation id="634" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:120  store i32 %add_ln108_6, i32* %data_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="635" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:447  %in_load_26 = load i32* %in_addr_26, align 8

]]></Node>
<StgValue><ssdm name="in_load_26"/></StgValue>
</operation>

<operation id="636" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:449  %w_load_26 = load i32* %w_addr_26, align 8

]]></Node>
<StgValue><ssdm name="w_load_26"/></StgValue>
</operation>

<operation id="637" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:455  %addr_in_load_26 = load i32* %addr_in_addr_26, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_26"/></StgValue>
</operation>

<operation id="638" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:456  %sext_ln108_26 = sext i32 %addr_in_load_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_26"/></StgValue>
</operation>

<operation id="639" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:457  %data_addr_26 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_26

]]></Node>
<StgValue><ssdm name="data_addr_26"/></StgValue>
</operation>

<operation id="640" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:464  %in_load_27 = load i32* %in_addr_27, align 4

]]></Node>
<StgValue><ssdm name="in_load_27"/></StgValue>
</operation>

<operation id="641" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:466  %w_load_27 = load i32* %w_addr_27, align 4

]]></Node>
<StgValue><ssdm name="w_load_27"/></StgValue>
</operation>

<operation id="642" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:472  %addr_in_load_27 = load i32* %addr_in_addr_27, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_27"/></StgValue>
</operation>

<operation id="643" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:473  %sext_ln108_27 = sext i32 %addr_in_load_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_27"/></StgValue>
</operation>

<operation id="644" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:474  %data_addr_27 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_27

]]></Node>
<StgValue><ssdm name="data_addr_27"/></StgValue>
</operation>

<operation id="645" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:479  %zext_ln107_28 = zext i14 %add_ln106_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_28"/></StgValue>
</operation>

<operation id="646" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:480  %in_addr_28 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_28

]]></Node>
<StgValue><ssdm name="in_addr_28"/></StgValue>
</operation>

<operation id="647" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:481  %in_load_28 = load i32* %in_addr_28, align 16

]]></Node>
<StgValue><ssdm name="in_load_28"/></StgValue>
</operation>

<operation id="648" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:482  %w_addr_28 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_28

]]></Node>
<StgValue><ssdm name="w_addr_28"/></StgValue>
</operation>

<operation id="649" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:483  %w_load_28 = load i32* %w_addr_28, align 16

]]></Node>
<StgValue><ssdm name="w_load_28"/></StgValue>
</operation>

<operation id="650" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:488  %addr_in_addr_28 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_28

]]></Node>
<StgValue><ssdm name="addr_in_addr_28"/></StgValue>
</operation>

<operation id="651" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:489  %addr_in_load_28 = load i32* %addr_in_addr_28, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_28"/></StgValue>
</operation>

<operation id="652" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:496  %zext_ln107_29 = zext i14 %add_ln106_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_29"/></StgValue>
</operation>

<operation id="653" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:497  %in_addr_29 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_29

]]></Node>
<StgValue><ssdm name="in_addr_29"/></StgValue>
</operation>

<operation id="654" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:498  %in_load_29 = load i32* %in_addr_29, align 4

]]></Node>
<StgValue><ssdm name="in_load_29"/></StgValue>
</operation>

<operation id="655" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:499  %w_addr_29 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_29

]]></Node>
<StgValue><ssdm name="w_addr_29"/></StgValue>
</operation>

<operation id="656" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:500  %w_load_29 = load i32* %w_addr_29, align 4

]]></Node>
<StgValue><ssdm name="w_load_29"/></StgValue>
</operation>

<operation id="657" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:505  %addr_in_addr_29 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_29

]]></Node>
<StgValue><ssdm name="addr_in_addr_29"/></StgValue>
</operation>

<operation id="658" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:506  %addr_in_load_29 = load i32* %addr_in_addr_29, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_29"/></StgValue>
</operation>

<operation id="659" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:512  %add_ln106_26 = add i14 30, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_26"/></StgValue>
</operation>

<operation id="660" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:529  %add_ln106_27 = add i14 31, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="661" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:135  %data_load_7 = load i32* %data_addr_7, align 4

]]></Node>
<StgValue><ssdm name="data_load_7"/></StgValue>
</operation>

<operation id="662" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:481  %in_load_28 = load i32* %in_addr_28, align 16

]]></Node>
<StgValue><ssdm name="in_load_28"/></StgValue>
</operation>

<operation id="663" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:483  %w_load_28 = load i32* %w_addr_28, align 16

]]></Node>
<StgValue><ssdm name="w_load_28"/></StgValue>
</operation>

<operation id="664" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:489  %addr_in_load_28 = load i32* %addr_in_addr_28, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_28"/></StgValue>
</operation>

<operation id="665" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:490  %sext_ln108_28 = sext i32 %addr_in_load_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_28"/></StgValue>
</operation>

<operation id="666" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:491  %data_addr_28 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_28

]]></Node>
<StgValue><ssdm name="data_addr_28"/></StgValue>
</operation>

<operation id="667" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:498  %in_load_29 = load i32* %in_addr_29, align 4

]]></Node>
<StgValue><ssdm name="in_load_29"/></StgValue>
</operation>

<operation id="668" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:500  %w_load_29 = load i32* %w_addr_29, align 4

]]></Node>
<StgValue><ssdm name="w_load_29"/></StgValue>
</operation>

<operation id="669" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:506  %addr_in_load_29 = load i32* %addr_in_addr_29, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_29"/></StgValue>
</operation>

<operation id="670" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:507  %sext_ln108_29 = sext i32 %addr_in_load_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_29"/></StgValue>
</operation>

<operation id="671" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:508  %data_addr_29 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_29

]]></Node>
<StgValue><ssdm name="data_addr_29"/></StgValue>
</operation>

<operation id="672" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:513  %zext_ln107_30 = zext i14 %add_ln106_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_30"/></StgValue>
</operation>

<operation id="673" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:514  %in_addr_30 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_30

]]></Node>
<StgValue><ssdm name="in_addr_30"/></StgValue>
</operation>

<operation id="674" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:515  %in_load_30 = load i32* %in_addr_30, align 8

]]></Node>
<StgValue><ssdm name="in_load_30"/></StgValue>
</operation>

<operation id="675" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:516  %w_addr_30 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_30

]]></Node>
<StgValue><ssdm name="w_addr_30"/></StgValue>
</operation>

<operation id="676" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:517  %w_load_30 = load i32* %w_addr_30, align 8

]]></Node>
<StgValue><ssdm name="w_load_30"/></StgValue>
</operation>

<operation id="677" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:522  %addr_in_addr_30 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_30

]]></Node>
<StgValue><ssdm name="addr_in_addr_30"/></StgValue>
</operation>

<operation id="678" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:523  %addr_in_load_30 = load i32* %addr_in_addr_30, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_30"/></StgValue>
</operation>

<operation id="679" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:530  %zext_ln107_31 = zext i14 %add_ln106_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_31"/></StgValue>
</operation>

<operation id="680" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:531  %in_addr_31 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_31

]]></Node>
<StgValue><ssdm name="in_addr_31"/></StgValue>
</operation>

<operation id="681" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:532  %in_load_31 = load i32* %in_addr_31, align 4

]]></Node>
<StgValue><ssdm name="in_load_31"/></StgValue>
</operation>

<operation id="682" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:533  %w_addr_31 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_31

]]></Node>
<StgValue><ssdm name="w_addr_31"/></StgValue>
</operation>

<operation id="683" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:534  %w_load_31 = load i32* %w_addr_31, align 4

]]></Node>
<StgValue><ssdm name="w_load_31"/></StgValue>
</operation>

<operation id="684" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:539  %addr_in_addr_31 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_31

]]></Node>
<StgValue><ssdm name="addr_in_addr_31"/></StgValue>
</operation>

<operation id="685" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:540  %addr_in_load_31 = load i32* %addr_in_addr_31, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_31"/></StgValue>
</operation>

<operation id="686" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:546  %add_ln106_28 = add i14 32, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_28"/></StgValue>
</operation>

<operation id="687" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:563  %add_ln106_29 = add i14 33, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="688" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:127  %trunc_ln107_14 = trunc i32 %in_load_7 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_14"/></StgValue>
</operation>

<operation id="689" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:128  %trunc_ln107_15 = trunc i32 %w_load_7 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_15"/></StgValue>
</operation>

<operation id="690" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:129  %xor_ln108_7 = xor i31 %trunc_ln107_15, %trunc_ln107_14

]]></Node>
<StgValue><ssdm name="xor_ln108_7"/></StgValue>
</operation>

<operation id="691" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:130  %shl_ln108_7 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_7, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_7"/></StgValue>
</operation>

<operation id="692" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:135  %data_load_7 = load i32* %data_addr_7, align 4

]]></Node>
<StgValue><ssdm name="data_load_7"/></StgValue>
</operation>

<operation id="693" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:136  %add_ln108_7 = add nsw i32 %data_load_7, %shl_ln108_7

]]></Node>
<StgValue><ssdm name="add_ln108_7"/></StgValue>
</operation>

<operation id="694" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:137  store i32 %add_ln108_7, i32* %data_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="695" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:515  %in_load_30 = load i32* %in_addr_30, align 8

]]></Node>
<StgValue><ssdm name="in_load_30"/></StgValue>
</operation>

<operation id="696" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:517  %w_load_30 = load i32* %w_addr_30, align 8

]]></Node>
<StgValue><ssdm name="w_load_30"/></StgValue>
</operation>

<operation id="697" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:523  %addr_in_load_30 = load i32* %addr_in_addr_30, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_30"/></StgValue>
</operation>

<operation id="698" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:524  %sext_ln108_30 = sext i32 %addr_in_load_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_30"/></StgValue>
</operation>

<operation id="699" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:525  %data_addr_30 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_30

]]></Node>
<StgValue><ssdm name="data_addr_30"/></StgValue>
</operation>

<operation id="700" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:532  %in_load_31 = load i32* %in_addr_31, align 4

]]></Node>
<StgValue><ssdm name="in_load_31"/></StgValue>
</operation>

<operation id="701" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:534  %w_load_31 = load i32* %w_addr_31, align 4

]]></Node>
<StgValue><ssdm name="w_load_31"/></StgValue>
</operation>

<operation id="702" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:540  %addr_in_load_31 = load i32* %addr_in_addr_31, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_31"/></StgValue>
</operation>

<operation id="703" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:541  %sext_ln108_31 = sext i32 %addr_in_load_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_31"/></StgValue>
</operation>

<operation id="704" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:542  %data_addr_31 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_31

]]></Node>
<StgValue><ssdm name="data_addr_31"/></StgValue>
</operation>

<operation id="705" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:547  %zext_ln107_32 = zext i14 %add_ln106_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_32"/></StgValue>
</operation>

<operation id="706" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:548  %in_addr_32 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_32

]]></Node>
<StgValue><ssdm name="in_addr_32"/></StgValue>
</operation>

<operation id="707" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:549  %in_load_32 = load i32* %in_addr_32, align 16

]]></Node>
<StgValue><ssdm name="in_load_32"/></StgValue>
</operation>

<operation id="708" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:550  %w_addr_32 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_32

]]></Node>
<StgValue><ssdm name="w_addr_32"/></StgValue>
</operation>

<operation id="709" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:551  %w_load_32 = load i32* %w_addr_32, align 16

]]></Node>
<StgValue><ssdm name="w_load_32"/></StgValue>
</operation>

<operation id="710" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:556  %addr_in_addr_32 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_32

]]></Node>
<StgValue><ssdm name="addr_in_addr_32"/></StgValue>
</operation>

<operation id="711" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:557  %addr_in_load_32 = load i32* %addr_in_addr_32, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_32"/></StgValue>
</operation>

<operation id="712" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:564  %zext_ln107_33 = zext i14 %add_ln106_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_33"/></StgValue>
</operation>

<operation id="713" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:565  %in_addr_33 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_33

]]></Node>
<StgValue><ssdm name="in_addr_33"/></StgValue>
</operation>

<operation id="714" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:566  %in_load_33 = load i32* %in_addr_33, align 4

]]></Node>
<StgValue><ssdm name="in_load_33"/></StgValue>
</operation>

<operation id="715" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:567  %w_addr_33 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_33

]]></Node>
<StgValue><ssdm name="w_addr_33"/></StgValue>
</operation>

<operation id="716" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:568  %w_load_33 = load i32* %w_addr_33, align 4

]]></Node>
<StgValue><ssdm name="w_load_33"/></StgValue>
</operation>

<operation id="717" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:573  %addr_in_addr_33 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_33

]]></Node>
<StgValue><ssdm name="addr_in_addr_33"/></StgValue>
</operation>

<operation id="718" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:574  %addr_in_load_33 = load i32* %addr_in_addr_33, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_33"/></StgValue>
</operation>

<operation id="719" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:580  %add_ln106_30 = add i14 34, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_30"/></StgValue>
</operation>

<operation id="720" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:597  %add_ln106_31 = add i14 35, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_31"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="721" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:152  %data_load_8 = load i32* %data_addr_8, align 4

]]></Node>
<StgValue><ssdm name="data_load_8"/></StgValue>
</operation>

<operation id="722" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:549  %in_load_32 = load i32* %in_addr_32, align 16

]]></Node>
<StgValue><ssdm name="in_load_32"/></StgValue>
</operation>

<operation id="723" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:551  %w_load_32 = load i32* %w_addr_32, align 16

]]></Node>
<StgValue><ssdm name="w_load_32"/></StgValue>
</operation>

<operation id="724" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:557  %addr_in_load_32 = load i32* %addr_in_addr_32, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_32"/></StgValue>
</operation>

<operation id="725" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:558  %sext_ln108_32 = sext i32 %addr_in_load_32 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_32"/></StgValue>
</operation>

<operation id="726" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:559  %data_addr_32 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_32

]]></Node>
<StgValue><ssdm name="data_addr_32"/></StgValue>
</operation>

<operation id="727" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:566  %in_load_33 = load i32* %in_addr_33, align 4

]]></Node>
<StgValue><ssdm name="in_load_33"/></StgValue>
</operation>

<operation id="728" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:568  %w_load_33 = load i32* %w_addr_33, align 4

]]></Node>
<StgValue><ssdm name="w_load_33"/></StgValue>
</operation>

<operation id="729" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:574  %addr_in_load_33 = load i32* %addr_in_addr_33, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_33"/></StgValue>
</operation>

<operation id="730" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:575  %sext_ln108_33 = sext i32 %addr_in_load_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_33"/></StgValue>
</operation>

<operation id="731" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:576  %data_addr_33 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_33

]]></Node>
<StgValue><ssdm name="data_addr_33"/></StgValue>
</operation>

<operation id="732" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:581  %zext_ln107_34 = zext i14 %add_ln106_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_34"/></StgValue>
</operation>

<operation id="733" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:582  %in_addr_34 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_34

]]></Node>
<StgValue><ssdm name="in_addr_34"/></StgValue>
</operation>

<operation id="734" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:583  %in_load_34 = load i32* %in_addr_34, align 8

]]></Node>
<StgValue><ssdm name="in_load_34"/></StgValue>
</operation>

<operation id="735" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:584  %w_addr_34 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_34

]]></Node>
<StgValue><ssdm name="w_addr_34"/></StgValue>
</operation>

<operation id="736" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:585  %w_load_34 = load i32* %w_addr_34, align 8

]]></Node>
<StgValue><ssdm name="w_load_34"/></StgValue>
</operation>

<operation id="737" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:590  %addr_in_addr_34 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_34

]]></Node>
<StgValue><ssdm name="addr_in_addr_34"/></StgValue>
</operation>

<operation id="738" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:591  %addr_in_load_34 = load i32* %addr_in_addr_34, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_34"/></StgValue>
</operation>

<operation id="739" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:598  %zext_ln107_35 = zext i14 %add_ln106_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_35"/></StgValue>
</operation>

<operation id="740" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:599  %in_addr_35 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_35

]]></Node>
<StgValue><ssdm name="in_addr_35"/></StgValue>
</operation>

<operation id="741" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:600  %in_load_35 = load i32* %in_addr_35, align 4

]]></Node>
<StgValue><ssdm name="in_load_35"/></StgValue>
</operation>

<operation id="742" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:601  %w_addr_35 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_35

]]></Node>
<StgValue><ssdm name="w_addr_35"/></StgValue>
</operation>

<operation id="743" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:602  %w_load_35 = load i32* %w_addr_35, align 4

]]></Node>
<StgValue><ssdm name="w_load_35"/></StgValue>
</operation>

<operation id="744" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:607  %addr_in_addr_35 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_35

]]></Node>
<StgValue><ssdm name="addr_in_addr_35"/></StgValue>
</operation>

<operation id="745" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:608  %addr_in_load_35 = load i32* %addr_in_addr_35, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_35"/></StgValue>
</operation>

<operation id="746" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:614  %add_ln106_32 = add i14 36, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_32"/></StgValue>
</operation>

<operation id="747" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:631  %add_ln106_33 = add i14 37, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_33"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="748" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:144  %trunc_ln107_16 = trunc i32 %in_load_8 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_16"/></StgValue>
</operation>

<operation id="749" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:145  %trunc_ln107_17 = trunc i32 %w_load_8 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_17"/></StgValue>
</operation>

<operation id="750" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:146  %xor_ln108_8 = xor i31 %trunc_ln107_17, %trunc_ln107_16

]]></Node>
<StgValue><ssdm name="xor_ln108_8"/></StgValue>
</operation>

<operation id="751" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:147  %shl_ln108_8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_8, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_8"/></StgValue>
</operation>

<operation id="752" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:152  %data_load_8 = load i32* %data_addr_8, align 4

]]></Node>
<StgValue><ssdm name="data_load_8"/></StgValue>
</operation>

<operation id="753" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:153  %add_ln108_8 = add nsw i32 %data_load_8, %shl_ln108_8

]]></Node>
<StgValue><ssdm name="add_ln108_8"/></StgValue>
</operation>

<operation id="754" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:154  store i32 %add_ln108_8, i32* %data_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="755" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:583  %in_load_34 = load i32* %in_addr_34, align 8

]]></Node>
<StgValue><ssdm name="in_load_34"/></StgValue>
</operation>

<operation id="756" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:585  %w_load_34 = load i32* %w_addr_34, align 8

]]></Node>
<StgValue><ssdm name="w_load_34"/></StgValue>
</operation>

<operation id="757" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:591  %addr_in_load_34 = load i32* %addr_in_addr_34, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_34"/></StgValue>
</operation>

<operation id="758" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:592  %sext_ln108_34 = sext i32 %addr_in_load_34 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_34"/></StgValue>
</operation>

<operation id="759" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:593  %data_addr_34 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_34

]]></Node>
<StgValue><ssdm name="data_addr_34"/></StgValue>
</operation>

<operation id="760" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:600  %in_load_35 = load i32* %in_addr_35, align 4

]]></Node>
<StgValue><ssdm name="in_load_35"/></StgValue>
</operation>

<operation id="761" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:602  %w_load_35 = load i32* %w_addr_35, align 4

]]></Node>
<StgValue><ssdm name="w_load_35"/></StgValue>
</operation>

<operation id="762" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:608  %addr_in_load_35 = load i32* %addr_in_addr_35, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_35"/></StgValue>
</operation>

<operation id="763" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:609  %sext_ln108_35 = sext i32 %addr_in_load_35 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_35"/></StgValue>
</operation>

<operation id="764" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:610  %data_addr_35 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_35

]]></Node>
<StgValue><ssdm name="data_addr_35"/></StgValue>
</operation>

<operation id="765" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:615  %zext_ln107_36 = zext i14 %add_ln106_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_36"/></StgValue>
</operation>

<operation id="766" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:616  %in_addr_36 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_36

]]></Node>
<StgValue><ssdm name="in_addr_36"/></StgValue>
</operation>

<operation id="767" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:617  %in_load_36 = load i32* %in_addr_36, align 16

]]></Node>
<StgValue><ssdm name="in_load_36"/></StgValue>
</operation>

<operation id="768" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:618  %w_addr_36 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_36

]]></Node>
<StgValue><ssdm name="w_addr_36"/></StgValue>
</operation>

<operation id="769" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:619  %w_load_36 = load i32* %w_addr_36, align 16

]]></Node>
<StgValue><ssdm name="w_load_36"/></StgValue>
</operation>

<operation id="770" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:624  %addr_in_addr_36 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_36

]]></Node>
<StgValue><ssdm name="addr_in_addr_36"/></StgValue>
</operation>

<operation id="771" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:625  %addr_in_load_36 = load i32* %addr_in_addr_36, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_36"/></StgValue>
</operation>

<operation id="772" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:632  %zext_ln107_37 = zext i14 %add_ln106_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_37"/></StgValue>
</operation>

<operation id="773" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:633  %in_addr_37 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_37

]]></Node>
<StgValue><ssdm name="in_addr_37"/></StgValue>
</operation>

<operation id="774" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:634  %in_load_37 = load i32* %in_addr_37, align 4

]]></Node>
<StgValue><ssdm name="in_load_37"/></StgValue>
</operation>

<operation id="775" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:635  %w_addr_37 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_37

]]></Node>
<StgValue><ssdm name="w_addr_37"/></StgValue>
</operation>

<operation id="776" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:636  %w_load_37 = load i32* %w_addr_37, align 4

]]></Node>
<StgValue><ssdm name="w_load_37"/></StgValue>
</operation>

<operation id="777" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:641  %addr_in_addr_37 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_37

]]></Node>
<StgValue><ssdm name="addr_in_addr_37"/></StgValue>
</operation>

<operation id="778" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:642  %addr_in_load_37 = load i32* %addr_in_addr_37, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_37"/></StgValue>
</operation>

<operation id="779" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:648  %add_ln106_34 = add i14 38, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_34"/></StgValue>
</operation>

<operation id="780" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:665  %add_ln106_35 = add i14 39, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_35"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="781" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:169  %data_load_9 = load i32* %data_addr_9, align 4

]]></Node>
<StgValue><ssdm name="data_load_9"/></StgValue>
</operation>

<operation id="782" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:617  %in_load_36 = load i32* %in_addr_36, align 16

]]></Node>
<StgValue><ssdm name="in_load_36"/></StgValue>
</operation>

<operation id="783" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:619  %w_load_36 = load i32* %w_addr_36, align 16

]]></Node>
<StgValue><ssdm name="w_load_36"/></StgValue>
</operation>

<operation id="784" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:625  %addr_in_load_36 = load i32* %addr_in_addr_36, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_36"/></StgValue>
</operation>

<operation id="785" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:626  %sext_ln108_36 = sext i32 %addr_in_load_36 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_36"/></StgValue>
</operation>

<operation id="786" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:627  %data_addr_36 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_36

]]></Node>
<StgValue><ssdm name="data_addr_36"/></StgValue>
</operation>

<operation id="787" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:634  %in_load_37 = load i32* %in_addr_37, align 4

]]></Node>
<StgValue><ssdm name="in_load_37"/></StgValue>
</operation>

<operation id="788" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:636  %w_load_37 = load i32* %w_addr_37, align 4

]]></Node>
<StgValue><ssdm name="w_load_37"/></StgValue>
</operation>

<operation id="789" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:642  %addr_in_load_37 = load i32* %addr_in_addr_37, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_37"/></StgValue>
</operation>

<operation id="790" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:643  %sext_ln108_37 = sext i32 %addr_in_load_37 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_37"/></StgValue>
</operation>

<operation id="791" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:644  %data_addr_37 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_37

]]></Node>
<StgValue><ssdm name="data_addr_37"/></StgValue>
</operation>

<operation id="792" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:649  %zext_ln107_38 = zext i14 %add_ln106_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_38"/></StgValue>
</operation>

<operation id="793" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:650  %in_addr_38 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_38

]]></Node>
<StgValue><ssdm name="in_addr_38"/></StgValue>
</operation>

<operation id="794" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:651  %in_load_38 = load i32* %in_addr_38, align 8

]]></Node>
<StgValue><ssdm name="in_load_38"/></StgValue>
</operation>

<operation id="795" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:652  %w_addr_38 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_38

]]></Node>
<StgValue><ssdm name="w_addr_38"/></StgValue>
</operation>

<operation id="796" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:653  %w_load_38 = load i32* %w_addr_38, align 8

]]></Node>
<StgValue><ssdm name="w_load_38"/></StgValue>
</operation>

<operation id="797" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:658  %addr_in_addr_38 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_38

]]></Node>
<StgValue><ssdm name="addr_in_addr_38"/></StgValue>
</operation>

<operation id="798" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:659  %addr_in_load_38 = load i32* %addr_in_addr_38, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_38"/></StgValue>
</operation>

<operation id="799" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:666  %zext_ln107_39 = zext i14 %add_ln106_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_39"/></StgValue>
</operation>

<operation id="800" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:667  %in_addr_39 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_39

]]></Node>
<StgValue><ssdm name="in_addr_39"/></StgValue>
</operation>

<operation id="801" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:668  %in_load_39 = load i32* %in_addr_39, align 4

]]></Node>
<StgValue><ssdm name="in_load_39"/></StgValue>
</operation>

<operation id="802" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:669  %w_addr_39 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_39

]]></Node>
<StgValue><ssdm name="w_addr_39"/></StgValue>
</operation>

<operation id="803" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:670  %w_load_39 = load i32* %w_addr_39, align 4

]]></Node>
<StgValue><ssdm name="w_load_39"/></StgValue>
</operation>

<operation id="804" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:675  %addr_in_addr_39 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_39

]]></Node>
<StgValue><ssdm name="addr_in_addr_39"/></StgValue>
</operation>

<operation id="805" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:676  %addr_in_load_39 = load i32* %addr_in_addr_39, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_39"/></StgValue>
</operation>

<operation id="806" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:682  %add_ln106_36 = add i14 40, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_36"/></StgValue>
</operation>

<operation id="807" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:699  %add_ln106_37 = add i14 41, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_37"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="808" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:161  %trunc_ln107_18 = trunc i32 %in_load_9 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_18"/></StgValue>
</operation>

<operation id="809" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:162  %trunc_ln107_19 = trunc i32 %w_load_9 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_19"/></StgValue>
</operation>

<operation id="810" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:163  %xor_ln108_9 = xor i31 %trunc_ln107_19, %trunc_ln107_18

]]></Node>
<StgValue><ssdm name="xor_ln108_9"/></StgValue>
</operation>

<operation id="811" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:164  %shl_ln108_9 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_9, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_9"/></StgValue>
</operation>

<operation id="812" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:169  %data_load_9 = load i32* %data_addr_9, align 4

]]></Node>
<StgValue><ssdm name="data_load_9"/></StgValue>
</operation>

<operation id="813" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:170  %add_ln108_9 = add nsw i32 %data_load_9, %shl_ln108_9

]]></Node>
<StgValue><ssdm name="add_ln108_9"/></StgValue>
</operation>

<operation id="814" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:171  store i32 %add_ln108_9, i32* %data_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="815" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:651  %in_load_38 = load i32* %in_addr_38, align 8

]]></Node>
<StgValue><ssdm name="in_load_38"/></StgValue>
</operation>

<operation id="816" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:653  %w_load_38 = load i32* %w_addr_38, align 8

]]></Node>
<StgValue><ssdm name="w_load_38"/></StgValue>
</operation>

<operation id="817" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:659  %addr_in_load_38 = load i32* %addr_in_addr_38, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_38"/></StgValue>
</operation>

<operation id="818" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:660  %sext_ln108_38 = sext i32 %addr_in_load_38 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_38"/></StgValue>
</operation>

<operation id="819" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:661  %data_addr_38 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_38

]]></Node>
<StgValue><ssdm name="data_addr_38"/></StgValue>
</operation>

<operation id="820" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:668  %in_load_39 = load i32* %in_addr_39, align 4

]]></Node>
<StgValue><ssdm name="in_load_39"/></StgValue>
</operation>

<operation id="821" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:670  %w_load_39 = load i32* %w_addr_39, align 4

]]></Node>
<StgValue><ssdm name="w_load_39"/></StgValue>
</operation>

<operation id="822" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:676  %addr_in_load_39 = load i32* %addr_in_addr_39, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_39"/></StgValue>
</operation>

<operation id="823" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:677  %sext_ln108_39 = sext i32 %addr_in_load_39 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_39"/></StgValue>
</operation>

<operation id="824" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:678  %data_addr_39 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_39

]]></Node>
<StgValue><ssdm name="data_addr_39"/></StgValue>
</operation>

<operation id="825" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:683  %zext_ln107_40 = zext i14 %add_ln106_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_40"/></StgValue>
</operation>

<operation id="826" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:684  %in_addr_40 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_40

]]></Node>
<StgValue><ssdm name="in_addr_40"/></StgValue>
</operation>

<operation id="827" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:685  %in_load_40 = load i32* %in_addr_40, align 16

]]></Node>
<StgValue><ssdm name="in_load_40"/></StgValue>
</operation>

<operation id="828" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:686  %w_addr_40 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_40

]]></Node>
<StgValue><ssdm name="w_addr_40"/></StgValue>
</operation>

<operation id="829" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:687  %w_load_40 = load i32* %w_addr_40, align 16

]]></Node>
<StgValue><ssdm name="w_load_40"/></StgValue>
</operation>

<operation id="830" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:692  %addr_in_addr_40 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_40

]]></Node>
<StgValue><ssdm name="addr_in_addr_40"/></StgValue>
</operation>

<operation id="831" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:693  %addr_in_load_40 = load i32* %addr_in_addr_40, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_40"/></StgValue>
</operation>

<operation id="832" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:700  %zext_ln107_41 = zext i14 %add_ln106_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_41"/></StgValue>
</operation>

<operation id="833" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:701  %in_addr_41 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_41

]]></Node>
<StgValue><ssdm name="in_addr_41"/></StgValue>
</operation>

<operation id="834" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:702  %in_load_41 = load i32* %in_addr_41, align 4

]]></Node>
<StgValue><ssdm name="in_load_41"/></StgValue>
</operation>

<operation id="835" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:703  %w_addr_41 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_41

]]></Node>
<StgValue><ssdm name="w_addr_41"/></StgValue>
</operation>

<operation id="836" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:704  %w_load_41 = load i32* %w_addr_41, align 4

]]></Node>
<StgValue><ssdm name="w_load_41"/></StgValue>
</operation>

<operation id="837" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:709  %addr_in_addr_41 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_41

]]></Node>
<StgValue><ssdm name="addr_in_addr_41"/></StgValue>
</operation>

<operation id="838" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:710  %addr_in_load_41 = load i32* %addr_in_addr_41, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_41"/></StgValue>
</operation>

<operation id="839" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:716  %add_ln106_38 = add i14 42, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_38"/></StgValue>
</operation>

<operation id="840" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:733  %add_ln106_39 = add i14 43, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_39"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="841" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:186  %data_load_10 = load i32* %data_addr_10, align 4

]]></Node>
<StgValue><ssdm name="data_load_10"/></StgValue>
</operation>

<operation id="842" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:685  %in_load_40 = load i32* %in_addr_40, align 16

]]></Node>
<StgValue><ssdm name="in_load_40"/></StgValue>
</operation>

<operation id="843" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:687  %w_load_40 = load i32* %w_addr_40, align 16

]]></Node>
<StgValue><ssdm name="w_load_40"/></StgValue>
</operation>

<operation id="844" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:693  %addr_in_load_40 = load i32* %addr_in_addr_40, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_40"/></StgValue>
</operation>

<operation id="845" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:694  %sext_ln108_40 = sext i32 %addr_in_load_40 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_40"/></StgValue>
</operation>

<operation id="846" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:695  %data_addr_40 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_40

]]></Node>
<StgValue><ssdm name="data_addr_40"/></StgValue>
</operation>

<operation id="847" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:702  %in_load_41 = load i32* %in_addr_41, align 4

]]></Node>
<StgValue><ssdm name="in_load_41"/></StgValue>
</operation>

<operation id="848" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:704  %w_load_41 = load i32* %w_addr_41, align 4

]]></Node>
<StgValue><ssdm name="w_load_41"/></StgValue>
</operation>

<operation id="849" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:710  %addr_in_load_41 = load i32* %addr_in_addr_41, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_41"/></StgValue>
</operation>

<operation id="850" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:711  %sext_ln108_41 = sext i32 %addr_in_load_41 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_41"/></StgValue>
</operation>

<operation id="851" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:712  %data_addr_41 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_41

]]></Node>
<StgValue><ssdm name="data_addr_41"/></StgValue>
</operation>

<operation id="852" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:717  %zext_ln107_42 = zext i14 %add_ln106_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_42"/></StgValue>
</operation>

<operation id="853" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:718  %in_addr_42 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_42

]]></Node>
<StgValue><ssdm name="in_addr_42"/></StgValue>
</operation>

<operation id="854" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:719  %in_load_42 = load i32* %in_addr_42, align 8

]]></Node>
<StgValue><ssdm name="in_load_42"/></StgValue>
</operation>

<operation id="855" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:720  %w_addr_42 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_42

]]></Node>
<StgValue><ssdm name="w_addr_42"/></StgValue>
</operation>

<operation id="856" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:721  %w_load_42 = load i32* %w_addr_42, align 8

]]></Node>
<StgValue><ssdm name="w_load_42"/></StgValue>
</operation>

<operation id="857" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:726  %addr_in_addr_42 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_42

]]></Node>
<StgValue><ssdm name="addr_in_addr_42"/></StgValue>
</operation>

<operation id="858" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:727  %addr_in_load_42 = load i32* %addr_in_addr_42, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_42"/></StgValue>
</operation>

<operation id="859" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:734  %zext_ln107_43 = zext i14 %add_ln106_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_43"/></StgValue>
</operation>

<operation id="860" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:735  %in_addr_43 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_43

]]></Node>
<StgValue><ssdm name="in_addr_43"/></StgValue>
</operation>

<operation id="861" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:736  %in_load_43 = load i32* %in_addr_43, align 4

]]></Node>
<StgValue><ssdm name="in_load_43"/></StgValue>
</operation>

<operation id="862" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:737  %w_addr_43 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_43

]]></Node>
<StgValue><ssdm name="w_addr_43"/></StgValue>
</operation>

<operation id="863" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:738  %w_load_43 = load i32* %w_addr_43, align 4

]]></Node>
<StgValue><ssdm name="w_load_43"/></StgValue>
</operation>

<operation id="864" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:743  %addr_in_addr_43 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_43

]]></Node>
<StgValue><ssdm name="addr_in_addr_43"/></StgValue>
</operation>

<operation id="865" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:744  %addr_in_load_43 = load i32* %addr_in_addr_43, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_43"/></StgValue>
</operation>

<operation id="866" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:750  %add_ln106_40 = add i14 44, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_40"/></StgValue>
</operation>

<operation id="867" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:767  %add_ln106_41 = add i14 45, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_41"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="868" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:178  %trunc_ln107_20 = trunc i32 %in_load_10 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_20"/></StgValue>
</operation>

<operation id="869" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:179  %trunc_ln107_21 = trunc i32 %w_load_10 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_21"/></StgValue>
</operation>

<operation id="870" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:180  %xor_ln108_10 = xor i31 %trunc_ln107_21, %trunc_ln107_20

]]></Node>
<StgValue><ssdm name="xor_ln108_10"/></StgValue>
</operation>

<operation id="871" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:181  %shl_ln108_s = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_10, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_s"/></StgValue>
</operation>

<operation id="872" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:186  %data_load_10 = load i32* %data_addr_10, align 4

]]></Node>
<StgValue><ssdm name="data_load_10"/></StgValue>
</operation>

<operation id="873" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:187  %add_ln108_10 = add nsw i32 %data_load_10, %shl_ln108_s

]]></Node>
<StgValue><ssdm name="add_ln108_10"/></StgValue>
</operation>

<operation id="874" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:188  store i32 %add_ln108_10, i32* %data_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="875" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:719  %in_load_42 = load i32* %in_addr_42, align 8

]]></Node>
<StgValue><ssdm name="in_load_42"/></StgValue>
</operation>

<operation id="876" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:721  %w_load_42 = load i32* %w_addr_42, align 8

]]></Node>
<StgValue><ssdm name="w_load_42"/></StgValue>
</operation>

<operation id="877" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:727  %addr_in_load_42 = load i32* %addr_in_addr_42, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_42"/></StgValue>
</operation>

<operation id="878" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:728  %sext_ln108_42 = sext i32 %addr_in_load_42 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_42"/></StgValue>
</operation>

<operation id="879" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:729  %data_addr_42 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_42

]]></Node>
<StgValue><ssdm name="data_addr_42"/></StgValue>
</operation>

<operation id="880" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:736  %in_load_43 = load i32* %in_addr_43, align 4

]]></Node>
<StgValue><ssdm name="in_load_43"/></StgValue>
</operation>

<operation id="881" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:738  %w_load_43 = load i32* %w_addr_43, align 4

]]></Node>
<StgValue><ssdm name="w_load_43"/></StgValue>
</operation>

<operation id="882" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:744  %addr_in_load_43 = load i32* %addr_in_addr_43, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_43"/></StgValue>
</operation>

<operation id="883" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:745  %sext_ln108_43 = sext i32 %addr_in_load_43 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_43"/></StgValue>
</operation>

<operation id="884" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:746  %data_addr_43 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_43

]]></Node>
<StgValue><ssdm name="data_addr_43"/></StgValue>
</operation>

<operation id="885" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:751  %zext_ln107_44 = zext i14 %add_ln106_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_44"/></StgValue>
</operation>

<operation id="886" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:752  %in_addr_44 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_44

]]></Node>
<StgValue><ssdm name="in_addr_44"/></StgValue>
</operation>

<operation id="887" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:753  %in_load_44 = load i32* %in_addr_44, align 16

]]></Node>
<StgValue><ssdm name="in_load_44"/></StgValue>
</operation>

<operation id="888" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:754  %w_addr_44 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_44

]]></Node>
<StgValue><ssdm name="w_addr_44"/></StgValue>
</operation>

<operation id="889" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:755  %w_load_44 = load i32* %w_addr_44, align 16

]]></Node>
<StgValue><ssdm name="w_load_44"/></StgValue>
</operation>

<operation id="890" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:760  %addr_in_addr_44 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_44

]]></Node>
<StgValue><ssdm name="addr_in_addr_44"/></StgValue>
</operation>

<operation id="891" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:761  %addr_in_load_44 = load i32* %addr_in_addr_44, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_44"/></StgValue>
</operation>

<operation id="892" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:768  %zext_ln107_45 = zext i14 %add_ln106_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_45"/></StgValue>
</operation>

<operation id="893" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:769  %in_addr_45 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_45

]]></Node>
<StgValue><ssdm name="in_addr_45"/></StgValue>
</operation>

<operation id="894" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:770  %in_load_45 = load i32* %in_addr_45, align 4

]]></Node>
<StgValue><ssdm name="in_load_45"/></StgValue>
</operation>

<operation id="895" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:771  %w_addr_45 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_45

]]></Node>
<StgValue><ssdm name="w_addr_45"/></StgValue>
</operation>

<operation id="896" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:772  %w_load_45 = load i32* %w_addr_45, align 4

]]></Node>
<StgValue><ssdm name="w_load_45"/></StgValue>
</operation>

<operation id="897" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:777  %addr_in_addr_45 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_45

]]></Node>
<StgValue><ssdm name="addr_in_addr_45"/></StgValue>
</operation>

<operation id="898" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:778  %addr_in_load_45 = load i32* %addr_in_addr_45, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_45"/></StgValue>
</operation>

<operation id="899" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:784  %add_ln106_42 = add i14 46, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_42"/></StgValue>
</operation>

<operation id="900" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:801  %add_ln106_43 = add i14 47, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_43"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="901" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:203  %data_load_11 = load i32* %data_addr_11, align 4

]]></Node>
<StgValue><ssdm name="data_load_11"/></StgValue>
</operation>

<operation id="902" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:753  %in_load_44 = load i32* %in_addr_44, align 16

]]></Node>
<StgValue><ssdm name="in_load_44"/></StgValue>
</operation>

<operation id="903" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:755  %w_load_44 = load i32* %w_addr_44, align 16

]]></Node>
<StgValue><ssdm name="w_load_44"/></StgValue>
</operation>

<operation id="904" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:761  %addr_in_load_44 = load i32* %addr_in_addr_44, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_44"/></StgValue>
</operation>

<operation id="905" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:762  %sext_ln108_44 = sext i32 %addr_in_load_44 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_44"/></StgValue>
</operation>

<operation id="906" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:763  %data_addr_44 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_44

]]></Node>
<StgValue><ssdm name="data_addr_44"/></StgValue>
</operation>

<operation id="907" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:770  %in_load_45 = load i32* %in_addr_45, align 4

]]></Node>
<StgValue><ssdm name="in_load_45"/></StgValue>
</operation>

<operation id="908" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:772  %w_load_45 = load i32* %w_addr_45, align 4

]]></Node>
<StgValue><ssdm name="w_load_45"/></StgValue>
</operation>

<operation id="909" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:778  %addr_in_load_45 = load i32* %addr_in_addr_45, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_45"/></StgValue>
</operation>

<operation id="910" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:779  %sext_ln108_45 = sext i32 %addr_in_load_45 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_45"/></StgValue>
</operation>

<operation id="911" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:780  %data_addr_45 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_45

]]></Node>
<StgValue><ssdm name="data_addr_45"/></StgValue>
</operation>

<operation id="912" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:785  %zext_ln107_46 = zext i14 %add_ln106_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_46"/></StgValue>
</operation>

<operation id="913" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:786  %in_addr_46 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_46

]]></Node>
<StgValue><ssdm name="in_addr_46"/></StgValue>
</operation>

<operation id="914" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:787  %in_load_46 = load i32* %in_addr_46, align 8

]]></Node>
<StgValue><ssdm name="in_load_46"/></StgValue>
</operation>

<operation id="915" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:788  %w_addr_46 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_46

]]></Node>
<StgValue><ssdm name="w_addr_46"/></StgValue>
</operation>

<operation id="916" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:789  %w_load_46 = load i32* %w_addr_46, align 8

]]></Node>
<StgValue><ssdm name="w_load_46"/></StgValue>
</operation>

<operation id="917" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:794  %addr_in_addr_46 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_46

]]></Node>
<StgValue><ssdm name="addr_in_addr_46"/></StgValue>
</operation>

<operation id="918" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:795  %addr_in_load_46 = load i32* %addr_in_addr_46, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_46"/></StgValue>
</operation>

<operation id="919" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:802  %zext_ln107_47 = zext i14 %add_ln106_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_47"/></StgValue>
</operation>

<operation id="920" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:803  %in_addr_47 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_47

]]></Node>
<StgValue><ssdm name="in_addr_47"/></StgValue>
</operation>

<operation id="921" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:804  %in_load_47 = load i32* %in_addr_47, align 4

]]></Node>
<StgValue><ssdm name="in_load_47"/></StgValue>
</operation>

<operation id="922" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:805  %w_addr_47 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_47

]]></Node>
<StgValue><ssdm name="w_addr_47"/></StgValue>
</operation>

<operation id="923" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:806  %w_load_47 = load i32* %w_addr_47, align 4

]]></Node>
<StgValue><ssdm name="w_load_47"/></StgValue>
</operation>

<operation id="924" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:811  %addr_in_addr_47 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_47

]]></Node>
<StgValue><ssdm name="addr_in_addr_47"/></StgValue>
</operation>

<operation id="925" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:812  %addr_in_load_47 = load i32* %addr_in_addr_47, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_47"/></StgValue>
</operation>

<operation id="926" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:818  %add_ln106_44 = add i14 48, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_44"/></StgValue>
</operation>

<operation id="927" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:835  %add_ln106_45 = add i14 49, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_45"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="928" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:195  %trunc_ln107_22 = trunc i32 %in_load_11 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_22"/></StgValue>
</operation>

<operation id="929" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:196  %trunc_ln107_23 = trunc i32 %w_load_11 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_23"/></StgValue>
</operation>

<operation id="930" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:197  %xor_ln108_11 = xor i31 %trunc_ln107_23, %trunc_ln107_22

]]></Node>
<StgValue><ssdm name="xor_ln108_11"/></StgValue>
</operation>

<operation id="931" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:198  %shl_ln108_10 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_11, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_10"/></StgValue>
</operation>

<operation id="932" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:203  %data_load_11 = load i32* %data_addr_11, align 4

]]></Node>
<StgValue><ssdm name="data_load_11"/></StgValue>
</operation>

<operation id="933" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:204  %add_ln108_11 = add nsw i32 %data_load_11, %shl_ln108_10

]]></Node>
<StgValue><ssdm name="add_ln108_11"/></StgValue>
</operation>

<operation id="934" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:205  store i32 %add_ln108_11, i32* %data_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="935" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:787  %in_load_46 = load i32* %in_addr_46, align 8

]]></Node>
<StgValue><ssdm name="in_load_46"/></StgValue>
</operation>

<operation id="936" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:789  %w_load_46 = load i32* %w_addr_46, align 8

]]></Node>
<StgValue><ssdm name="w_load_46"/></StgValue>
</operation>

<operation id="937" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:795  %addr_in_load_46 = load i32* %addr_in_addr_46, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_46"/></StgValue>
</operation>

<operation id="938" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:796  %sext_ln108_46 = sext i32 %addr_in_load_46 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_46"/></StgValue>
</operation>

<operation id="939" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:797  %data_addr_46 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_46

]]></Node>
<StgValue><ssdm name="data_addr_46"/></StgValue>
</operation>

<operation id="940" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:804  %in_load_47 = load i32* %in_addr_47, align 4

]]></Node>
<StgValue><ssdm name="in_load_47"/></StgValue>
</operation>

<operation id="941" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:806  %w_load_47 = load i32* %w_addr_47, align 4

]]></Node>
<StgValue><ssdm name="w_load_47"/></StgValue>
</operation>

<operation id="942" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:812  %addr_in_load_47 = load i32* %addr_in_addr_47, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_47"/></StgValue>
</operation>

<operation id="943" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:813  %sext_ln108_47 = sext i32 %addr_in_load_47 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_47"/></StgValue>
</operation>

<operation id="944" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:814  %data_addr_47 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_47

]]></Node>
<StgValue><ssdm name="data_addr_47"/></StgValue>
</operation>

<operation id="945" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:819  %zext_ln107_48 = zext i14 %add_ln106_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_48"/></StgValue>
</operation>

<operation id="946" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:820  %in_addr_48 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_48

]]></Node>
<StgValue><ssdm name="in_addr_48"/></StgValue>
</operation>

<operation id="947" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:821  %in_load_48 = load i32* %in_addr_48, align 16

]]></Node>
<StgValue><ssdm name="in_load_48"/></StgValue>
</operation>

<operation id="948" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:822  %w_addr_48 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_48

]]></Node>
<StgValue><ssdm name="w_addr_48"/></StgValue>
</operation>

<operation id="949" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:823  %w_load_48 = load i32* %w_addr_48, align 16

]]></Node>
<StgValue><ssdm name="w_load_48"/></StgValue>
</operation>

<operation id="950" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:828  %addr_in_addr_48 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_48

]]></Node>
<StgValue><ssdm name="addr_in_addr_48"/></StgValue>
</operation>

<operation id="951" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:829  %addr_in_load_48 = load i32* %addr_in_addr_48, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_48"/></StgValue>
</operation>

<operation id="952" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:836  %zext_ln107_49 = zext i14 %add_ln106_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_49"/></StgValue>
</operation>

<operation id="953" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:837  %in_addr_49 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_49

]]></Node>
<StgValue><ssdm name="in_addr_49"/></StgValue>
</operation>

<operation id="954" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:838  %in_load_49 = load i32* %in_addr_49, align 4

]]></Node>
<StgValue><ssdm name="in_load_49"/></StgValue>
</operation>

<operation id="955" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:839  %w_addr_49 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_49

]]></Node>
<StgValue><ssdm name="w_addr_49"/></StgValue>
</operation>

<operation id="956" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:840  %w_load_49 = load i32* %w_addr_49, align 4

]]></Node>
<StgValue><ssdm name="w_load_49"/></StgValue>
</operation>

<operation id="957" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:845  %addr_in_addr_49 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_49

]]></Node>
<StgValue><ssdm name="addr_in_addr_49"/></StgValue>
</operation>

<operation id="958" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:846  %addr_in_load_49 = load i32* %addr_in_addr_49, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_49"/></StgValue>
</operation>

<operation id="959" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:852  %add_ln106_46 = add i14 50, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_46"/></StgValue>
</operation>

<operation id="960" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:869  %add_ln106_47 = add i14 51, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_47"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="961" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:220  %data_load_12 = load i32* %data_addr_12, align 4

]]></Node>
<StgValue><ssdm name="data_load_12"/></StgValue>
</operation>

<operation id="962" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:821  %in_load_48 = load i32* %in_addr_48, align 16

]]></Node>
<StgValue><ssdm name="in_load_48"/></StgValue>
</operation>

<operation id="963" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:823  %w_load_48 = load i32* %w_addr_48, align 16

]]></Node>
<StgValue><ssdm name="w_load_48"/></StgValue>
</operation>

<operation id="964" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:829  %addr_in_load_48 = load i32* %addr_in_addr_48, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_48"/></StgValue>
</operation>

<operation id="965" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:830  %sext_ln108_48 = sext i32 %addr_in_load_48 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_48"/></StgValue>
</operation>

<operation id="966" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:831  %data_addr_48 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_48

]]></Node>
<StgValue><ssdm name="data_addr_48"/></StgValue>
</operation>

<operation id="967" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:838  %in_load_49 = load i32* %in_addr_49, align 4

]]></Node>
<StgValue><ssdm name="in_load_49"/></StgValue>
</operation>

<operation id="968" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:840  %w_load_49 = load i32* %w_addr_49, align 4

]]></Node>
<StgValue><ssdm name="w_load_49"/></StgValue>
</operation>

<operation id="969" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:846  %addr_in_load_49 = load i32* %addr_in_addr_49, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_49"/></StgValue>
</operation>

<operation id="970" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:847  %sext_ln108_49 = sext i32 %addr_in_load_49 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_49"/></StgValue>
</operation>

<operation id="971" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:848  %data_addr_49 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_49

]]></Node>
<StgValue><ssdm name="data_addr_49"/></StgValue>
</operation>

<operation id="972" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:853  %zext_ln107_50 = zext i14 %add_ln106_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_50"/></StgValue>
</operation>

<operation id="973" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:854  %in_addr_50 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_50

]]></Node>
<StgValue><ssdm name="in_addr_50"/></StgValue>
</operation>

<operation id="974" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:855  %in_load_50 = load i32* %in_addr_50, align 8

]]></Node>
<StgValue><ssdm name="in_load_50"/></StgValue>
</operation>

<operation id="975" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:856  %w_addr_50 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_50

]]></Node>
<StgValue><ssdm name="w_addr_50"/></StgValue>
</operation>

<operation id="976" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:857  %w_load_50 = load i32* %w_addr_50, align 8

]]></Node>
<StgValue><ssdm name="w_load_50"/></StgValue>
</operation>

<operation id="977" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:862  %addr_in_addr_50 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_50

]]></Node>
<StgValue><ssdm name="addr_in_addr_50"/></StgValue>
</operation>

<operation id="978" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:863  %addr_in_load_50 = load i32* %addr_in_addr_50, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_50"/></StgValue>
</operation>

<operation id="979" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:870  %zext_ln107_51 = zext i14 %add_ln106_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_51"/></StgValue>
</operation>

<operation id="980" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:871  %in_addr_51 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_51

]]></Node>
<StgValue><ssdm name="in_addr_51"/></StgValue>
</operation>

<operation id="981" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:872  %in_load_51 = load i32* %in_addr_51, align 4

]]></Node>
<StgValue><ssdm name="in_load_51"/></StgValue>
</operation>

<operation id="982" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:873  %w_addr_51 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_51

]]></Node>
<StgValue><ssdm name="w_addr_51"/></StgValue>
</operation>

<operation id="983" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:874  %w_load_51 = load i32* %w_addr_51, align 4

]]></Node>
<StgValue><ssdm name="w_load_51"/></StgValue>
</operation>

<operation id="984" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:879  %addr_in_addr_51 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_51

]]></Node>
<StgValue><ssdm name="addr_in_addr_51"/></StgValue>
</operation>

<operation id="985" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:880  %addr_in_load_51 = load i32* %addr_in_addr_51, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_51"/></StgValue>
</operation>

<operation id="986" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:886  %add_ln106_48 = add i14 52, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_48"/></StgValue>
</operation>

<operation id="987" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:903  %add_ln106_49 = add i14 53, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_49"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="988" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:212  %trunc_ln107_24 = trunc i32 %in_load_12 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_24"/></StgValue>
</operation>

<operation id="989" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:213  %trunc_ln107_25 = trunc i32 %w_load_12 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_25"/></StgValue>
</operation>

<operation id="990" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:214  %xor_ln108_12 = xor i31 %trunc_ln107_25, %trunc_ln107_24

]]></Node>
<StgValue><ssdm name="xor_ln108_12"/></StgValue>
</operation>

<operation id="991" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:215  %shl_ln108_11 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_12, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_11"/></StgValue>
</operation>

<operation id="992" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:220  %data_load_12 = load i32* %data_addr_12, align 4

]]></Node>
<StgValue><ssdm name="data_load_12"/></StgValue>
</operation>

<operation id="993" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:221  %add_ln108_12 = add nsw i32 %data_load_12, %shl_ln108_11

]]></Node>
<StgValue><ssdm name="add_ln108_12"/></StgValue>
</operation>

<operation id="994" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:222  store i32 %add_ln108_12, i32* %data_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="995" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:855  %in_load_50 = load i32* %in_addr_50, align 8

]]></Node>
<StgValue><ssdm name="in_load_50"/></StgValue>
</operation>

<operation id="996" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:857  %w_load_50 = load i32* %w_addr_50, align 8

]]></Node>
<StgValue><ssdm name="w_load_50"/></StgValue>
</operation>

<operation id="997" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:863  %addr_in_load_50 = load i32* %addr_in_addr_50, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_50"/></StgValue>
</operation>

<operation id="998" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:864  %sext_ln108_50 = sext i32 %addr_in_load_50 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_50"/></StgValue>
</operation>

<operation id="999" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:865  %data_addr_50 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_50

]]></Node>
<StgValue><ssdm name="data_addr_50"/></StgValue>
</operation>

<operation id="1000" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:872  %in_load_51 = load i32* %in_addr_51, align 4

]]></Node>
<StgValue><ssdm name="in_load_51"/></StgValue>
</operation>

<operation id="1001" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:874  %w_load_51 = load i32* %w_addr_51, align 4

]]></Node>
<StgValue><ssdm name="w_load_51"/></StgValue>
</operation>

<operation id="1002" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:880  %addr_in_load_51 = load i32* %addr_in_addr_51, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_51"/></StgValue>
</operation>

<operation id="1003" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:881  %sext_ln108_51 = sext i32 %addr_in_load_51 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_51"/></StgValue>
</operation>

<operation id="1004" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:882  %data_addr_51 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_51

]]></Node>
<StgValue><ssdm name="data_addr_51"/></StgValue>
</operation>

<operation id="1005" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:887  %zext_ln107_52 = zext i14 %add_ln106_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_52"/></StgValue>
</operation>

<operation id="1006" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:888  %in_addr_52 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_52

]]></Node>
<StgValue><ssdm name="in_addr_52"/></StgValue>
</operation>

<operation id="1007" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:889  %in_load_52 = load i32* %in_addr_52, align 16

]]></Node>
<StgValue><ssdm name="in_load_52"/></StgValue>
</operation>

<operation id="1008" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:890  %w_addr_52 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_52

]]></Node>
<StgValue><ssdm name="w_addr_52"/></StgValue>
</operation>

<operation id="1009" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:891  %w_load_52 = load i32* %w_addr_52, align 16

]]></Node>
<StgValue><ssdm name="w_load_52"/></StgValue>
</operation>

<operation id="1010" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:896  %addr_in_addr_52 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_52

]]></Node>
<StgValue><ssdm name="addr_in_addr_52"/></StgValue>
</operation>

<operation id="1011" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:897  %addr_in_load_52 = load i32* %addr_in_addr_52, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_52"/></StgValue>
</operation>

<operation id="1012" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:904  %zext_ln107_53 = zext i14 %add_ln106_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_53"/></StgValue>
</operation>

<operation id="1013" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:905  %in_addr_53 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_53

]]></Node>
<StgValue><ssdm name="in_addr_53"/></StgValue>
</operation>

<operation id="1014" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:906  %in_load_53 = load i32* %in_addr_53, align 4

]]></Node>
<StgValue><ssdm name="in_load_53"/></StgValue>
</operation>

<operation id="1015" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:907  %w_addr_53 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_53

]]></Node>
<StgValue><ssdm name="w_addr_53"/></StgValue>
</operation>

<operation id="1016" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:908  %w_load_53 = load i32* %w_addr_53, align 4

]]></Node>
<StgValue><ssdm name="w_load_53"/></StgValue>
</operation>

<operation id="1017" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:913  %addr_in_addr_53 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_53

]]></Node>
<StgValue><ssdm name="addr_in_addr_53"/></StgValue>
</operation>

<operation id="1018" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:914  %addr_in_load_53 = load i32* %addr_in_addr_53, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_53"/></StgValue>
</operation>

<operation id="1019" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:920  %add_ln106_50 = add i14 54, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_50"/></StgValue>
</operation>

<operation id="1020" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:937  %add_ln106_51 = add i14 55, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_51"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1021" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:237  %data_load_13 = load i32* %data_addr_13, align 4

]]></Node>
<StgValue><ssdm name="data_load_13"/></StgValue>
</operation>

<operation id="1022" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:889  %in_load_52 = load i32* %in_addr_52, align 16

]]></Node>
<StgValue><ssdm name="in_load_52"/></StgValue>
</operation>

<operation id="1023" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:891  %w_load_52 = load i32* %w_addr_52, align 16

]]></Node>
<StgValue><ssdm name="w_load_52"/></StgValue>
</operation>

<operation id="1024" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:897  %addr_in_load_52 = load i32* %addr_in_addr_52, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_52"/></StgValue>
</operation>

<operation id="1025" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:898  %sext_ln108_52 = sext i32 %addr_in_load_52 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_52"/></StgValue>
</operation>

<operation id="1026" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:899  %data_addr_52 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_52

]]></Node>
<StgValue><ssdm name="data_addr_52"/></StgValue>
</operation>

<operation id="1027" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:906  %in_load_53 = load i32* %in_addr_53, align 4

]]></Node>
<StgValue><ssdm name="in_load_53"/></StgValue>
</operation>

<operation id="1028" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:908  %w_load_53 = load i32* %w_addr_53, align 4

]]></Node>
<StgValue><ssdm name="w_load_53"/></StgValue>
</operation>

<operation id="1029" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:914  %addr_in_load_53 = load i32* %addr_in_addr_53, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_53"/></StgValue>
</operation>

<operation id="1030" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:915  %sext_ln108_53 = sext i32 %addr_in_load_53 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_53"/></StgValue>
</operation>

<operation id="1031" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:916  %data_addr_53 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_53

]]></Node>
<StgValue><ssdm name="data_addr_53"/></StgValue>
</operation>

<operation id="1032" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:921  %zext_ln107_54 = zext i14 %add_ln106_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_54"/></StgValue>
</operation>

<operation id="1033" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:922  %in_addr_54 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_54

]]></Node>
<StgValue><ssdm name="in_addr_54"/></StgValue>
</operation>

<operation id="1034" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:923  %in_load_54 = load i32* %in_addr_54, align 8

]]></Node>
<StgValue><ssdm name="in_load_54"/></StgValue>
</operation>

<operation id="1035" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:924  %w_addr_54 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_54

]]></Node>
<StgValue><ssdm name="w_addr_54"/></StgValue>
</operation>

<operation id="1036" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:925  %w_load_54 = load i32* %w_addr_54, align 8

]]></Node>
<StgValue><ssdm name="w_load_54"/></StgValue>
</operation>

<operation id="1037" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:930  %addr_in_addr_54 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_54

]]></Node>
<StgValue><ssdm name="addr_in_addr_54"/></StgValue>
</operation>

<operation id="1038" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:931  %addr_in_load_54 = load i32* %addr_in_addr_54, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_54"/></StgValue>
</operation>

<operation id="1039" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:938  %zext_ln107_55 = zext i14 %add_ln106_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_55"/></StgValue>
</operation>

<operation id="1040" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:939  %in_addr_55 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_55

]]></Node>
<StgValue><ssdm name="in_addr_55"/></StgValue>
</operation>

<operation id="1041" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:940  %in_load_55 = load i32* %in_addr_55, align 4

]]></Node>
<StgValue><ssdm name="in_load_55"/></StgValue>
</operation>

<operation id="1042" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:941  %w_addr_55 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_55

]]></Node>
<StgValue><ssdm name="w_addr_55"/></StgValue>
</operation>

<operation id="1043" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:942  %w_load_55 = load i32* %w_addr_55, align 4

]]></Node>
<StgValue><ssdm name="w_load_55"/></StgValue>
</operation>

<operation id="1044" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:947  %addr_in_addr_55 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_55

]]></Node>
<StgValue><ssdm name="addr_in_addr_55"/></StgValue>
</operation>

<operation id="1045" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:948  %addr_in_load_55 = load i32* %addr_in_addr_55, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_55"/></StgValue>
</operation>

<operation id="1046" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:954  %add_ln106_52 = add i14 56, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_52"/></StgValue>
</operation>

<operation id="1047" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:971  %add_ln106_53 = add i14 57, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_53"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1048" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:229  %trunc_ln107_26 = trunc i32 %in_load_13 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_26"/></StgValue>
</operation>

<operation id="1049" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:230  %trunc_ln107_27 = trunc i32 %w_load_13 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_27"/></StgValue>
</operation>

<operation id="1050" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:231  %xor_ln108_13 = xor i31 %trunc_ln107_27, %trunc_ln107_26

]]></Node>
<StgValue><ssdm name="xor_ln108_13"/></StgValue>
</operation>

<operation id="1051" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:232  %shl_ln108_12 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_13, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_12"/></StgValue>
</operation>

<operation id="1052" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:237  %data_load_13 = load i32* %data_addr_13, align 4

]]></Node>
<StgValue><ssdm name="data_load_13"/></StgValue>
</operation>

<operation id="1053" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:238  %add_ln108_13 = add nsw i32 %data_load_13, %shl_ln108_12

]]></Node>
<StgValue><ssdm name="add_ln108_13"/></StgValue>
</operation>

<operation id="1054" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:239  store i32 %add_ln108_13, i32* %data_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1055" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:923  %in_load_54 = load i32* %in_addr_54, align 8

]]></Node>
<StgValue><ssdm name="in_load_54"/></StgValue>
</operation>

<operation id="1056" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:925  %w_load_54 = load i32* %w_addr_54, align 8

]]></Node>
<StgValue><ssdm name="w_load_54"/></StgValue>
</operation>

<operation id="1057" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:931  %addr_in_load_54 = load i32* %addr_in_addr_54, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_54"/></StgValue>
</operation>

<operation id="1058" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:932  %sext_ln108_54 = sext i32 %addr_in_load_54 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_54"/></StgValue>
</operation>

<operation id="1059" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:933  %data_addr_54 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_54

]]></Node>
<StgValue><ssdm name="data_addr_54"/></StgValue>
</operation>

<operation id="1060" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:940  %in_load_55 = load i32* %in_addr_55, align 4

]]></Node>
<StgValue><ssdm name="in_load_55"/></StgValue>
</operation>

<operation id="1061" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:942  %w_load_55 = load i32* %w_addr_55, align 4

]]></Node>
<StgValue><ssdm name="w_load_55"/></StgValue>
</operation>

<operation id="1062" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:948  %addr_in_load_55 = load i32* %addr_in_addr_55, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_55"/></StgValue>
</operation>

<operation id="1063" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:949  %sext_ln108_55 = sext i32 %addr_in_load_55 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_55"/></StgValue>
</operation>

<operation id="1064" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:950  %data_addr_55 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_55

]]></Node>
<StgValue><ssdm name="data_addr_55"/></StgValue>
</operation>

<operation id="1065" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:955  %zext_ln107_56 = zext i14 %add_ln106_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_56"/></StgValue>
</operation>

<operation id="1066" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:956  %in_addr_56 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_56

]]></Node>
<StgValue><ssdm name="in_addr_56"/></StgValue>
</operation>

<operation id="1067" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:957  %in_load_56 = load i32* %in_addr_56, align 16

]]></Node>
<StgValue><ssdm name="in_load_56"/></StgValue>
</operation>

<operation id="1068" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:958  %w_addr_56 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_56

]]></Node>
<StgValue><ssdm name="w_addr_56"/></StgValue>
</operation>

<operation id="1069" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:959  %w_load_56 = load i32* %w_addr_56, align 16

]]></Node>
<StgValue><ssdm name="w_load_56"/></StgValue>
</operation>

<operation id="1070" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:964  %addr_in_addr_56 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_56

]]></Node>
<StgValue><ssdm name="addr_in_addr_56"/></StgValue>
</operation>

<operation id="1071" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:965  %addr_in_load_56 = load i32* %addr_in_addr_56, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_56"/></StgValue>
</operation>

<operation id="1072" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:972  %zext_ln107_57 = zext i14 %add_ln106_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_57"/></StgValue>
</operation>

<operation id="1073" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:973  %in_addr_57 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_57

]]></Node>
<StgValue><ssdm name="in_addr_57"/></StgValue>
</operation>

<operation id="1074" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:974  %in_load_57 = load i32* %in_addr_57, align 4

]]></Node>
<StgValue><ssdm name="in_load_57"/></StgValue>
</operation>

<operation id="1075" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:975  %w_addr_57 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_57

]]></Node>
<StgValue><ssdm name="w_addr_57"/></StgValue>
</operation>

<operation id="1076" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:976  %w_load_57 = load i32* %w_addr_57, align 4

]]></Node>
<StgValue><ssdm name="w_load_57"/></StgValue>
</operation>

<operation id="1077" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:981  %addr_in_addr_57 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_57

]]></Node>
<StgValue><ssdm name="addr_in_addr_57"/></StgValue>
</operation>

<operation id="1078" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:982  %addr_in_load_57 = load i32* %addr_in_addr_57, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_57"/></StgValue>
</operation>

<operation id="1079" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:988  %add_ln106_54 = add i14 58, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_54"/></StgValue>
</operation>

<operation id="1080" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1005  %add_ln106_55 = add i14 59, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_55"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1081" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:254  %data_load_14 = load i32* %data_addr_14, align 4

]]></Node>
<StgValue><ssdm name="data_load_14"/></StgValue>
</operation>

<operation id="1082" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:957  %in_load_56 = load i32* %in_addr_56, align 16

]]></Node>
<StgValue><ssdm name="in_load_56"/></StgValue>
</operation>

<operation id="1083" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:959  %w_load_56 = load i32* %w_addr_56, align 16

]]></Node>
<StgValue><ssdm name="w_load_56"/></StgValue>
</operation>

<operation id="1084" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:965  %addr_in_load_56 = load i32* %addr_in_addr_56, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_56"/></StgValue>
</operation>

<operation id="1085" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:966  %sext_ln108_56 = sext i32 %addr_in_load_56 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_56"/></StgValue>
</operation>

<operation id="1086" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:967  %data_addr_56 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_56

]]></Node>
<StgValue><ssdm name="data_addr_56"/></StgValue>
</operation>

<operation id="1087" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:974  %in_load_57 = load i32* %in_addr_57, align 4

]]></Node>
<StgValue><ssdm name="in_load_57"/></StgValue>
</operation>

<operation id="1088" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:976  %w_load_57 = load i32* %w_addr_57, align 4

]]></Node>
<StgValue><ssdm name="w_load_57"/></StgValue>
</operation>

<operation id="1089" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:982  %addr_in_load_57 = load i32* %addr_in_addr_57, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_57"/></StgValue>
</operation>

<operation id="1090" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:983  %sext_ln108_57 = sext i32 %addr_in_load_57 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_57"/></StgValue>
</operation>

<operation id="1091" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:984  %data_addr_57 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_57

]]></Node>
<StgValue><ssdm name="data_addr_57"/></StgValue>
</operation>

<operation id="1092" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:989  %zext_ln107_58 = zext i14 %add_ln106_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_58"/></StgValue>
</operation>

<operation id="1093" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:990  %in_addr_58 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_58

]]></Node>
<StgValue><ssdm name="in_addr_58"/></StgValue>
</operation>

<operation id="1094" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:991  %in_load_58 = load i32* %in_addr_58, align 8

]]></Node>
<StgValue><ssdm name="in_load_58"/></StgValue>
</operation>

<operation id="1095" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:992  %w_addr_58 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_58

]]></Node>
<StgValue><ssdm name="w_addr_58"/></StgValue>
</operation>

<operation id="1096" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:993  %w_load_58 = load i32* %w_addr_58, align 8

]]></Node>
<StgValue><ssdm name="w_load_58"/></StgValue>
</operation>

<operation id="1097" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:998  %addr_in_addr_58 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_58

]]></Node>
<StgValue><ssdm name="addr_in_addr_58"/></StgValue>
</operation>

<operation id="1098" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:999  %addr_in_load_58 = load i32* %addr_in_addr_58, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_58"/></StgValue>
</operation>

<operation id="1099" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1006  %zext_ln107_59 = zext i14 %add_ln106_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_59"/></StgValue>
</operation>

<operation id="1100" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1007  %in_addr_59 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_59

]]></Node>
<StgValue><ssdm name="in_addr_59"/></StgValue>
</operation>

<operation id="1101" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1008  %in_load_59 = load i32* %in_addr_59, align 4

]]></Node>
<StgValue><ssdm name="in_load_59"/></StgValue>
</operation>

<operation id="1102" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1009  %w_addr_59 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_59

]]></Node>
<StgValue><ssdm name="w_addr_59"/></StgValue>
</operation>

<operation id="1103" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1010  %w_load_59 = load i32* %w_addr_59, align 4

]]></Node>
<StgValue><ssdm name="w_load_59"/></StgValue>
</operation>

<operation id="1104" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1015  %addr_in_addr_59 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_59

]]></Node>
<StgValue><ssdm name="addr_in_addr_59"/></StgValue>
</operation>

<operation id="1105" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1016  %addr_in_load_59 = load i32* %addr_in_addr_59, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_59"/></StgValue>
</operation>

<operation id="1106" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1022  %add_ln106_56 = add i14 60, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_56"/></StgValue>
</operation>

<operation id="1107" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1039  %add_ln106_57 = add i14 61, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_57"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1108" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:246  %trunc_ln107_28 = trunc i32 %in_load_14 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_28"/></StgValue>
</operation>

<operation id="1109" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:247  %trunc_ln107_29 = trunc i32 %w_load_14 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_29"/></StgValue>
</operation>

<operation id="1110" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:248  %xor_ln108_14 = xor i31 %trunc_ln107_29, %trunc_ln107_28

]]></Node>
<StgValue><ssdm name="xor_ln108_14"/></StgValue>
</operation>

<operation id="1111" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:249  %shl_ln108_13 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_14, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_13"/></StgValue>
</operation>

<operation id="1112" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:254  %data_load_14 = load i32* %data_addr_14, align 4

]]></Node>
<StgValue><ssdm name="data_load_14"/></StgValue>
</operation>

<operation id="1113" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:255  %add_ln108_14 = add nsw i32 %data_load_14, %shl_ln108_13

]]></Node>
<StgValue><ssdm name="add_ln108_14"/></StgValue>
</operation>

<operation id="1114" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:256  store i32 %add_ln108_14, i32* %data_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1115" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:991  %in_load_58 = load i32* %in_addr_58, align 8

]]></Node>
<StgValue><ssdm name="in_load_58"/></StgValue>
</operation>

<operation id="1116" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:993  %w_load_58 = load i32* %w_addr_58, align 8

]]></Node>
<StgValue><ssdm name="w_load_58"/></StgValue>
</operation>

<operation id="1117" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:999  %addr_in_load_58 = load i32* %addr_in_addr_58, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_58"/></StgValue>
</operation>

<operation id="1118" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1000  %sext_ln108_58 = sext i32 %addr_in_load_58 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_58"/></StgValue>
</operation>

<operation id="1119" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1001  %data_addr_58 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_58

]]></Node>
<StgValue><ssdm name="data_addr_58"/></StgValue>
</operation>

<operation id="1120" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1008  %in_load_59 = load i32* %in_addr_59, align 4

]]></Node>
<StgValue><ssdm name="in_load_59"/></StgValue>
</operation>

<operation id="1121" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1010  %w_load_59 = load i32* %w_addr_59, align 4

]]></Node>
<StgValue><ssdm name="w_load_59"/></StgValue>
</operation>

<operation id="1122" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1016  %addr_in_load_59 = load i32* %addr_in_addr_59, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_59"/></StgValue>
</operation>

<operation id="1123" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1017  %sext_ln108_59 = sext i32 %addr_in_load_59 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_59"/></StgValue>
</operation>

<operation id="1124" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1018  %data_addr_59 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_59

]]></Node>
<StgValue><ssdm name="data_addr_59"/></StgValue>
</operation>

<operation id="1125" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1023  %zext_ln107_60 = zext i14 %add_ln106_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_60"/></StgValue>
</operation>

<operation id="1126" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1024  %in_addr_60 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_60

]]></Node>
<StgValue><ssdm name="in_addr_60"/></StgValue>
</operation>

<operation id="1127" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1025  %in_load_60 = load i32* %in_addr_60, align 16

]]></Node>
<StgValue><ssdm name="in_load_60"/></StgValue>
</operation>

<operation id="1128" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1026  %w_addr_60 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_60

]]></Node>
<StgValue><ssdm name="w_addr_60"/></StgValue>
</operation>

<operation id="1129" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1027  %w_load_60 = load i32* %w_addr_60, align 16

]]></Node>
<StgValue><ssdm name="w_load_60"/></StgValue>
</operation>

<operation id="1130" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1032  %addr_in_addr_60 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_60

]]></Node>
<StgValue><ssdm name="addr_in_addr_60"/></StgValue>
</operation>

<operation id="1131" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1033  %addr_in_load_60 = load i32* %addr_in_addr_60, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_60"/></StgValue>
</operation>

<operation id="1132" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1040  %zext_ln107_61 = zext i14 %add_ln106_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_61"/></StgValue>
</operation>

<operation id="1133" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1041  %in_addr_61 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_61

]]></Node>
<StgValue><ssdm name="in_addr_61"/></StgValue>
</operation>

<operation id="1134" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1042  %in_load_61 = load i32* %in_addr_61, align 4

]]></Node>
<StgValue><ssdm name="in_load_61"/></StgValue>
</operation>

<operation id="1135" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1043  %w_addr_61 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_61

]]></Node>
<StgValue><ssdm name="w_addr_61"/></StgValue>
</operation>

<operation id="1136" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1044  %w_load_61 = load i32* %w_addr_61, align 4

]]></Node>
<StgValue><ssdm name="w_load_61"/></StgValue>
</operation>

<operation id="1137" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1049  %addr_in_addr_61 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_61

]]></Node>
<StgValue><ssdm name="addr_in_addr_61"/></StgValue>
</operation>

<operation id="1138" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1050  %addr_in_load_61 = load i32* %addr_in_addr_61, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_61"/></StgValue>
</operation>

<operation id="1139" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1056  %add_ln106_58 = add i14 62, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_58"/></StgValue>
</operation>

<operation id="1140" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1073  %add_ln106_59 = add i14 63, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_59"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1141" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:271  %data_load_15 = load i32* %data_addr_15, align 4

]]></Node>
<StgValue><ssdm name="data_load_15"/></StgValue>
</operation>

<operation id="1142" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1025  %in_load_60 = load i32* %in_addr_60, align 16

]]></Node>
<StgValue><ssdm name="in_load_60"/></StgValue>
</operation>

<operation id="1143" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1027  %w_load_60 = load i32* %w_addr_60, align 16

]]></Node>
<StgValue><ssdm name="w_load_60"/></StgValue>
</operation>

<operation id="1144" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1033  %addr_in_load_60 = load i32* %addr_in_addr_60, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_60"/></StgValue>
</operation>

<operation id="1145" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1034  %sext_ln108_60 = sext i32 %addr_in_load_60 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_60"/></StgValue>
</operation>

<operation id="1146" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1035  %data_addr_60 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_60

]]></Node>
<StgValue><ssdm name="data_addr_60"/></StgValue>
</operation>

<operation id="1147" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1042  %in_load_61 = load i32* %in_addr_61, align 4

]]></Node>
<StgValue><ssdm name="in_load_61"/></StgValue>
</operation>

<operation id="1148" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1044  %w_load_61 = load i32* %w_addr_61, align 4

]]></Node>
<StgValue><ssdm name="w_load_61"/></StgValue>
</operation>

<operation id="1149" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1050  %addr_in_load_61 = load i32* %addr_in_addr_61, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_61"/></StgValue>
</operation>

<operation id="1150" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1051  %sext_ln108_61 = sext i32 %addr_in_load_61 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_61"/></StgValue>
</operation>

<operation id="1151" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1052  %data_addr_61 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_61

]]></Node>
<StgValue><ssdm name="data_addr_61"/></StgValue>
</operation>

<operation id="1152" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1057  %zext_ln107_62 = zext i14 %add_ln106_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_62"/></StgValue>
</operation>

<operation id="1153" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1058  %in_addr_62 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_62

]]></Node>
<StgValue><ssdm name="in_addr_62"/></StgValue>
</operation>

<operation id="1154" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1059  %in_load_62 = load i32* %in_addr_62, align 8

]]></Node>
<StgValue><ssdm name="in_load_62"/></StgValue>
</operation>

<operation id="1155" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1060  %w_addr_62 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_62

]]></Node>
<StgValue><ssdm name="w_addr_62"/></StgValue>
</operation>

<operation id="1156" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1061  %w_load_62 = load i32* %w_addr_62, align 8

]]></Node>
<StgValue><ssdm name="w_load_62"/></StgValue>
</operation>

<operation id="1157" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1066  %addr_in_addr_62 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_62

]]></Node>
<StgValue><ssdm name="addr_in_addr_62"/></StgValue>
</operation>

<operation id="1158" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1067  %addr_in_load_62 = load i32* %addr_in_addr_62, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_62"/></StgValue>
</operation>

<operation id="1159" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1074  %zext_ln107_63 = zext i14 %add_ln106_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_63"/></StgValue>
</operation>

<operation id="1160" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1075  %in_addr_63 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_63

]]></Node>
<StgValue><ssdm name="in_addr_63"/></StgValue>
</operation>

<operation id="1161" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1076  %in_load_63 = load i32* %in_addr_63, align 4

]]></Node>
<StgValue><ssdm name="in_load_63"/></StgValue>
</operation>

<operation id="1162" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1077  %w_addr_63 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_63

]]></Node>
<StgValue><ssdm name="w_addr_63"/></StgValue>
</operation>

<operation id="1163" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1078  %w_load_63 = load i32* %w_addr_63, align 4

]]></Node>
<StgValue><ssdm name="w_load_63"/></StgValue>
</operation>

<operation id="1164" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1083  %addr_in_addr_63 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_63

]]></Node>
<StgValue><ssdm name="addr_in_addr_63"/></StgValue>
</operation>

<operation id="1165" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1084  %addr_in_load_63 = load i32* %addr_in_addr_63, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_63"/></StgValue>
</operation>

<operation id="1166" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1090  %add_ln106_60 = add i14 64, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_60"/></StgValue>
</operation>

<operation id="1167" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1107  %add_ln106_61 = add i14 65, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_61"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1168" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:263  %trunc_ln107_30 = trunc i32 %in_load_15 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_30"/></StgValue>
</operation>

<operation id="1169" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:264  %trunc_ln107_31 = trunc i32 %w_load_15 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_31"/></StgValue>
</operation>

<operation id="1170" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:265  %xor_ln108_15 = xor i31 %trunc_ln107_31, %trunc_ln107_30

]]></Node>
<StgValue><ssdm name="xor_ln108_15"/></StgValue>
</operation>

<operation id="1171" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:266  %shl_ln108_14 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_15, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_14"/></StgValue>
</operation>

<operation id="1172" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:271  %data_load_15 = load i32* %data_addr_15, align 4

]]></Node>
<StgValue><ssdm name="data_load_15"/></StgValue>
</operation>

<operation id="1173" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:272  %add_ln108_15 = add nsw i32 %data_load_15, %shl_ln108_14

]]></Node>
<StgValue><ssdm name="add_ln108_15"/></StgValue>
</operation>

<operation id="1174" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:273  store i32 %add_ln108_15, i32* %data_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1175" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1059  %in_load_62 = load i32* %in_addr_62, align 8

]]></Node>
<StgValue><ssdm name="in_load_62"/></StgValue>
</operation>

<operation id="1176" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1061  %w_load_62 = load i32* %w_addr_62, align 8

]]></Node>
<StgValue><ssdm name="w_load_62"/></StgValue>
</operation>

<operation id="1177" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1067  %addr_in_load_62 = load i32* %addr_in_addr_62, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_62"/></StgValue>
</operation>

<operation id="1178" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1068  %sext_ln108_62 = sext i32 %addr_in_load_62 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_62"/></StgValue>
</operation>

<operation id="1179" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1069  %data_addr_62 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_62

]]></Node>
<StgValue><ssdm name="data_addr_62"/></StgValue>
</operation>

<operation id="1180" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1076  %in_load_63 = load i32* %in_addr_63, align 4

]]></Node>
<StgValue><ssdm name="in_load_63"/></StgValue>
</operation>

<operation id="1181" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1078  %w_load_63 = load i32* %w_addr_63, align 4

]]></Node>
<StgValue><ssdm name="w_load_63"/></StgValue>
</operation>

<operation id="1182" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1084  %addr_in_load_63 = load i32* %addr_in_addr_63, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_63"/></StgValue>
</operation>

<operation id="1183" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1085  %sext_ln108_63 = sext i32 %addr_in_load_63 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_63"/></StgValue>
</operation>

<operation id="1184" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1086  %data_addr_63 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_63

]]></Node>
<StgValue><ssdm name="data_addr_63"/></StgValue>
</operation>

<operation id="1185" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1091  %zext_ln107_64 = zext i14 %add_ln106_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_64"/></StgValue>
</operation>

<operation id="1186" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1092  %in_addr_64 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_64

]]></Node>
<StgValue><ssdm name="in_addr_64"/></StgValue>
</operation>

<operation id="1187" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1093  %in_load_64 = load i32* %in_addr_64, align 16

]]></Node>
<StgValue><ssdm name="in_load_64"/></StgValue>
</operation>

<operation id="1188" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1094  %w_addr_64 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_64

]]></Node>
<StgValue><ssdm name="w_addr_64"/></StgValue>
</operation>

<operation id="1189" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1095  %w_load_64 = load i32* %w_addr_64, align 16

]]></Node>
<StgValue><ssdm name="w_load_64"/></StgValue>
</operation>

<operation id="1190" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1100  %addr_in_addr_64 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_64

]]></Node>
<StgValue><ssdm name="addr_in_addr_64"/></StgValue>
</operation>

<operation id="1191" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1101  %addr_in_load_64 = load i32* %addr_in_addr_64, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_64"/></StgValue>
</operation>

<operation id="1192" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1108  %zext_ln107_65 = zext i14 %add_ln106_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_65"/></StgValue>
</operation>

<operation id="1193" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1109  %in_addr_65 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_65

]]></Node>
<StgValue><ssdm name="in_addr_65"/></StgValue>
</operation>

<operation id="1194" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1110  %in_load_65 = load i32* %in_addr_65, align 4

]]></Node>
<StgValue><ssdm name="in_load_65"/></StgValue>
</operation>

<operation id="1195" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1111  %w_addr_65 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_65

]]></Node>
<StgValue><ssdm name="w_addr_65"/></StgValue>
</operation>

<operation id="1196" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1112  %w_load_65 = load i32* %w_addr_65, align 4

]]></Node>
<StgValue><ssdm name="w_load_65"/></StgValue>
</operation>

<operation id="1197" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1117  %addr_in_addr_65 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_65

]]></Node>
<StgValue><ssdm name="addr_in_addr_65"/></StgValue>
</operation>

<operation id="1198" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1118  %addr_in_load_65 = load i32* %addr_in_addr_65, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_65"/></StgValue>
</operation>

<operation id="1199" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1124  %add_ln106_62 = add i14 66, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_62"/></StgValue>
</operation>

<operation id="1200" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1141  %add_ln106_63 = add i14 67, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_63"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1201" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:288  %data_load_16 = load i32* %data_addr_16, align 4

]]></Node>
<StgValue><ssdm name="data_load_16"/></StgValue>
</operation>

<operation id="1202" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1093  %in_load_64 = load i32* %in_addr_64, align 16

]]></Node>
<StgValue><ssdm name="in_load_64"/></StgValue>
</operation>

<operation id="1203" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1095  %w_load_64 = load i32* %w_addr_64, align 16

]]></Node>
<StgValue><ssdm name="w_load_64"/></StgValue>
</operation>

<operation id="1204" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1101  %addr_in_load_64 = load i32* %addr_in_addr_64, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_64"/></StgValue>
</operation>

<operation id="1205" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1102  %sext_ln108_64 = sext i32 %addr_in_load_64 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_64"/></StgValue>
</operation>

<operation id="1206" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1103  %data_addr_64 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_64

]]></Node>
<StgValue><ssdm name="data_addr_64"/></StgValue>
</operation>

<operation id="1207" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1110  %in_load_65 = load i32* %in_addr_65, align 4

]]></Node>
<StgValue><ssdm name="in_load_65"/></StgValue>
</operation>

<operation id="1208" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1112  %w_load_65 = load i32* %w_addr_65, align 4

]]></Node>
<StgValue><ssdm name="w_load_65"/></StgValue>
</operation>

<operation id="1209" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1118  %addr_in_load_65 = load i32* %addr_in_addr_65, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_65"/></StgValue>
</operation>

<operation id="1210" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1119  %sext_ln108_65 = sext i32 %addr_in_load_65 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_65"/></StgValue>
</operation>

<operation id="1211" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1120  %data_addr_65 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_65

]]></Node>
<StgValue><ssdm name="data_addr_65"/></StgValue>
</operation>

<operation id="1212" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1125  %zext_ln107_66 = zext i14 %add_ln106_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_66"/></StgValue>
</operation>

<operation id="1213" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1126  %in_addr_66 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_66

]]></Node>
<StgValue><ssdm name="in_addr_66"/></StgValue>
</operation>

<operation id="1214" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1127  %in_load_66 = load i32* %in_addr_66, align 8

]]></Node>
<StgValue><ssdm name="in_load_66"/></StgValue>
</operation>

<operation id="1215" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1128  %w_addr_66 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_66

]]></Node>
<StgValue><ssdm name="w_addr_66"/></StgValue>
</operation>

<operation id="1216" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1129  %w_load_66 = load i32* %w_addr_66, align 8

]]></Node>
<StgValue><ssdm name="w_load_66"/></StgValue>
</operation>

<operation id="1217" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1134  %addr_in_addr_66 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_66

]]></Node>
<StgValue><ssdm name="addr_in_addr_66"/></StgValue>
</operation>

<operation id="1218" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1135  %addr_in_load_66 = load i32* %addr_in_addr_66, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_66"/></StgValue>
</operation>

<operation id="1219" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1142  %zext_ln107_67 = zext i14 %add_ln106_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_67"/></StgValue>
</operation>

<operation id="1220" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1143  %in_addr_67 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_67

]]></Node>
<StgValue><ssdm name="in_addr_67"/></StgValue>
</operation>

<operation id="1221" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1144  %in_load_67 = load i32* %in_addr_67, align 4

]]></Node>
<StgValue><ssdm name="in_load_67"/></StgValue>
</operation>

<operation id="1222" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1145  %w_addr_67 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_67

]]></Node>
<StgValue><ssdm name="w_addr_67"/></StgValue>
</operation>

<operation id="1223" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1146  %w_load_67 = load i32* %w_addr_67, align 4

]]></Node>
<StgValue><ssdm name="w_load_67"/></StgValue>
</operation>

<operation id="1224" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1151  %addr_in_addr_67 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_67

]]></Node>
<StgValue><ssdm name="addr_in_addr_67"/></StgValue>
</operation>

<operation id="1225" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1152  %addr_in_load_67 = load i32* %addr_in_addr_67, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_67"/></StgValue>
</operation>

<operation id="1226" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1158  %add_ln106_64 = add i14 68, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_64"/></StgValue>
</operation>

<operation id="1227" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1175  %add_ln106_65 = add i14 69, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_65"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1228" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:280  %trunc_ln107_32 = trunc i32 %in_load_16 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_32"/></StgValue>
</operation>

<operation id="1229" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:281  %trunc_ln107_33 = trunc i32 %w_load_16 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_33"/></StgValue>
</operation>

<operation id="1230" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:282  %xor_ln108_16 = xor i31 %trunc_ln107_33, %trunc_ln107_32

]]></Node>
<StgValue><ssdm name="xor_ln108_16"/></StgValue>
</operation>

<operation id="1231" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:283  %shl_ln108_15 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_16, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_15"/></StgValue>
</operation>

<operation id="1232" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:288  %data_load_16 = load i32* %data_addr_16, align 4

]]></Node>
<StgValue><ssdm name="data_load_16"/></StgValue>
</operation>

<operation id="1233" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:289  %add_ln108_16 = add nsw i32 %data_load_16, %shl_ln108_15

]]></Node>
<StgValue><ssdm name="add_ln108_16"/></StgValue>
</operation>

<operation id="1234" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:290  store i32 %add_ln108_16, i32* %data_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1235" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1127  %in_load_66 = load i32* %in_addr_66, align 8

]]></Node>
<StgValue><ssdm name="in_load_66"/></StgValue>
</operation>

<operation id="1236" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1129  %w_load_66 = load i32* %w_addr_66, align 8

]]></Node>
<StgValue><ssdm name="w_load_66"/></StgValue>
</operation>

<operation id="1237" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1135  %addr_in_load_66 = load i32* %addr_in_addr_66, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_66"/></StgValue>
</operation>

<operation id="1238" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1136  %sext_ln108_66 = sext i32 %addr_in_load_66 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_66"/></StgValue>
</operation>

<operation id="1239" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1137  %data_addr_66 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_66

]]></Node>
<StgValue><ssdm name="data_addr_66"/></StgValue>
</operation>

<operation id="1240" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1144  %in_load_67 = load i32* %in_addr_67, align 4

]]></Node>
<StgValue><ssdm name="in_load_67"/></StgValue>
</operation>

<operation id="1241" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1146  %w_load_67 = load i32* %w_addr_67, align 4

]]></Node>
<StgValue><ssdm name="w_load_67"/></StgValue>
</operation>

<operation id="1242" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1152  %addr_in_load_67 = load i32* %addr_in_addr_67, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_67"/></StgValue>
</operation>

<operation id="1243" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1153  %sext_ln108_67 = sext i32 %addr_in_load_67 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_67"/></StgValue>
</operation>

<operation id="1244" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1154  %data_addr_67 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_67

]]></Node>
<StgValue><ssdm name="data_addr_67"/></StgValue>
</operation>

<operation id="1245" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1159  %zext_ln107_68 = zext i14 %add_ln106_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_68"/></StgValue>
</operation>

<operation id="1246" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1160  %in_addr_68 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_68

]]></Node>
<StgValue><ssdm name="in_addr_68"/></StgValue>
</operation>

<operation id="1247" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1161  %in_load_68 = load i32* %in_addr_68, align 16

]]></Node>
<StgValue><ssdm name="in_load_68"/></StgValue>
</operation>

<operation id="1248" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1162  %w_addr_68 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_68

]]></Node>
<StgValue><ssdm name="w_addr_68"/></StgValue>
</operation>

<operation id="1249" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1163  %w_load_68 = load i32* %w_addr_68, align 16

]]></Node>
<StgValue><ssdm name="w_load_68"/></StgValue>
</operation>

<operation id="1250" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1168  %addr_in_addr_68 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_68

]]></Node>
<StgValue><ssdm name="addr_in_addr_68"/></StgValue>
</operation>

<operation id="1251" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1169  %addr_in_load_68 = load i32* %addr_in_addr_68, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_68"/></StgValue>
</operation>

<operation id="1252" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1176  %zext_ln107_69 = zext i14 %add_ln106_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_69"/></StgValue>
</operation>

<operation id="1253" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1177  %in_addr_69 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_69

]]></Node>
<StgValue><ssdm name="in_addr_69"/></StgValue>
</operation>

<operation id="1254" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1178  %in_load_69 = load i32* %in_addr_69, align 4

]]></Node>
<StgValue><ssdm name="in_load_69"/></StgValue>
</operation>

<operation id="1255" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1179  %w_addr_69 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_69

]]></Node>
<StgValue><ssdm name="w_addr_69"/></StgValue>
</operation>

<operation id="1256" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1180  %w_load_69 = load i32* %w_addr_69, align 4

]]></Node>
<StgValue><ssdm name="w_load_69"/></StgValue>
</operation>

<operation id="1257" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1185  %addr_in_addr_69 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_69

]]></Node>
<StgValue><ssdm name="addr_in_addr_69"/></StgValue>
</operation>

<operation id="1258" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1186  %addr_in_load_69 = load i32* %addr_in_addr_69, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_69"/></StgValue>
</operation>

<operation id="1259" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1192  %add_ln106_66 = add i14 70, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_66"/></StgValue>
</operation>

<operation id="1260" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1209  %add_ln106_67 = add i14 71, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_67"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1261" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:305  %data_load_17 = load i32* %data_addr_17, align 4

]]></Node>
<StgValue><ssdm name="data_load_17"/></StgValue>
</operation>

<operation id="1262" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1161  %in_load_68 = load i32* %in_addr_68, align 16

]]></Node>
<StgValue><ssdm name="in_load_68"/></StgValue>
</operation>

<operation id="1263" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1163  %w_load_68 = load i32* %w_addr_68, align 16

]]></Node>
<StgValue><ssdm name="w_load_68"/></StgValue>
</operation>

<operation id="1264" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1169  %addr_in_load_68 = load i32* %addr_in_addr_68, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_68"/></StgValue>
</operation>

<operation id="1265" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1170  %sext_ln108_68 = sext i32 %addr_in_load_68 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_68"/></StgValue>
</operation>

<operation id="1266" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1171  %data_addr_68 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_68

]]></Node>
<StgValue><ssdm name="data_addr_68"/></StgValue>
</operation>

<operation id="1267" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1178  %in_load_69 = load i32* %in_addr_69, align 4

]]></Node>
<StgValue><ssdm name="in_load_69"/></StgValue>
</operation>

<operation id="1268" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1180  %w_load_69 = load i32* %w_addr_69, align 4

]]></Node>
<StgValue><ssdm name="w_load_69"/></StgValue>
</operation>

<operation id="1269" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1186  %addr_in_load_69 = load i32* %addr_in_addr_69, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_69"/></StgValue>
</operation>

<operation id="1270" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1187  %sext_ln108_69 = sext i32 %addr_in_load_69 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_69"/></StgValue>
</operation>

<operation id="1271" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1188  %data_addr_69 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_69

]]></Node>
<StgValue><ssdm name="data_addr_69"/></StgValue>
</operation>

<operation id="1272" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1193  %zext_ln107_70 = zext i14 %add_ln106_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_70"/></StgValue>
</operation>

<operation id="1273" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1194  %in_addr_70 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_70

]]></Node>
<StgValue><ssdm name="in_addr_70"/></StgValue>
</operation>

<operation id="1274" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1195  %in_load_70 = load i32* %in_addr_70, align 8

]]></Node>
<StgValue><ssdm name="in_load_70"/></StgValue>
</operation>

<operation id="1275" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1196  %w_addr_70 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_70

]]></Node>
<StgValue><ssdm name="w_addr_70"/></StgValue>
</operation>

<operation id="1276" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1197  %w_load_70 = load i32* %w_addr_70, align 8

]]></Node>
<StgValue><ssdm name="w_load_70"/></StgValue>
</operation>

<operation id="1277" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1202  %addr_in_addr_70 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_70

]]></Node>
<StgValue><ssdm name="addr_in_addr_70"/></StgValue>
</operation>

<operation id="1278" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1203  %addr_in_load_70 = load i32* %addr_in_addr_70, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_70"/></StgValue>
</operation>

<operation id="1279" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1210  %zext_ln107_71 = zext i14 %add_ln106_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_71"/></StgValue>
</operation>

<operation id="1280" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1211  %in_addr_71 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_71

]]></Node>
<StgValue><ssdm name="in_addr_71"/></StgValue>
</operation>

<operation id="1281" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1212  %in_load_71 = load i32* %in_addr_71, align 4

]]></Node>
<StgValue><ssdm name="in_load_71"/></StgValue>
</operation>

<operation id="1282" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1213  %w_addr_71 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_71

]]></Node>
<StgValue><ssdm name="w_addr_71"/></StgValue>
</operation>

<operation id="1283" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1214  %w_load_71 = load i32* %w_addr_71, align 4

]]></Node>
<StgValue><ssdm name="w_load_71"/></StgValue>
</operation>

<operation id="1284" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1219  %addr_in_addr_71 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_71

]]></Node>
<StgValue><ssdm name="addr_in_addr_71"/></StgValue>
</operation>

<operation id="1285" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1220  %addr_in_load_71 = load i32* %addr_in_addr_71, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_71"/></StgValue>
</operation>

<operation id="1286" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1226  %add_ln106_68 = add i14 72, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_68"/></StgValue>
</operation>

<operation id="1287" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1243  %add_ln106_69 = add i14 73, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_69"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1288" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:297  %trunc_ln107_34 = trunc i32 %in_load_17 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_34"/></StgValue>
</operation>

<operation id="1289" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:298  %trunc_ln107_35 = trunc i32 %w_load_17 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_35"/></StgValue>
</operation>

<operation id="1290" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:299  %xor_ln108_17 = xor i31 %trunc_ln107_35, %trunc_ln107_34

]]></Node>
<StgValue><ssdm name="xor_ln108_17"/></StgValue>
</operation>

<operation id="1291" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:300  %shl_ln108_16 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_17, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_16"/></StgValue>
</operation>

<operation id="1292" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:305  %data_load_17 = load i32* %data_addr_17, align 4

]]></Node>
<StgValue><ssdm name="data_load_17"/></StgValue>
</operation>

<operation id="1293" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:306  %add_ln108_17 = add nsw i32 %data_load_17, %shl_ln108_16

]]></Node>
<StgValue><ssdm name="add_ln108_17"/></StgValue>
</operation>

<operation id="1294" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:307  store i32 %add_ln108_17, i32* %data_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1295" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1195  %in_load_70 = load i32* %in_addr_70, align 8

]]></Node>
<StgValue><ssdm name="in_load_70"/></StgValue>
</operation>

<operation id="1296" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1197  %w_load_70 = load i32* %w_addr_70, align 8

]]></Node>
<StgValue><ssdm name="w_load_70"/></StgValue>
</operation>

<operation id="1297" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1203  %addr_in_load_70 = load i32* %addr_in_addr_70, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_70"/></StgValue>
</operation>

<operation id="1298" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1204  %sext_ln108_70 = sext i32 %addr_in_load_70 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_70"/></StgValue>
</operation>

<operation id="1299" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1205  %data_addr_70 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_70

]]></Node>
<StgValue><ssdm name="data_addr_70"/></StgValue>
</operation>

<operation id="1300" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1212  %in_load_71 = load i32* %in_addr_71, align 4

]]></Node>
<StgValue><ssdm name="in_load_71"/></StgValue>
</operation>

<operation id="1301" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1214  %w_load_71 = load i32* %w_addr_71, align 4

]]></Node>
<StgValue><ssdm name="w_load_71"/></StgValue>
</operation>

<operation id="1302" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1220  %addr_in_load_71 = load i32* %addr_in_addr_71, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_71"/></StgValue>
</operation>

<operation id="1303" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1221  %sext_ln108_71 = sext i32 %addr_in_load_71 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_71"/></StgValue>
</operation>

<operation id="1304" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1222  %data_addr_71 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_71

]]></Node>
<StgValue><ssdm name="data_addr_71"/></StgValue>
</operation>

<operation id="1305" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1227  %zext_ln107_72 = zext i14 %add_ln106_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_72"/></StgValue>
</operation>

<operation id="1306" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1228  %in_addr_72 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_72

]]></Node>
<StgValue><ssdm name="in_addr_72"/></StgValue>
</operation>

<operation id="1307" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1229  %in_load_72 = load i32* %in_addr_72, align 16

]]></Node>
<StgValue><ssdm name="in_load_72"/></StgValue>
</operation>

<operation id="1308" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1230  %w_addr_72 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_72

]]></Node>
<StgValue><ssdm name="w_addr_72"/></StgValue>
</operation>

<operation id="1309" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1231  %w_load_72 = load i32* %w_addr_72, align 16

]]></Node>
<StgValue><ssdm name="w_load_72"/></StgValue>
</operation>

<operation id="1310" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1236  %addr_in_addr_72 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_72

]]></Node>
<StgValue><ssdm name="addr_in_addr_72"/></StgValue>
</operation>

<operation id="1311" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1237  %addr_in_load_72 = load i32* %addr_in_addr_72, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_72"/></StgValue>
</operation>

<operation id="1312" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1244  %zext_ln107_73 = zext i14 %add_ln106_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_73"/></StgValue>
</operation>

<operation id="1313" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1245  %in_addr_73 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_73

]]></Node>
<StgValue><ssdm name="in_addr_73"/></StgValue>
</operation>

<operation id="1314" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1246  %in_load_73 = load i32* %in_addr_73, align 4

]]></Node>
<StgValue><ssdm name="in_load_73"/></StgValue>
</operation>

<operation id="1315" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1247  %w_addr_73 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_73

]]></Node>
<StgValue><ssdm name="w_addr_73"/></StgValue>
</operation>

<operation id="1316" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1248  %w_load_73 = load i32* %w_addr_73, align 4

]]></Node>
<StgValue><ssdm name="w_load_73"/></StgValue>
</operation>

<operation id="1317" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1253  %addr_in_addr_73 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_73

]]></Node>
<StgValue><ssdm name="addr_in_addr_73"/></StgValue>
</operation>

<operation id="1318" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1254  %addr_in_load_73 = load i32* %addr_in_addr_73, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_73"/></StgValue>
</operation>

<operation id="1319" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1260  %add_ln106_70 = add i14 74, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_70"/></StgValue>
</operation>

<operation id="1320" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1277  %add_ln106_71 = add i14 75, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_71"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1321" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:322  %data_load_18 = load i32* %data_addr_18, align 4

]]></Node>
<StgValue><ssdm name="data_load_18"/></StgValue>
</operation>

<operation id="1322" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1229  %in_load_72 = load i32* %in_addr_72, align 16

]]></Node>
<StgValue><ssdm name="in_load_72"/></StgValue>
</operation>

<operation id="1323" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1231  %w_load_72 = load i32* %w_addr_72, align 16

]]></Node>
<StgValue><ssdm name="w_load_72"/></StgValue>
</operation>

<operation id="1324" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1237  %addr_in_load_72 = load i32* %addr_in_addr_72, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_72"/></StgValue>
</operation>

<operation id="1325" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1238  %sext_ln108_72 = sext i32 %addr_in_load_72 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_72"/></StgValue>
</operation>

<operation id="1326" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1239  %data_addr_72 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_72

]]></Node>
<StgValue><ssdm name="data_addr_72"/></StgValue>
</operation>

<operation id="1327" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1246  %in_load_73 = load i32* %in_addr_73, align 4

]]></Node>
<StgValue><ssdm name="in_load_73"/></StgValue>
</operation>

<operation id="1328" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1248  %w_load_73 = load i32* %w_addr_73, align 4

]]></Node>
<StgValue><ssdm name="w_load_73"/></StgValue>
</operation>

<operation id="1329" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1254  %addr_in_load_73 = load i32* %addr_in_addr_73, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_73"/></StgValue>
</operation>

<operation id="1330" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1255  %sext_ln108_73 = sext i32 %addr_in_load_73 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_73"/></StgValue>
</operation>

<operation id="1331" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1256  %data_addr_73 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_73

]]></Node>
<StgValue><ssdm name="data_addr_73"/></StgValue>
</operation>

<operation id="1332" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1261  %zext_ln107_74 = zext i14 %add_ln106_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_74"/></StgValue>
</operation>

<operation id="1333" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1262  %in_addr_74 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_74

]]></Node>
<StgValue><ssdm name="in_addr_74"/></StgValue>
</operation>

<operation id="1334" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1263  %in_load_74 = load i32* %in_addr_74, align 8

]]></Node>
<StgValue><ssdm name="in_load_74"/></StgValue>
</operation>

<operation id="1335" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1264  %w_addr_74 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_74

]]></Node>
<StgValue><ssdm name="w_addr_74"/></StgValue>
</operation>

<operation id="1336" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1265  %w_load_74 = load i32* %w_addr_74, align 8

]]></Node>
<StgValue><ssdm name="w_load_74"/></StgValue>
</operation>

<operation id="1337" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1270  %addr_in_addr_74 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_74

]]></Node>
<StgValue><ssdm name="addr_in_addr_74"/></StgValue>
</operation>

<operation id="1338" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1271  %addr_in_load_74 = load i32* %addr_in_addr_74, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_74"/></StgValue>
</operation>

<operation id="1339" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1278  %zext_ln107_75 = zext i14 %add_ln106_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_75"/></StgValue>
</operation>

<operation id="1340" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1279  %in_addr_75 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_75

]]></Node>
<StgValue><ssdm name="in_addr_75"/></StgValue>
</operation>

<operation id="1341" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1280  %in_load_75 = load i32* %in_addr_75, align 4

]]></Node>
<StgValue><ssdm name="in_load_75"/></StgValue>
</operation>

<operation id="1342" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1281  %w_addr_75 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_75

]]></Node>
<StgValue><ssdm name="w_addr_75"/></StgValue>
</operation>

<operation id="1343" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1282  %w_load_75 = load i32* %w_addr_75, align 4

]]></Node>
<StgValue><ssdm name="w_load_75"/></StgValue>
</operation>

<operation id="1344" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1287  %addr_in_addr_75 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_75

]]></Node>
<StgValue><ssdm name="addr_in_addr_75"/></StgValue>
</operation>

<operation id="1345" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1288  %addr_in_load_75 = load i32* %addr_in_addr_75, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_75"/></StgValue>
</operation>

<operation id="1346" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1294  %add_ln106_72 = add i14 76, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_72"/></StgValue>
</operation>

<operation id="1347" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1311  %add_ln106_73 = add i14 77, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_73"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1348" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:314  %trunc_ln107_36 = trunc i32 %in_load_18 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_36"/></StgValue>
</operation>

<operation id="1349" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:315  %trunc_ln107_37 = trunc i32 %w_load_18 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_37"/></StgValue>
</operation>

<operation id="1350" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:316  %xor_ln108_18 = xor i31 %trunc_ln107_37, %trunc_ln107_36

]]></Node>
<StgValue><ssdm name="xor_ln108_18"/></StgValue>
</operation>

<operation id="1351" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:317  %shl_ln108_17 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_18, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_17"/></StgValue>
</operation>

<operation id="1352" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:322  %data_load_18 = load i32* %data_addr_18, align 4

]]></Node>
<StgValue><ssdm name="data_load_18"/></StgValue>
</operation>

<operation id="1353" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:323  %add_ln108_18 = add nsw i32 %data_load_18, %shl_ln108_17

]]></Node>
<StgValue><ssdm name="add_ln108_18"/></StgValue>
</operation>

<operation id="1354" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:324  store i32 %add_ln108_18, i32* %data_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1355" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1263  %in_load_74 = load i32* %in_addr_74, align 8

]]></Node>
<StgValue><ssdm name="in_load_74"/></StgValue>
</operation>

<operation id="1356" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1265  %w_load_74 = load i32* %w_addr_74, align 8

]]></Node>
<StgValue><ssdm name="w_load_74"/></StgValue>
</operation>

<operation id="1357" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1271  %addr_in_load_74 = load i32* %addr_in_addr_74, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_74"/></StgValue>
</operation>

<operation id="1358" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1272  %sext_ln108_74 = sext i32 %addr_in_load_74 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_74"/></StgValue>
</operation>

<operation id="1359" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1273  %data_addr_74 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_74

]]></Node>
<StgValue><ssdm name="data_addr_74"/></StgValue>
</operation>

<operation id="1360" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1280  %in_load_75 = load i32* %in_addr_75, align 4

]]></Node>
<StgValue><ssdm name="in_load_75"/></StgValue>
</operation>

<operation id="1361" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1282  %w_load_75 = load i32* %w_addr_75, align 4

]]></Node>
<StgValue><ssdm name="w_load_75"/></StgValue>
</operation>

<operation id="1362" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1288  %addr_in_load_75 = load i32* %addr_in_addr_75, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_75"/></StgValue>
</operation>

<operation id="1363" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1289  %sext_ln108_75 = sext i32 %addr_in_load_75 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_75"/></StgValue>
</operation>

<operation id="1364" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1290  %data_addr_75 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_75

]]></Node>
<StgValue><ssdm name="data_addr_75"/></StgValue>
</operation>

<operation id="1365" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1295  %zext_ln107_76 = zext i14 %add_ln106_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_76"/></StgValue>
</operation>

<operation id="1366" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1296  %in_addr_76 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_76

]]></Node>
<StgValue><ssdm name="in_addr_76"/></StgValue>
</operation>

<operation id="1367" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1297  %in_load_76 = load i32* %in_addr_76, align 16

]]></Node>
<StgValue><ssdm name="in_load_76"/></StgValue>
</operation>

<operation id="1368" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1298  %w_addr_76 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_76

]]></Node>
<StgValue><ssdm name="w_addr_76"/></StgValue>
</operation>

<operation id="1369" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1299  %w_load_76 = load i32* %w_addr_76, align 16

]]></Node>
<StgValue><ssdm name="w_load_76"/></StgValue>
</operation>

<operation id="1370" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1304  %addr_in_addr_76 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_76

]]></Node>
<StgValue><ssdm name="addr_in_addr_76"/></StgValue>
</operation>

<operation id="1371" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1305  %addr_in_load_76 = load i32* %addr_in_addr_76, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_76"/></StgValue>
</operation>

<operation id="1372" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1312  %zext_ln107_77 = zext i14 %add_ln106_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_77"/></StgValue>
</operation>

<operation id="1373" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1313  %in_addr_77 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_77

]]></Node>
<StgValue><ssdm name="in_addr_77"/></StgValue>
</operation>

<operation id="1374" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1314  %in_load_77 = load i32* %in_addr_77, align 4

]]></Node>
<StgValue><ssdm name="in_load_77"/></StgValue>
</operation>

<operation id="1375" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1315  %w_addr_77 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_77

]]></Node>
<StgValue><ssdm name="w_addr_77"/></StgValue>
</operation>

<operation id="1376" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1316  %w_load_77 = load i32* %w_addr_77, align 4

]]></Node>
<StgValue><ssdm name="w_load_77"/></StgValue>
</operation>

<operation id="1377" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1321  %addr_in_addr_77 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_77

]]></Node>
<StgValue><ssdm name="addr_in_addr_77"/></StgValue>
</operation>

<operation id="1378" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1322  %addr_in_load_77 = load i32* %addr_in_addr_77, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_77"/></StgValue>
</operation>

<operation id="1379" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1328  %add_ln106_74 = add i14 78, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_74"/></StgValue>
</operation>

<operation id="1380" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1345  %add_ln106_75 = add i14 79, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_75"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1381" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:339  %data_load_19 = load i32* %data_addr_19, align 4

]]></Node>
<StgValue><ssdm name="data_load_19"/></StgValue>
</operation>

<operation id="1382" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1297  %in_load_76 = load i32* %in_addr_76, align 16

]]></Node>
<StgValue><ssdm name="in_load_76"/></StgValue>
</operation>

<operation id="1383" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1299  %w_load_76 = load i32* %w_addr_76, align 16

]]></Node>
<StgValue><ssdm name="w_load_76"/></StgValue>
</operation>

<operation id="1384" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1305  %addr_in_load_76 = load i32* %addr_in_addr_76, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_76"/></StgValue>
</operation>

<operation id="1385" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1306  %sext_ln108_76 = sext i32 %addr_in_load_76 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_76"/></StgValue>
</operation>

<operation id="1386" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1307  %data_addr_76 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_76

]]></Node>
<StgValue><ssdm name="data_addr_76"/></StgValue>
</operation>

<operation id="1387" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1314  %in_load_77 = load i32* %in_addr_77, align 4

]]></Node>
<StgValue><ssdm name="in_load_77"/></StgValue>
</operation>

<operation id="1388" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1316  %w_load_77 = load i32* %w_addr_77, align 4

]]></Node>
<StgValue><ssdm name="w_load_77"/></StgValue>
</operation>

<operation id="1389" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1322  %addr_in_load_77 = load i32* %addr_in_addr_77, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_77"/></StgValue>
</operation>

<operation id="1390" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1323  %sext_ln108_77 = sext i32 %addr_in_load_77 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_77"/></StgValue>
</operation>

<operation id="1391" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1324  %data_addr_77 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_77

]]></Node>
<StgValue><ssdm name="data_addr_77"/></StgValue>
</operation>

<operation id="1392" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1329  %zext_ln107_78 = zext i14 %add_ln106_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_78"/></StgValue>
</operation>

<operation id="1393" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1330  %in_addr_78 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_78

]]></Node>
<StgValue><ssdm name="in_addr_78"/></StgValue>
</operation>

<operation id="1394" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1331  %in_load_78 = load i32* %in_addr_78, align 8

]]></Node>
<StgValue><ssdm name="in_load_78"/></StgValue>
</operation>

<operation id="1395" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1332  %w_addr_78 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_78

]]></Node>
<StgValue><ssdm name="w_addr_78"/></StgValue>
</operation>

<operation id="1396" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1333  %w_load_78 = load i32* %w_addr_78, align 8

]]></Node>
<StgValue><ssdm name="w_load_78"/></StgValue>
</operation>

<operation id="1397" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1338  %addr_in_addr_78 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_78

]]></Node>
<StgValue><ssdm name="addr_in_addr_78"/></StgValue>
</operation>

<operation id="1398" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1339  %addr_in_load_78 = load i32* %addr_in_addr_78, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_78"/></StgValue>
</operation>

<operation id="1399" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1346  %zext_ln107_79 = zext i14 %add_ln106_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_79"/></StgValue>
</operation>

<operation id="1400" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1347  %in_addr_79 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_79

]]></Node>
<StgValue><ssdm name="in_addr_79"/></StgValue>
</operation>

<operation id="1401" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1348  %in_load_79 = load i32* %in_addr_79, align 4

]]></Node>
<StgValue><ssdm name="in_load_79"/></StgValue>
</operation>

<operation id="1402" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1349  %w_addr_79 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_79

]]></Node>
<StgValue><ssdm name="w_addr_79"/></StgValue>
</operation>

<operation id="1403" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1350  %w_load_79 = load i32* %w_addr_79, align 4

]]></Node>
<StgValue><ssdm name="w_load_79"/></StgValue>
</operation>

<operation id="1404" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1355  %addr_in_addr_79 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_79

]]></Node>
<StgValue><ssdm name="addr_in_addr_79"/></StgValue>
</operation>

<operation id="1405" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1356  %addr_in_load_79 = load i32* %addr_in_addr_79, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_79"/></StgValue>
</operation>

<operation id="1406" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1362  %add_ln106_76 = add i14 80, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_76"/></StgValue>
</operation>

<operation id="1407" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1379  %add_ln106_77 = add i14 81, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_77"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1408" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:331  %trunc_ln107_38 = trunc i32 %in_load_19 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_38"/></StgValue>
</operation>

<operation id="1409" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:332  %trunc_ln107_39 = trunc i32 %w_load_19 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_39"/></StgValue>
</operation>

<operation id="1410" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:333  %xor_ln108_19 = xor i31 %trunc_ln107_39, %trunc_ln107_38

]]></Node>
<StgValue><ssdm name="xor_ln108_19"/></StgValue>
</operation>

<operation id="1411" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:334  %shl_ln108_18 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_19, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_18"/></StgValue>
</operation>

<operation id="1412" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:339  %data_load_19 = load i32* %data_addr_19, align 4

]]></Node>
<StgValue><ssdm name="data_load_19"/></StgValue>
</operation>

<operation id="1413" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:340  %add_ln108_19 = add nsw i32 %data_load_19, %shl_ln108_18

]]></Node>
<StgValue><ssdm name="add_ln108_19"/></StgValue>
</operation>

<operation id="1414" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:341  store i32 %add_ln108_19, i32* %data_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1415" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1331  %in_load_78 = load i32* %in_addr_78, align 8

]]></Node>
<StgValue><ssdm name="in_load_78"/></StgValue>
</operation>

<operation id="1416" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1333  %w_load_78 = load i32* %w_addr_78, align 8

]]></Node>
<StgValue><ssdm name="w_load_78"/></StgValue>
</operation>

<operation id="1417" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1339  %addr_in_load_78 = load i32* %addr_in_addr_78, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_78"/></StgValue>
</operation>

<operation id="1418" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1340  %sext_ln108_78 = sext i32 %addr_in_load_78 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_78"/></StgValue>
</operation>

<operation id="1419" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1341  %data_addr_78 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_78

]]></Node>
<StgValue><ssdm name="data_addr_78"/></StgValue>
</operation>

<operation id="1420" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1348  %in_load_79 = load i32* %in_addr_79, align 4

]]></Node>
<StgValue><ssdm name="in_load_79"/></StgValue>
</operation>

<operation id="1421" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1350  %w_load_79 = load i32* %w_addr_79, align 4

]]></Node>
<StgValue><ssdm name="w_load_79"/></StgValue>
</operation>

<operation id="1422" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1356  %addr_in_load_79 = load i32* %addr_in_addr_79, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_79"/></StgValue>
</operation>

<operation id="1423" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1357  %sext_ln108_79 = sext i32 %addr_in_load_79 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_79"/></StgValue>
</operation>

<operation id="1424" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1358  %data_addr_79 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_79

]]></Node>
<StgValue><ssdm name="data_addr_79"/></StgValue>
</operation>

<operation id="1425" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1363  %zext_ln107_80 = zext i14 %add_ln106_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_80"/></StgValue>
</operation>

<operation id="1426" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1364  %in_addr_80 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_80

]]></Node>
<StgValue><ssdm name="in_addr_80"/></StgValue>
</operation>

<operation id="1427" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1365  %in_load_80 = load i32* %in_addr_80, align 16

]]></Node>
<StgValue><ssdm name="in_load_80"/></StgValue>
</operation>

<operation id="1428" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1366  %w_addr_80 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_80

]]></Node>
<StgValue><ssdm name="w_addr_80"/></StgValue>
</operation>

<operation id="1429" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1367  %w_load_80 = load i32* %w_addr_80, align 16

]]></Node>
<StgValue><ssdm name="w_load_80"/></StgValue>
</operation>

<operation id="1430" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1372  %addr_in_addr_80 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_80

]]></Node>
<StgValue><ssdm name="addr_in_addr_80"/></StgValue>
</operation>

<operation id="1431" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1373  %addr_in_load_80 = load i32* %addr_in_addr_80, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_80"/></StgValue>
</operation>

<operation id="1432" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1380  %zext_ln107_81 = zext i14 %add_ln106_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_81"/></StgValue>
</operation>

<operation id="1433" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1381  %in_addr_81 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_81

]]></Node>
<StgValue><ssdm name="in_addr_81"/></StgValue>
</operation>

<operation id="1434" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1382  %in_load_81 = load i32* %in_addr_81, align 4

]]></Node>
<StgValue><ssdm name="in_load_81"/></StgValue>
</operation>

<operation id="1435" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1383  %w_addr_81 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_81

]]></Node>
<StgValue><ssdm name="w_addr_81"/></StgValue>
</operation>

<operation id="1436" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1384  %w_load_81 = load i32* %w_addr_81, align 4

]]></Node>
<StgValue><ssdm name="w_load_81"/></StgValue>
</operation>

<operation id="1437" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1389  %addr_in_addr_81 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_81

]]></Node>
<StgValue><ssdm name="addr_in_addr_81"/></StgValue>
</operation>

<operation id="1438" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1390  %addr_in_load_81 = load i32* %addr_in_addr_81, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_81"/></StgValue>
</operation>

<operation id="1439" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1396  %add_ln106_78 = add i14 82, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_78"/></StgValue>
</operation>

<operation id="1440" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1413  %add_ln106_79 = add i14 83, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_79"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1441" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:356  %data_load_20 = load i32* %data_addr_20, align 4

]]></Node>
<StgValue><ssdm name="data_load_20"/></StgValue>
</operation>

<operation id="1442" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1365  %in_load_80 = load i32* %in_addr_80, align 16

]]></Node>
<StgValue><ssdm name="in_load_80"/></StgValue>
</operation>

<operation id="1443" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1367  %w_load_80 = load i32* %w_addr_80, align 16

]]></Node>
<StgValue><ssdm name="w_load_80"/></StgValue>
</operation>

<operation id="1444" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1373  %addr_in_load_80 = load i32* %addr_in_addr_80, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_80"/></StgValue>
</operation>

<operation id="1445" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1374  %sext_ln108_80 = sext i32 %addr_in_load_80 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_80"/></StgValue>
</operation>

<operation id="1446" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1375  %data_addr_80 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_80

]]></Node>
<StgValue><ssdm name="data_addr_80"/></StgValue>
</operation>

<operation id="1447" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1382  %in_load_81 = load i32* %in_addr_81, align 4

]]></Node>
<StgValue><ssdm name="in_load_81"/></StgValue>
</operation>

<operation id="1448" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1384  %w_load_81 = load i32* %w_addr_81, align 4

]]></Node>
<StgValue><ssdm name="w_load_81"/></StgValue>
</operation>

<operation id="1449" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1390  %addr_in_load_81 = load i32* %addr_in_addr_81, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_81"/></StgValue>
</operation>

<operation id="1450" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1391  %sext_ln108_81 = sext i32 %addr_in_load_81 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_81"/></StgValue>
</operation>

<operation id="1451" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1392  %data_addr_81 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_81

]]></Node>
<StgValue><ssdm name="data_addr_81"/></StgValue>
</operation>

<operation id="1452" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1397  %zext_ln107_82 = zext i14 %add_ln106_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_82"/></StgValue>
</operation>

<operation id="1453" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1398  %in_addr_82 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_82

]]></Node>
<StgValue><ssdm name="in_addr_82"/></StgValue>
</operation>

<operation id="1454" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1399  %in_load_82 = load i32* %in_addr_82, align 8

]]></Node>
<StgValue><ssdm name="in_load_82"/></StgValue>
</operation>

<operation id="1455" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1400  %w_addr_82 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_82

]]></Node>
<StgValue><ssdm name="w_addr_82"/></StgValue>
</operation>

<operation id="1456" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1401  %w_load_82 = load i32* %w_addr_82, align 8

]]></Node>
<StgValue><ssdm name="w_load_82"/></StgValue>
</operation>

<operation id="1457" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1406  %addr_in_addr_82 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_82

]]></Node>
<StgValue><ssdm name="addr_in_addr_82"/></StgValue>
</operation>

<operation id="1458" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1407  %addr_in_load_82 = load i32* %addr_in_addr_82, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_82"/></StgValue>
</operation>

<operation id="1459" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1414  %zext_ln107_83 = zext i14 %add_ln106_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_83"/></StgValue>
</operation>

<operation id="1460" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1415  %in_addr_83 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_83

]]></Node>
<StgValue><ssdm name="in_addr_83"/></StgValue>
</operation>

<operation id="1461" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1416  %in_load_83 = load i32* %in_addr_83, align 4

]]></Node>
<StgValue><ssdm name="in_load_83"/></StgValue>
</operation>

<operation id="1462" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1417  %w_addr_83 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_83

]]></Node>
<StgValue><ssdm name="w_addr_83"/></StgValue>
</operation>

<operation id="1463" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1418  %w_load_83 = load i32* %w_addr_83, align 4

]]></Node>
<StgValue><ssdm name="w_load_83"/></StgValue>
</operation>

<operation id="1464" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1423  %addr_in_addr_83 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_83

]]></Node>
<StgValue><ssdm name="addr_in_addr_83"/></StgValue>
</operation>

<operation id="1465" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1424  %addr_in_load_83 = load i32* %addr_in_addr_83, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_83"/></StgValue>
</operation>

<operation id="1466" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1430  %add_ln106_80 = add i14 84, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_80"/></StgValue>
</operation>

<operation id="1467" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1447  %add_ln106_81 = add i14 85, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_81"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1468" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:348  %trunc_ln107_40 = trunc i32 %in_load_20 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_40"/></StgValue>
</operation>

<operation id="1469" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:349  %trunc_ln107_41 = trunc i32 %w_load_20 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_41"/></StgValue>
</operation>

<operation id="1470" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:350  %xor_ln108_20 = xor i31 %trunc_ln107_41, %trunc_ln107_40

]]></Node>
<StgValue><ssdm name="xor_ln108_20"/></StgValue>
</operation>

<operation id="1471" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:351  %shl_ln108_19 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_20, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_19"/></StgValue>
</operation>

<operation id="1472" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:356  %data_load_20 = load i32* %data_addr_20, align 4

]]></Node>
<StgValue><ssdm name="data_load_20"/></StgValue>
</operation>

<operation id="1473" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:357  %add_ln108_20 = add nsw i32 %data_load_20, %shl_ln108_19

]]></Node>
<StgValue><ssdm name="add_ln108_20"/></StgValue>
</operation>

<operation id="1474" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:358  store i32 %add_ln108_20, i32* %data_addr_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1475" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1399  %in_load_82 = load i32* %in_addr_82, align 8

]]></Node>
<StgValue><ssdm name="in_load_82"/></StgValue>
</operation>

<operation id="1476" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1401  %w_load_82 = load i32* %w_addr_82, align 8

]]></Node>
<StgValue><ssdm name="w_load_82"/></StgValue>
</operation>

<operation id="1477" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1407  %addr_in_load_82 = load i32* %addr_in_addr_82, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_82"/></StgValue>
</operation>

<operation id="1478" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1408  %sext_ln108_82 = sext i32 %addr_in_load_82 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_82"/></StgValue>
</operation>

<operation id="1479" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1409  %data_addr_82 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_82

]]></Node>
<StgValue><ssdm name="data_addr_82"/></StgValue>
</operation>

<operation id="1480" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1416  %in_load_83 = load i32* %in_addr_83, align 4

]]></Node>
<StgValue><ssdm name="in_load_83"/></StgValue>
</operation>

<operation id="1481" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1418  %w_load_83 = load i32* %w_addr_83, align 4

]]></Node>
<StgValue><ssdm name="w_load_83"/></StgValue>
</operation>

<operation id="1482" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1424  %addr_in_load_83 = load i32* %addr_in_addr_83, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_83"/></StgValue>
</operation>

<operation id="1483" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1425  %sext_ln108_83 = sext i32 %addr_in_load_83 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_83"/></StgValue>
</operation>

<operation id="1484" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1426  %data_addr_83 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_83

]]></Node>
<StgValue><ssdm name="data_addr_83"/></StgValue>
</operation>

<operation id="1485" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1431  %zext_ln107_84 = zext i14 %add_ln106_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_84"/></StgValue>
</operation>

<operation id="1486" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1432  %in_addr_84 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_84

]]></Node>
<StgValue><ssdm name="in_addr_84"/></StgValue>
</operation>

<operation id="1487" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1433  %in_load_84 = load i32* %in_addr_84, align 16

]]></Node>
<StgValue><ssdm name="in_load_84"/></StgValue>
</operation>

<operation id="1488" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1434  %w_addr_84 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_84

]]></Node>
<StgValue><ssdm name="w_addr_84"/></StgValue>
</operation>

<operation id="1489" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1435  %w_load_84 = load i32* %w_addr_84, align 16

]]></Node>
<StgValue><ssdm name="w_load_84"/></StgValue>
</operation>

<operation id="1490" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1440  %addr_in_addr_84 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_84

]]></Node>
<StgValue><ssdm name="addr_in_addr_84"/></StgValue>
</operation>

<operation id="1491" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1441  %addr_in_load_84 = load i32* %addr_in_addr_84, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_84"/></StgValue>
</operation>

<operation id="1492" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1448  %zext_ln107_85 = zext i14 %add_ln106_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_85"/></StgValue>
</operation>

<operation id="1493" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1449  %in_addr_85 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_85

]]></Node>
<StgValue><ssdm name="in_addr_85"/></StgValue>
</operation>

<operation id="1494" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1450  %in_load_85 = load i32* %in_addr_85, align 4

]]></Node>
<StgValue><ssdm name="in_load_85"/></StgValue>
</operation>

<operation id="1495" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1451  %w_addr_85 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_85

]]></Node>
<StgValue><ssdm name="w_addr_85"/></StgValue>
</operation>

<operation id="1496" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1452  %w_load_85 = load i32* %w_addr_85, align 4

]]></Node>
<StgValue><ssdm name="w_load_85"/></StgValue>
</operation>

<operation id="1497" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1457  %addr_in_addr_85 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_85

]]></Node>
<StgValue><ssdm name="addr_in_addr_85"/></StgValue>
</operation>

<operation id="1498" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1458  %addr_in_load_85 = load i32* %addr_in_addr_85, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_85"/></StgValue>
</operation>

<operation id="1499" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1464  %add_ln106_82 = add i14 86, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_82"/></StgValue>
</operation>

<operation id="1500" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1481  %add_ln106_83 = add i14 87, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_83"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1501" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:373  %data_load_21 = load i32* %data_addr_21, align 4

]]></Node>
<StgValue><ssdm name="data_load_21"/></StgValue>
</operation>

<operation id="1502" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1433  %in_load_84 = load i32* %in_addr_84, align 16

]]></Node>
<StgValue><ssdm name="in_load_84"/></StgValue>
</operation>

<operation id="1503" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1435  %w_load_84 = load i32* %w_addr_84, align 16

]]></Node>
<StgValue><ssdm name="w_load_84"/></StgValue>
</operation>

<operation id="1504" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1441  %addr_in_load_84 = load i32* %addr_in_addr_84, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_84"/></StgValue>
</operation>

<operation id="1505" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1442  %sext_ln108_84 = sext i32 %addr_in_load_84 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_84"/></StgValue>
</operation>

<operation id="1506" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1443  %data_addr_84 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_84

]]></Node>
<StgValue><ssdm name="data_addr_84"/></StgValue>
</operation>

<operation id="1507" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1450  %in_load_85 = load i32* %in_addr_85, align 4

]]></Node>
<StgValue><ssdm name="in_load_85"/></StgValue>
</operation>

<operation id="1508" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1452  %w_load_85 = load i32* %w_addr_85, align 4

]]></Node>
<StgValue><ssdm name="w_load_85"/></StgValue>
</operation>

<operation id="1509" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1458  %addr_in_load_85 = load i32* %addr_in_addr_85, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_85"/></StgValue>
</operation>

<operation id="1510" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1459  %sext_ln108_85 = sext i32 %addr_in_load_85 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_85"/></StgValue>
</operation>

<operation id="1511" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1460  %data_addr_85 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_85

]]></Node>
<StgValue><ssdm name="data_addr_85"/></StgValue>
</operation>

<operation id="1512" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1465  %zext_ln107_86 = zext i14 %add_ln106_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_86"/></StgValue>
</operation>

<operation id="1513" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1466  %in_addr_86 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_86

]]></Node>
<StgValue><ssdm name="in_addr_86"/></StgValue>
</operation>

<operation id="1514" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1467  %in_load_86 = load i32* %in_addr_86, align 8

]]></Node>
<StgValue><ssdm name="in_load_86"/></StgValue>
</operation>

<operation id="1515" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1468  %w_addr_86 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_86

]]></Node>
<StgValue><ssdm name="w_addr_86"/></StgValue>
</operation>

<operation id="1516" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1469  %w_load_86 = load i32* %w_addr_86, align 8

]]></Node>
<StgValue><ssdm name="w_load_86"/></StgValue>
</operation>

<operation id="1517" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1474  %addr_in_addr_86 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_86

]]></Node>
<StgValue><ssdm name="addr_in_addr_86"/></StgValue>
</operation>

<operation id="1518" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1475  %addr_in_load_86 = load i32* %addr_in_addr_86, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_86"/></StgValue>
</operation>

<operation id="1519" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1482  %zext_ln107_87 = zext i14 %add_ln106_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_87"/></StgValue>
</operation>

<operation id="1520" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1483  %in_addr_87 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_87

]]></Node>
<StgValue><ssdm name="in_addr_87"/></StgValue>
</operation>

<operation id="1521" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1484  %in_load_87 = load i32* %in_addr_87, align 4

]]></Node>
<StgValue><ssdm name="in_load_87"/></StgValue>
</operation>

<operation id="1522" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1485  %w_addr_87 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_87

]]></Node>
<StgValue><ssdm name="w_addr_87"/></StgValue>
</operation>

<operation id="1523" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1486  %w_load_87 = load i32* %w_addr_87, align 4

]]></Node>
<StgValue><ssdm name="w_load_87"/></StgValue>
</operation>

<operation id="1524" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1491  %addr_in_addr_87 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_87

]]></Node>
<StgValue><ssdm name="addr_in_addr_87"/></StgValue>
</operation>

<operation id="1525" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1492  %addr_in_load_87 = load i32* %addr_in_addr_87, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_87"/></StgValue>
</operation>

<operation id="1526" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1498  %add_ln106_84 = add i14 88, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_84"/></StgValue>
</operation>

<operation id="1527" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1515  %add_ln106_85 = add i14 89, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_85"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1528" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:365  %trunc_ln107_42 = trunc i32 %in_load_21 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_42"/></StgValue>
</operation>

<operation id="1529" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:366  %trunc_ln107_43 = trunc i32 %w_load_21 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_43"/></StgValue>
</operation>

<operation id="1530" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:367  %xor_ln108_21 = xor i31 %trunc_ln107_43, %trunc_ln107_42

]]></Node>
<StgValue><ssdm name="xor_ln108_21"/></StgValue>
</operation>

<operation id="1531" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:368  %shl_ln108_20 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_21, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_20"/></StgValue>
</operation>

<operation id="1532" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:373  %data_load_21 = load i32* %data_addr_21, align 4

]]></Node>
<StgValue><ssdm name="data_load_21"/></StgValue>
</operation>

<operation id="1533" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:374  %add_ln108_21 = add nsw i32 %data_load_21, %shl_ln108_20

]]></Node>
<StgValue><ssdm name="add_ln108_21"/></StgValue>
</operation>

<operation id="1534" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:375  store i32 %add_ln108_21, i32* %data_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1535" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1467  %in_load_86 = load i32* %in_addr_86, align 8

]]></Node>
<StgValue><ssdm name="in_load_86"/></StgValue>
</operation>

<operation id="1536" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1469  %w_load_86 = load i32* %w_addr_86, align 8

]]></Node>
<StgValue><ssdm name="w_load_86"/></StgValue>
</operation>

<operation id="1537" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1475  %addr_in_load_86 = load i32* %addr_in_addr_86, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_86"/></StgValue>
</operation>

<operation id="1538" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1476  %sext_ln108_86 = sext i32 %addr_in_load_86 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_86"/></StgValue>
</operation>

<operation id="1539" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1477  %data_addr_86 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_86

]]></Node>
<StgValue><ssdm name="data_addr_86"/></StgValue>
</operation>

<operation id="1540" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1484  %in_load_87 = load i32* %in_addr_87, align 4

]]></Node>
<StgValue><ssdm name="in_load_87"/></StgValue>
</operation>

<operation id="1541" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1486  %w_load_87 = load i32* %w_addr_87, align 4

]]></Node>
<StgValue><ssdm name="w_load_87"/></StgValue>
</operation>

<operation id="1542" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1492  %addr_in_load_87 = load i32* %addr_in_addr_87, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_87"/></StgValue>
</operation>

<operation id="1543" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1493  %sext_ln108_87 = sext i32 %addr_in_load_87 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_87"/></StgValue>
</operation>

<operation id="1544" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1494  %data_addr_87 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_87

]]></Node>
<StgValue><ssdm name="data_addr_87"/></StgValue>
</operation>

<operation id="1545" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1499  %zext_ln107_88 = zext i14 %add_ln106_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_88"/></StgValue>
</operation>

<operation id="1546" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1500  %in_addr_88 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_88

]]></Node>
<StgValue><ssdm name="in_addr_88"/></StgValue>
</operation>

<operation id="1547" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1501  %in_load_88 = load i32* %in_addr_88, align 16

]]></Node>
<StgValue><ssdm name="in_load_88"/></StgValue>
</operation>

<operation id="1548" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1502  %w_addr_88 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_88

]]></Node>
<StgValue><ssdm name="w_addr_88"/></StgValue>
</operation>

<operation id="1549" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1503  %w_load_88 = load i32* %w_addr_88, align 16

]]></Node>
<StgValue><ssdm name="w_load_88"/></StgValue>
</operation>

<operation id="1550" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1508  %addr_in_addr_88 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_88

]]></Node>
<StgValue><ssdm name="addr_in_addr_88"/></StgValue>
</operation>

<operation id="1551" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1509  %addr_in_load_88 = load i32* %addr_in_addr_88, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_88"/></StgValue>
</operation>

<operation id="1552" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1516  %zext_ln107_89 = zext i14 %add_ln106_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_89"/></StgValue>
</operation>

<operation id="1553" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1517  %in_addr_89 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_89

]]></Node>
<StgValue><ssdm name="in_addr_89"/></StgValue>
</operation>

<operation id="1554" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1518  %in_load_89 = load i32* %in_addr_89, align 4

]]></Node>
<StgValue><ssdm name="in_load_89"/></StgValue>
</operation>

<operation id="1555" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1519  %w_addr_89 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_89

]]></Node>
<StgValue><ssdm name="w_addr_89"/></StgValue>
</operation>

<operation id="1556" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1520  %w_load_89 = load i32* %w_addr_89, align 4

]]></Node>
<StgValue><ssdm name="w_load_89"/></StgValue>
</operation>

<operation id="1557" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1525  %addr_in_addr_89 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_89

]]></Node>
<StgValue><ssdm name="addr_in_addr_89"/></StgValue>
</operation>

<operation id="1558" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1526  %addr_in_load_89 = load i32* %addr_in_addr_89, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_89"/></StgValue>
</operation>

<operation id="1559" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1532  %add_ln106_86 = add i14 90, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_86"/></StgValue>
</operation>

<operation id="1560" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1549  %add_ln106_87 = add i14 91, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_87"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1561" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:390  %data_load_22 = load i32* %data_addr_22, align 4

]]></Node>
<StgValue><ssdm name="data_load_22"/></StgValue>
</operation>

<operation id="1562" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1501  %in_load_88 = load i32* %in_addr_88, align 16

]]></Node>
<StgValue><ssdm name="in_load_88"/></StgValue>
</operation>

<operation id="1563" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1503  %w_load_88 = load i32* %w_addr_88, align 16

]]></Node>
<StgValue><ssdm name="w_load_88"/></StgValue>
</operation>

<operation id="1564" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1509  %addr_in_load_88 = load i32* %addr_in_addr_88, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_88"/></StgValue>
</operation>

<operation id="1565" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1510  %sext_ln108_88 = sext i32 %addr_in_load_88 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_88"/></StgValue>
</operation>

<operation id="1566" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1511  %data_addr_88 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_88

]]></Node>
<StgValue><ssdm name="data_addr_88"/></StgValue>
</operation>

<operation id="1567" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1518  %in_load_89 = load i32* %in_addr_89, align 4

]]></Node>
<StgValue><ssdm name="in_load_89"/></StgValue>
</operation>

<operation id="1568" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1520  %w_load_89 = load i32* %w_addr_89, align 4

]]></Node>
<StgValue><ssdm name="w_load_89"/></StgValue>
</operation>

<operation id="1569" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1526  %addr_in_load_89 = load i32* %addr_in_addr_89, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_89"/></StgValue>
</operation>

<operation id="1570" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1527  %sext_ln108_89 = sext i32 %addr_in_load_89 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_89"/></StgValue>
</operation>

<operation id="1571" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1528  %data_addr_89 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_89

]]></Node>
<StgValue><ssdm name="data_addr_89"/></StgValue>
</operation>

<operation id="1572" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1533  %zext_ln107_90 = zext i14 %add_ln106_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_90"/></StgValue>
</operation>

<operation id="1573" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1534  %in_addr_90 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_90

]]></Node>
<StgValue><ssdm name="in_addr_90"/></StgValue>
</operation>

<operation id="1574" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1535  %in_load_90 = load i32* %in_addr_90, align 8

]]></Node>
<StgValue><ssdm name="in_load_90"/></StgValue>
</operation>

<operation id="1575" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1536  %w_addr_90 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_90

]]></Node>
<StgValue><ssdm name="w_addr_90"/></StgValue>
</operation>

<operation id="1576" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1537  %w_load_90 = load i32* %w_addr_90, align 8

]]></Node>
<StgValue><ssdm name="w_load_90"/></StgValue>
</operation>

<operation id="1577" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1542  %addr_in_addr_90 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_90

]]></Node>
<StgValue><ssdm name="addr_in_addr_90"/></StgValue>
</operation>

<operation id="1578" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1543  %addr_in_load_90 = load i32* %addr_in_addr_90, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_90"/></StgValue>
</operation>

<operation id="1579" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1550  %zext_ln107_91 = zext i14 %add_ln106_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_91"/></StgValue>
</operation>

<operation id="1580" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1551  %in_addr_91 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_91

]]></Node>
<StgValue><ssdm name="in_addr_91"/></StgValue>
</operation>

<operation id="1581" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1552  %in_load_91 = load i32* %in_addr_91, align 4

]]></Node>
<StgValue><ssdm name="in_load_91"/></StgValue>
</operation>

<operation id="1582" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1553  %w_addr_91 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_91

]]></Node>
<StgValue><ssdm name="w_addr_91"/></StgValue>
</operation>

<operation id="1583" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1554  %w_load_91 = load i32* %w_addr_91, align 4

]]></Node>
<StgValue><ssdm name="w_load_91"/></StgValue>
</operation>

<operation id="1584" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1559  %addr_in_addr_91 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_91

]]></Node>
<StgValue><ssdm name="addr_in_addr_91"/></StgValue>
</operation>

<operation id="1585" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1560  %addr_in_load_91 = load i32* %addr_in_addr_91, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_91"/></StgValue>
</operation>

<operation id="1586" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1566  %add_ln106_88 = add i14 92, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_88"/></StgValue>
</operation>

<operation id="1587" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1583  %add_ln106_89 = add i14 93, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_89"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1588" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:382  %trunc_ln107_44 = trunc i32 %in_load_22 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_44"/></StgValue>
</operation>

<operation id="1589" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:383  %trunc_ln107_45 = trunc i32 %w_load_22 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_45"/></StgValue>
</operation>

<operation id="1590" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:384  %xor_ln108_22 = xor i31 %trunc_ln107_45, %trunc_ln107_44

]]></Node>
<StgValue><ssdm name="xor_ln108_22"/></StgValue>
</operation>

<operation id="1591" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:385  %shl_ln108_21 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_22, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_21"/></StgValue>
</operation>

<operation id="1592" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:390  %data_load_22 = load i32* %data_addr_22, align 4

]]></Node>
<StgValue><ssdm name="data_load_22"/></StgValue>
</operation>

<operation id="1593" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:391  %add_ln108_22 = add nsw i32 %data_load_22, %shl_ln108_21

]]></Node>
<StgValue><ssdm name="add_ln108_22"/></StgValue>
</operation>

<operation id="1594" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:392  store i32 %add_ln108_22, i32* %data_addr_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1595" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1535  %in_load_90 = load i32* %in_addr_90, align 8

]]></Node>
<StgValue><ssdm name="in_load_90"/></StgValue>
</operation>

<operation id="1596" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1537  %w_load_90 = load i32* %w_addr_90, align 8

]]></Node>
<StgValue><ssdm name="w_load_90"/></StgValue>
</operation>

<operation id="1597" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1543  %addr_in_load_90 = load i32* %addr_in_addr_90, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_90"/></StgValue>
</operation>

<operation id="1598" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1544  %sext_ln108_90 = sext i32 %addr_in_load_90 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_90"/></StgValue>
</operation>

<operation id="1599" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1545  %data_addr_90 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_90

]]></Node>
<StgValue><ssdm name="data_addr_90"/></StgValue>
</operation>

<operation id="1600" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1552  %in_load_91 = load i32* %in_addr_91, align 4

]]></Node>
<StgValue><ssdm name="in_load_91"/></StgValue>
</operation>

<operation id="1601" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1554  %w_load_91 = load i32* %w_addr_91, align 4

]]></Node>
<StgValue><ssdm name="w_load_91"/></StgValue>
</operation>

<operation id="1602" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1560  %addr_in_load_91 = load i32* %addr_in_addr_91, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_91"/></StgValue>
</operation>

<operation id="1603" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1561  %sext_ln108_91 = sext i32 %addr_in_load_91 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_91"/></StgValue>
</operation>

<operation id="1604" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1562  %data_addr_91 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_91

]]></Node>
<StgValue><ssdm name="data_addr_91"/></StgValue>
</operation>

<operation id="1605" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1567  %zext_ln107_92 = zext i14 %add_ln106_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_92"/></StgValue>
</operation>

<operation id="1606" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1568  %in_addr_92 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_92

]]></Node>
<StgValue><ssdm name="in_addr_92"/></StgValue>
</operation>

<operation id="1607" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1569  %in_load_92 = load i32* %in_addr_92, align 16

]]></Node>
<StgValue><ssdm name="in_load_92"/></StgValue>
</operation>

<operation id="1608" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1570  %w_addr_92 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_92

]]></Node>
<StgValue><ssdm name="w_addr_92"/></StgValue>
</operation>

<operation id="1609" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1571  %w_load_92 = load i32* %w_addr_92, align 16

]]></Node>
<StgValue><ssdm name="w_load_92"/></StgValue>
</operation>

<operation id="1610" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1576  %addr_in_addr_92 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_92

]]></Node>
<StgValue><ssdm name="addr_in_addr_92"/></StgValue>
</operation>

<operation id="1611" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1577  %addr_in_load_92 = load i32* %addr_in_addr_92, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_92"/></StgValue>
</operation>

<operation id="1612" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1584  %zext_ln107_93 = zext i14 %add_ln106_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_93"/></StgValue>
</operation>

<operation id="1613" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1585  %in_addr_93 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_93

]]></Node>
<StgValue><ssdm name="in_addr_93"/></StgValue>
</operation>

<operation id="1614" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1586  %in_load_93 = load i32* %in_addr_93, align 4

]]></Node>
<StgValue><ssdm name="in_load_93"/></StgValue>
</operation>

<operation id="1615" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1587  %w_addr_93 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_93

]]></Node>
<StgValue><ssdm name="w_addr_93"/></StgValue>
</operation>

<operation id="1616" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1588  %w_load_93 = load i32* %w_addr_93, align 4

]]></Node>
<StgValue><ssdm name="w_load_93"/></StgValue>
</operation>

<operation id="1617" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1593  %addr_in_addr_93 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_93

]]></Node>
<StgValue><ssdm name="addr_in_addr_93"/></StgValue>
</operation>

<operation id="1618" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1594  %addr_in_load_93 = load i32* %addr_in_addr_93, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_93"/></StgValue>
</operation>

<operation id="1619" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1600  %add_ln106_90 = add i14 94, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_90"/></StgValue>
</operation>

<operation id="1620" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1617  %add_ln106_91 = add i14 95, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_91"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1621" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:407  %data_load_23 = load i32* %data_addr_23, align 4

]]></Node>
<StgValue><ssdm name="data_load_23"/></StgValue>
</operation>

<operation id="1622" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1569  %in_load_92 = load i32* %in_addr_92, align 16

]]></Node>
<StgValue><ssdm name="in_load_92"/></StgValue>
</operation>

<operation id="1623" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1571  %w_load_92 = load i32* %w_addr_92, align 16

]]></Node>
<StgValue><ssdm name="w_load_92"/></StgValue>
</operation>

<operation id="1624" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1577  %addr_in_load_92 = load i32* %addr_in_addr_92, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_92"/></StgValue>
</operation>

<operation id="1625" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1578  %sext_ln108_92 = sext i32 %addr_in_load_92 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_92"/></StgValue>
</operation>

<operation id="1626" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1579  %data_addr_92 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_92

]]></Node>
<StgValue><ssdm name="data_addr_92"/></StgValue>
</operation>

<operation id="1627" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1586  %in_load_93 = load i32* %in_addr_93, align 4

]]></Node>
<StgValue><ssdm name="in_load_93"/></StgValue>
</operation>

<operation id="1628" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1588  %w_load_93 = load i32* %w_addr_93, align 4

]]></Node>
<StgValue><ssdm name="w_load_93"/></StgValue>
</operation>

<operation id="1629" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1594  %addr_in_load_93 = load i32* %addr_in_addr_93, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_93"/></StgValue>
</operation>

<operation id="1630" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1595  %sext_ln108_93 = sext i32 %addr_in_load_93 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_93"/></StgValue>
</operation>

<operation id="1631" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1596  %data_addr_93 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_93

]]></Node>
<StgValue><ssdm name="data_addr_93"/></StgValue>
</operation>

<operation id="1632" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1601  %zext_ln107_94 = zext i14 %add_ln106_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_94"/></StgValue>
</operation>

<operation id="1633" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1602  %in_addr_94 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_94

]]></Node>
<StgValue><ssdm name="in_addr_94"/></StgValue>
</operation>

<operation id="1634" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1603  %in_load_94 = load i32* %in_addr_94, align 8

]]></Node>
<StgValue><ssdm name="in_load_94"/></StgValue>
</operation>

<operation id="1635" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1604  %w_addr_94 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_94

]]></Node>
<StgValue><ssdm name="w_addr_94"/></StgValue>
</operation>

<operation id="1636" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1605  %w_load_94 = load i32* %w_addr_94, align 8

]]></Node>
<StgValue><ssdm name="w_load_94"/></StgValue>
</operation>

<operation id="1637" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1610  %addr_in_addr_94 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_94

]]></Node>
<StgValue><ssdm name="addr_in_addr_94"/></StgValue>
</operation>

<operation id="1638" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1611  %addr_in_load_94 = load i32* %addr_in_addr_94, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_94"/></StgValue>
</operation>

<operation id="1639" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1618  %zext_ln107_95 = zext i14 %add_ln106_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_95"/></StgValue>
</operation>

<operation id="1640" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1619  %in_addr_95 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_95

]]></Node>
<StgValue><ssdm name="in_addr_95"/></StgValue>
</operation>

<operation id="1641" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1620  %in_load_95 = load i32* %in_addr_95, align 4

]]></Node>
<StgValue><ssdm name="in_load_95"/></StgValue>
</operation>

<operation id="1642" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1621  %w_addr_95 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_95

]]></Node>
<StgValue><ssdm name="w_addr_95"/></StgValue>
</operation>

<operation id="1643" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1622  %w_load_95 = load i32* %w_addr_95, align 4

]]></Node>
<StgValue><ssdm name="w_load_95"/></StgValue>
</operation>

<operation id="1644" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1627  %addr_in_addr_95 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_95

]]></Node>
<StgValue><ssdm name="addr_in_addr_95"/></StgValue>
</operation>

<operation id="1645" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1628  %addr_in_load_95 = load i32* %addr_in_addr_95, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_95"/></StgValue>
</operation>

<operation id="1646" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1634  %add_ln106_92 = add i14 96, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_92"/></StgValue>
</operation>

<operation id="1647" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1651  %add_ln106_93 = add i14 97, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_93"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1648" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:399  %trunc_ln107_46 = trunc i32 %in_load_23 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_46"/></StgValue>
</operation>

<operation id="1649" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:400  %trunc_ln107_47 = trunc i32 %w_load_23 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_47"/></StgValue>
</operation>

<operation id="1650" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:401  %xor_ln108_23 = xor i31 %trunc_ln107_47, %trunc_ln107_46

]]></Node>
<StgValue><ssdm name="xor_ln108_23"/></StgValue>
</operation>

<operation id="1651" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:402  %shl_ln108_22 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_23, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_22"/></StgValue>
</operation>

<operation id="1652" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:407  %data_load_23 = load i32* %data_addr_23, align 4

]]></Node>
<StgValue><ssdm name="data_load_23"/></StgValue>
</operation>

<operation id="1653" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:408  %add_ln108_23 = add nsw i32 %data_load_23, %shl_ln108_22

]]></Node>
<StgValue><ssdm name="add_ln108_23"/></StgValue>
</operation>

<operation id="1654" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:409  store i32 %add_ln108_23, i32* %data_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1655" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1603  %in_load_94 = load i32* %in_addr_94, align 8

]]></Node>
<StgValue><ssdm name="in_load_94"/></StgValue>
</operation>

<operation id="1656" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1605  %w_load_94 = load i32* %w_addr_94, align 8

]]></Node>
<StgValue><ssdm name="w_load_94"/></StgValue>
</operation>

<operation id="1657" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1611  %addr_in_load_94 = load i32* %addr_in_addr_94, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_94"/></StgValue>
</operation>

<operation id="1658" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1612  %sext_ln108_94 = sext i32 %addr_in_load_94 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_94"/></StgValue>
</operation>

<operation id="1659" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1613  %data_addr_94 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_94

]]></Node>
<StgValue><ssdm name="data_addr_94"/></StgValue>
</operation>

<operation id="1660" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1620  %in_load_95 = load i32* %in_addr_95, align 4

]]></Node>
<StgValue><ssdm name="in_load_95"/></StgValue>
</operation>

<operation id="1661" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1622  %w_load_95 = load i32* %w_addr_95, align 4

]]></Node>
<StgValue><ssdm name="w_load_95"/></StgValue>
</operation>

<operation id="1662" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1628  %addr_in_load_95 = load i32* %addr_in_addr_95, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_95"/></StgValue>
</operation>

<operation id="1663" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1629  %sext_ln108_95 = sext i32 %addr_in_load_95 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_95"/></StgValue>
</operation>

<operation id="1664" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1630  %data_addr_95 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_95

]]></Node>
<StgValue><ssdm name="data_addr_95"/></StgValue>
</operation>

<operation id="1665" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1635  %zext_ln107_96 = zext i14 %add_ln106_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_96"/></StgValue>
</operation>

<operation id="1666" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1636  %in_addr_96 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_96

]]></Node>
<StgValue><ssdm name="in_addr_96"/></StgValue>
</operation>

<operation id="1667" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1637  %in_load_96 = load i32* %in_addr_96, align 16

]]></Node>
<StgValue><ssdm name="in_load_96"/></StgValue>
</operation>

<operation id="1668" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1638  %w_addr_96 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_96

]]></Node>
<StgValue><ssdm name="w_addr_96"/></StgValue>
</operation>

<operation id="1669" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1639  %w_load_96 = load i32* %w_addr_96, align 16

]]></Node>
<StgValue><ssdm name="w_load_96"/></StgValue>
</operation>

<operation id="1670" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1644  %addr_in_addr_96 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_96

]]></Node>
<StgValue><ssdm name="addr_in_addr_96"/></StgValue>
</operation>

<operation id="1671" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1645  %addr_in_load_96 = load i32* %addr_in_addr_96, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_96"/></StgValue>
</operation>

<operation id="1672" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1652  %zext_ln107_97 = zext i14 %add_ln106_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_97"/></StgValue>
</operation>

<operation id="1673" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1653  %in_addr_97 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_97

]]></Node>
<StgValue><ssdm name="in_addr_97"/></StgValue>
</operation>

<operation id="1674" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1654  %in_load_97 = load i32* %in_addr_97, align 4

]]></Node>
<StgValue><ssdm name="in_load_97"/></StgValue>
</operation>

<operation id="1675" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1655  %w_addr_97 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_97

]]></Node>
<StgValue><ssdm name="w_addr_97"/></StgValue>
</operation>

<operation id="1676" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1656  %w_load_97 = load i32* %w_addr_97, align 4

]]></Node>
<StgValue><ssdm name="w_load_97"/></StgValue>
</operation>

<operation id="1677" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1661  %addr_in_addr_97 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_97

]]></Node>
<StgValue><ssdm name="addr_in_addr_97"/></StgValue>
</operation>

<operation id="1678" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1662  %addr_in_load_97 = load i32* %addr_in_addr_97, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_97"/></StgValue>
</operation>

<operation id="1679" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1668  %add_ln106_94 = add i14 98, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_94"/></StgValue>
</operation>

<operation id="1680" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:1685  %add_ln106_95 = add i14 99, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_95"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1681" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:424  %data_load_24 = load i32* %data_addr_24, align 4

]]></Node>
<StgValue><ssdm name="data_load_24"/></StgValue>
</operation>

<operation id="1682" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1637  %in_load_96 = load i32* %in_addr_96, align 16

]]></Node>
<StgValue><ssdm name="in_load_96"/></StgValue>
</operation>

<operation id="1683" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1639  %w_load_96 = load i32* %w_addr_96, align 16

]]></Node>
<StgValue><ssdm name="w_load_96"/></StgValue>
</operation>

<operation id="1684" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1645  %addr_in_load_96 = load i32* %addr_in_addr_96, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_96"/></StgValue>
</operation>

<operation id="1685" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1646  %sext_ln108_96 = sext i32 %addr_in_load_96 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_96"/></StgValue>
</operation>

<operation id="1686" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1647  %data_addr_96 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_96

]]></Node>
<StgValue><ssdm name="data_addr_96"/></StgValue>
</operation>

<operation id="1687" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1654  %in_load_97 = load i32* %in_addr_97, align 4

]]></Node>
<StgValue><ssdm name="in_load_97"/></StgValue>
</operation>

<operation id="1688" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1656  %w_load_97 = load i32* %w_addr_97, align 4

]]></Node>
<StgValue><ssdm name="w_load_97"/></StgValue>
</operation>

<operation id="1689" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1662  %addr_in_load_97 = load i32* %addr_in_addr_97, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_97"/></StgValue>
</operation>

<operation id="1690" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1663  %sext_ln108_97 = sext i32 %addr_in_load_97 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_97"/></StgValue>
</operation>

<operation id="1691" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1664  %data_addr_97 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_97

]]></Node>
<StgValue><ssdm name="data_addr_97"/></StgValue>
</operation>

<operation id="1692" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1669  %zext_ln107_98 = zext i14 %add_ln106_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_98"/></StgValue>
</operation>

<operation id="1693" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1670  %in_addr_98 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_98

]]></Node>
<StgValue><ssdm name="in_addr_98"/></StgValue>
</operation>

<operation id="1694" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1671  %in_load_98 = load i32* %in_addr_98, align 8

]]></Node>
<StgValue><ssdm name="in_load_98"/></StgValue>
</operation>

<operation id="1695" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1672  %w_addr_98 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_98

]]></Node>
<StgValue><ssdm name="w_addr_98"/></StgValue>
</operation>

<operation id="1696" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1673  %w_load_98 = load i32* %w_addr_98, align 8

]]></Node>
<StgValue><ssdm name="w_load_98"/></StgValue>
</operation>

<operation id="1697" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1678  %addr_in_addr_98 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_98

]]></Node>
<StgValue><ssdm name="addr_in_addr_98"/></StgValue>
</operation>

<operation id="1698" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1679  %addr_in_load_98 = load i32* %addr_in_addr_98, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_98"/></StgValue>
</operation>

<operation id="1699" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:1686  %zext_ln107_99 = zext i14 %add_ln106_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107_99"/></StgValue>
</operation>

<operation id="1700" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1687  %in_addr_99 = getelementptr inbounds [10000 x i32]* %in, i64 0, i64 %zext_ln107_99

]]></Node>
<StgValue><ssdm name="in_addr_99"/></StgValue>
</operation>

<operation id="1701" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1688  %in_load_99 = load i32* %in_addr_99, align 4

]]></Node>
<StgValue><ssdm name="in_load_99"/></StgValue>
</operation>

<operation id="1702" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1689  %w_addr_99 = getelementptr inbounds [10000 x i32]* %w, i64 0, i64 %zext_ln107_99

]]></Node>
<StgValue><ssdm name="w_addr_99"/></StgValue>
</operation>

<operation id="1703" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1690  %w_load_99 = load i32* %w_addr_99, align 4

]]></Node>
<StgValue><ssdm name="w_load_99"/></StgValue>
</operation>

<operation id="1704" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1695  %addr_in_addr_99 = getelementptr [10000 x i32]* %addr_in, i64 0, i64 %zext_ln107_99

]]></Node>
<StgValue><ssdm name="addr_in_addr_99"/></StgValue>
</operation>

<operation id="1705" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1696  %addr_in_load_99 = load i32* %addr_in_addr_99, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_99"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1706" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:416  %trunc_ln107_48 = trunc i32 %in_load_24 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_48"/></StgValue>
</operation>

<operation id="1707" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:417  %trunc_ln107_49 = trunc i32 %w_load_24 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_49"/></StgValue>
</operation>

<operation id="1708" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:418  %xor_ln108_24 = xor i31 %trunc_ln107_49, %trunc_ln107_48

]]></Node>
<StgValue><ssdm name="xor_ln108_24"/></StgValue>
</operation>

<operation id="1709" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:419  %shl_ln108_23 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_24, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_23"/></StgValue>
</operation>

<operation id="1710" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:424  %data_load_24 = load i32* %data_addr_24, align 4

]]></Node>
<StgValue><ssdm name="data_load_24"/></StgValue>
</operation>

<operation id="1711" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:425  %add_ln108_24 = add nsw i32 %data_load_24, %shl_ln108_23

]]></Node>
<StgValue><ssdm name="add_ln108_24"/></StgValue>
</operation>

<operation id="1712" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:426  store i32 %add_ln108_24, i32* %data_addr_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1713" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1671  %in_load_98 = load i32* %in_addr_98, align 8

]]></Node>
<StgValue><ssdm name="in_load_98"/></StgValue>
</operation>

<operation id="1714" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1673  %w_load_98 = load i32* %w_addr_98, align 8

]]></Node>
<StgValue><ssdm name="w_load_98"/></StgValue>
</operation>

<operation id="1715" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1679  %addr_in_load_98 = load i32* %addr_in_addr_98, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_98"/></StgValue>
</operation>

<operation id="1716" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1680  %sext_ln108_98 = sext i32 %addr_in_load_98 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_98"/></StgValue>
</operation>

<operation id="1717" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1681  %data_addr_98 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_98

]]></Node>
<StgValue><ssdm name="data_addr_98"/></StgValue>
</operation>

<operation id="1718" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1688  %in_load_99 = load i32* %in_addr_99, align 4

]]></Node>
<StgValue><ssdm name="in_load_99"/></StgValue>
</operation>

<operation id="1719" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1690  %w_load_99 = load i32* %w_addr_99, align 4

]]></Node>
<StgValue><ssdm name="w_load_99"/></StgValue>
</operation>

<operation id="1720" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:1696  %addr_in_load_99 = load i32* %addr_in_addr_99, align 4

]]></Node>
<StgValue><ssdm name="addr_in_load_99"/></StgValue>
</operation>

<operation id="1721" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:1697  %sext_ln108_99 = sext i32 %addr_in_load_99 to i64

]]></Node>
<StgValue><ssdm name="sext_ln108_99"/></StgValue>
</operation>

<operation id="1722" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1698  %data_addr_99 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln108_99

]]></Node>
<StgValue><ssdm name="data_addr_99"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1723" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:441  %data_load_25 = load i32* %data_addr_25, align 4

]]></Node>
<StgValue><ssdm name="data_load_25"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1724" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:433  %trunc_ln107_50 = trunc i32 %in_load_25 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_50"/></StgValue>
</operation>

<operation id="1725" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:434  %trunc_ln107_51 = trunc i32 %w_load_25 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_51"/></StgValue>
</operation>

<operation id="1726" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:435  %xor_ln108_25 = xor i31 %trunc_ln107_51, %trunc_ln107_50

]]></Node>
<StgValue><ssdm name="xor_ln108_25"/></StgValue>
</operation>

<operation id="1727" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:436  %shl_ln108_24 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_25, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_24"/></StgValue>
</operation>

<operation id="1728" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:441  %data_load_25 = load i32* %data_addr_25, align 4

]]></Node>
<StgValue><ssdm name="data_load_25"/></StgValue>
</operation>

<operation id="1729" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:442  %add_ln108_25 = add nsw i32 %data_load_25, %shl_ln108_24

]]></Node>
<StgValue><ssdm name="add_ln108_25"/></StgValue>
</operation>

<operation id="1730" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:443  store i32 %add_ln108_25, i32* %data_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1731" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:458  %data_load_26 = load i32* %data_addr_26, align 4

]]></Node>
<StgValue><ssdm name="data_load_26"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1732" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:450  %trunc_ln107_52 = trunc i32 %in_load_26 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_52"/></StgValue>
</operation>

<operation id="1733" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:451  %trunc_ln107_53 = trunc i32 %w_load_26 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_53"/></StgValue>
</operation>

<operation id="1734" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:452  %xor_ln108_26 = xor i31 %trunc_ln107_53, %trunc_ln107_52

]]></Node>
<StgValue><ssdm name="xor_ln108_26"/></StgValue>
</operation>

<operation id="1735" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:453  %shl_ln108_25 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_26, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_25"/></StgValue>
</operation>

<operation id="1736" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:458  %data_load_26 = load i32* %data_addr_26, align 4

]]></Node>
<StgValue><ssdm name="data_load_26"/></StgValue>
</operation>

<operation id="1737" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:459  %add_ln108_26 = add nsw i32 %data_load_26, %shl_ln108_25

]]></Node>
<StgValue><ssdm name="add_ln108_26"/></StgValue>
</operation>

<operation id="1738" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:460  store i32 %add_ln108_26, i32* %data_addr_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1739" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:475  %data_load_27 = load i32* %data_addr_27, align 4

]]></Node>
<StgValue><ssdm name="data_load_27"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1740" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:467  %trunc_ln107_54 = trunc i32 %in_load_27 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_54"/></StgValue>
</operation>

<operation id="1741" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:468  %trunc_ln107_55 = trunc i32 %w_load_27 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_55"/></StgValue>
</operation>

<operation id="1742" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:469  %xor_ln108_27 = xor i31 %trunc_ln107_55, %trunc_ln107_54

]]></Node>
<StgValue><ssdm name="xor_ln108_27"/></StgValue>
</operation>

<operation id="1743" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:470  %shl_ln108_26 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_27, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_26"/></StgValue>
</operation>

<operation id="1744" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:475  %data_load_27 = load i32* %data_addr_27, align 4

]]></Node>
<StgValue><ssdm name="data_load_27"/></StgValue>
</operation>

<operation id="1745" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:476  %add_ln108_27 = add nsw i32 %data_load_27, %shl_ln108_26

]]></Node>
<StgValue><ssdm name="add_ln108_27"/></StgValue>
</operation>

<operation id="1746" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:477  store i32 %add_ln108_27, i32* %data_addr_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1747" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:492  %data_load_28 = load i32* %data_addr_28, align 4

]]></Node>
<StgValue><ssdm name="data_load_28"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1748" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:484  %trunc_ln107_56 = trunc i32 %in_load_28 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_56"/></StgValue>
</operation>

<operation id="1749" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:485  %trunc_ln107_57 = trunc i32 %w_load_28 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_57"/></StgValue>
</operation>

<operation id="1750" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:486  %xor_ln108_28 = xor i31 %trunc_ln107_57, %trunc_ln107_56

]]></Node>
<StgValue><ssdm name="xor_ln108_28"/></StgValue>
</operation>

<operation id="1751" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:487  %shl_ln108_27 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_27"/></StgValue>
</operation>

<operation id="1752" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:492  %data_load_28 = load i32* %data_addr_28, align 4

]]></Node>
<StgValue><ssdm name="data_load_28"/></StgValue>
</operation>

<operation id="1753" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:493  %add_ln108_28 = add nsw i32 %data_load_28, %shl_ln108_27

]]></Node>
<StgValue><ssdm name="add_ln108_28"/></StgValue>
</operation>

<operation id="1754" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:494  store i32 %add_ln108_28, i32* %data_addr_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1755" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:509  %data_load_29 = load i32* %data_addr_29, align 4

]]></Node>
<StgValue><ssdm name="data_load_29"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1756" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:501  %trunc_ln107_58 = trunc i32 %in_load_29 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_58"/></StgValue>
</operation>

<operation id="1757" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:502  %trunc_ln107_59 = trunc i32 %w_load_29 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_59"/></StgValue>
</operation>

<operation id="1758" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:503  %xor_ln108_29 = xor i31 %trunc_ln107_59, %trunc_ln107_58

]]></Node>
<StgValue><ssdm name="xor_ln108_29"/></StgValue>
</operation>

<operation id="1759" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:504  %shl_ln108_28 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_29, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_28"/></StgValue>
</operation>

<operation id="1760" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:509  %data_load_29 = load i32* %data_addr_29, align 4

]]></Node>
<StgValue><ssdm name="data_load_29"/></StgValue>
</operation>

<operation id="1761" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:510  %add_ln108_29 = add nsw i32 %data_load_29, %shl_ln108_28

]]></Node>
<StgValue><ssdm name="add_ln108_29"/></StgValue>
</operation>

<operation id="1762" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:511  store i32 %add_ln108_29, i32* %data_addr_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1763" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:526  %data_load_30 = load i32* %data_addr_30, align 4

]]></Node>
<StgValue><ssdm name="data_load_30"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1764" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:518  %trunc_ln107_60 = trunc i32 %in_load_30 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_60"/></StgValue>
</operation>

<operation id="1765" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:519  %trunc_ln107_61 = trunc i32 %w_load_30 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_61"/></StgValue>
</operation>

<operation id="1766" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:520  %xor_ln108_30 = xor i31 %trunc_ln107_61, %trunc_ln107_60

]]></Node>
<StgValue><ssdm name="xor_ln108_30"/></StgValue>
</operation>

<operation id="1767" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:521  %shl_ln108_29 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_30, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_29"/></StgValue>
</operation>

<operation id="1768" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:526  %data_load_30 = load i32* %data_addr_30, align 4

]]></Node>
<StgValue><ssdm name="data_load_30"/></StgValue>
</operation>

<operation id="1769" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:527  %add_ln108_30 = add nsw i32 %data_load_30, %shl_ln108_29

]]></Node>
<StgValue><ssdm name="add_ln108_30"/></StgValue>
</operation>

<operation id="1770" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:528  store i32 %add_ln108_30, i32* %data_addr_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1771" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:543  %data_load_31 = load i32* %data_addr_31, align 4

]]></Node>
<StgValue><ssdm name="data_load_31"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1772" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:535  %trunc_ln107_62 = trunc i32 %in_load_31 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_62"/></StgValue>
</operation>

<operation id="1773" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:536  %trunc_ln107_63 = trunc i32 %w_load_31 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_63"/></StgValue>
</operation>

<operation id="1774" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:537  %xor_ln108_31 = xor i31 %trunc_ln107_63, %trunc_ln107_62

]]></Node>
<StgValue><ssdm name="xor_ln108_31"/></StgValue>
</operation>

<operation id="1775" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:538  %shl_ln108_30 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_31, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_30"/></StgValue>
</operation>

<operation id="1776" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:543  %data_load_31 = load i32* %data_addr_31, align 4

]]></Node>
<StgValue><ssdm name="data_load_31"/></StgValue>
</operation>

<operation id="1777" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:544  %add_ln108_31 = add nsw i32 %data_load_31, %shl_ln108_30

]]></Node>
<StgValue><ssdm name="add_ln108_31"/></StgValue>
</operation>

<operation id="1778" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:545  store i32 %add_ln108_31, i32* %data_addr_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1779" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:560  %data_load_32 = load i32* %data_addr_32, align 4

]]></Node>
<StgValue><ssdm name="data_load_32"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1780" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:552  %trunc_ln107_64 = trunc i32 %in_load_32 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_64"/></StgValue>
</operation>

<operation id="1781" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:553  %trunc_ln107_65 = trunc i32 %w_load_32 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_65"/></StgValue>
</operation>

<operation id="1782" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:554  %xor_ln108_32 = xor i31 %trunc_ln107_65, %trunc_ln107_64

]]></Node>
<StgValue><ssdm name="xor_ln108_32"/></StgValue>
</operation>

<operation id="1783" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:555  %shl_ln108_31 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_32, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_31"/></StgValue>
</operation>

<operation id="1784" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:560  %data_load_32 = load i32* %data_addr_32, align 4

]]></Node>
<StgValue><ssdm name="data_load_32"/></StgValue>
</operation>

<operation id="1785" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:561  %add_ln108_32 = add nsw i32 %data_load_32, %shl_ln108_31

]]></Node>
<StgValue><ssdm name="add_ln108_32"/></StgValue>
</operation>

<operation id="1786" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:562  store i32 %add_ln108_32, i32* %data_addr_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1787" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:577  %data_load_33 = load i32* %data_addr_33, align 4

]]></Node>
<StgValue><ssdm name="data_load_33"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1788" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:569  %trunc_ln107_66 = trunc i32 %in_load_33 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_66"/></StgValue>
</operation>

<operation id="1789" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:570  %trunc_ln107_67 = trunc i32 %w_load_33 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_67"/></StgValue>
</operation>

<operation id="1790" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:571  %xor_ln108_33 = xor i31 %trunc_ln107_67, %trunc_ln107_66

]]></Node>
<StgValue><ssdm name="xor_ln108_33"/></StgValue>
</operation>

<operation id="1791" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:572  %shl_ln108_32 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_33, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_32"/></StgValue>
</operation>

<operation id="1792" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:577  %data_load_33 = load i32* %data_addr_33, align 4

]]></Node>
<StgValue><ssdm name="data_load_33"/></StgValue>
</operation>

<operation id="1793" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:578  %add_ln108_33 = add nsw i32 %data_load_33, %shl_ln108_32

]]></Node>
<StgValue><ssdm name="add_ln108_33"/></StgValue>
</operation>

<operation id="1794" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:579  store i32 %add_ln108_33, i32* %data_addr_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1795" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:594  %data_load_34 = load i32* %data_addr_34, align 4

]]></Node>
<StgValue><ssdm name="data_load_34"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1796" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:586  %trunc_ln107_68 = trunc i32 %in_load_34 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_68"/></StgValue>
</operation>

<operation id="1797" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:587  %trunc_ln107_69 = trunc i32 %w_load_34 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_69"/></StgValue>
</operation>

<operation id="1798" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:588  %xor_ln108_34 = xor i31 %trunc_ln107_69, %trunc_ln107_68

]]></Node>
<StgValue><ssdm name="xor_ln108_34"/></StgValue>
</operation>

<operation id="1799" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:589  %shl_ln108_33 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_34, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_33"/></StgValue>
</operation>

<operation id="1800" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:594  %data_load_34 = load i32* %data_addr_34, align 4

]]></Node>
<StgValue><ssdm name="data_load_34"/></StgValue>
</operation>

<operation id="1801" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:595  %add_ln108_34 = add nsw i32 %data_load_34, %shl_ln108_33

]]></Node>
<StgValue><ssdm name="add_ln108_34"/></StgValue>
</operation>

<operation id="1802" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:596  store i32 %add_ln108_34, i32* %data_addr_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1803" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:611  %data_load_35 = load i32* %data_addr_35, align 4

]]></Node>
<StgValue><ssdm name="data_load_35"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1804" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:603  %trunc_ln107_70 = trunc i32 %in_load_35 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_70"/></StgValue>
</operation>

<operation id="1805" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:604  %trunc_ln107_71 = trunc i32 %w_load_35 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_71"/></StgValue>
</operation>

<operation id="1806" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:605  %xor_ln108_35 = xor i31 %trunc_ln107_71, %trunc_ln107_70

]]></Node>
<StgValue><ssdm name="xor_ln108_35"/></StgValue>
</operation>

<operation id="1807" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:606  %shl_ln108_34 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_35, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_34"/></StgValue>
</operation>

<operation id="1808" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:611  %data_load_35 = load i32* %data_addr_35, align 4

]]></Node>
<StgValue><ssdm name="data_load_35"/></StgValue>
</operation>

<operation id="1809" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:612  %add_ln108_35 = add nsw i32 %data_load_35, %shl_ln108_34

]]></Node>
<StgValue><ssdm name="add_ln108_35"/></StgValue>
</operation>

<operation id="1810" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:613  store i32 %add_ln108_35, i32* %data_addr_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1811" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:628  %data_load_36 = load i32* %data_addr_36, align 4

]]></Node>
<StgValue><ssdm name="data_load_36"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1812" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:620  %trunc_ln107_72 = trunc i32 %in_load_36 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_72"/></StgValue>
</operation>

<operation id="1813" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:621  %trunc_ln107_73 = trunc i32 %w_load_36 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_73"/></StgValue>
</operation>

<operation id="1814" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:622  %xor_ln108_36 = xor i31 %trunc_ln107_73, %trunc_ln107_72

]]></Node>
<StgValue><ssdm name="xor_ln108_36"/></StgValue>
</operation>

<operation id="1815" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:623  %shl_ln108_35 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_36, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_35"/></StgValue>
</operation>

<operation id="1816" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:628  %data_load_36 = load i32* %data_addr_36, align 4

]]></Node>
<StgValue><ssdm name="data_load_36"/></StgValue>
</operation>

<operation id="1817" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:629  %add_ln108_36 = add nsw i32 %data_load_36, %shl_ln108_35

]]></Node>
<StgValue><ssdm name="add_ln108_36"/></StgValue>
</operation>

<operation id="1818" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:630  store i32 %add_ln108_36, i32* %data_addr_36, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1819" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:645  %data_load_37 = load i32* %data_addr_37, align 4

]]></Node>
<StgValue><ssdm name="data_load_37"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1820" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:637  %trunc_ln107_74 = trunc i32 %in_load_37 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_74"/></StgValue>
</operation>

<operation id="1821" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:638  %trunc_ln107_75 = trunc i32 %w_load_37 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_75"/></StgValue>
</operation>

<operation id="1822" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:639  %xor_ln108_37 = xor i31 %trunc_ln107_75, %trunc_ln107_74

]]></Node>
<StgValue><ssdm name="xor_ln108_37"/></StgValue>
</operation>

<operation id="1823" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:640  %shl_ln108_36 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_37, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_36"/></StgValue>
</operation>

<operation id="1824" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:645  %data_load_37 = load i32* %data_addr_37, align 4

]]></Node>
<StgValue><ssdm name="data_load_37"/></StgValue>
</operation>

<operation id="1825" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:646  %add_ln108_37 = add nsw i32 %data_load_37, %shl_ln108_36

]]></Node>
<StgValue><ssdm name="add_ln108_37"/></StgValue>
</operation>

<operation id="1826" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:647  store i32 %add_ln108_37, i32* %data_addr_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1827" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:662  %data_load_38 = load i32* %data_addr_38, align 4

]]></Node>
<StgValue><ssdm name="data_load_38"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1828" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:654  %trunc_ln107_76 = trunc i32 %in_load_38 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_76"/></StgValue>
</operation>

<operation id="1829" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:655  %trunc_ln107_77 = trunc i32 %w_load_38 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_77"/></StgValue>
</operation>

<operation id="1830" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:656  %xor_ln108_38 = xor i31 %trunc_ln107_77, %trunc_ln107_76

]]></Node>
<StgValue><ssdm name="xor_ln108_38"/></StgValue>
</operation>

<operation id="1831" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:657  %shl_ln108_37 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_38, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_37"/></StgValue>
</operation>

<operation id="1832" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:662  %data_load_38 = load i32* %data_addr_38, align 4

]]></Node>
<StgValue><ssdm name="data_load_38"/></StgValue>
</operation>

<operation id="1833" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:663  %add_ln108_38 = add nsw i32 %data_load_38, %shl_ln108_37

]]></Node>
<StgValue><ssdm name="add_ln108_38"/></StgValue>
</operation>

<operation id="1834" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:664  store i32 %add_ln108_38, i32* %data_addr_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1835" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:679  %data_load_39 = load i32* %data_addr_39, align 4

]]></Node>
<StgValue><ssdm name="data_load_39"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1836" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:671  %trunc_ln107_78 = trunc i32 %in_load_39 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_78"/></StgValue>
</operation>

<operation id="1837" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:672  %trunc_ln107_79 = trunc i32 %w_load_39 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_79"/></StgValue>
</operation>

<operation id="1838" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:673  %xor_ln108_39 = xor i31 %trunc_ln107_79, %trunc_ln107_78

]]></Node>
<StgValue><ssdm name="xor_ln108_39"/></StgValue>
</operation>

<operation id="1839" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:674  %shl_ln108_38 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_39, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_38"/></StgValue>
</operation>

<operation id="1840" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:679  %data_load_39 = load i32* %data_addr_39, align 4

]]></Node>
<StgValue><ssdm name="data_load_39"/></StgValue>
</operation>

<operation id="1841" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:680  %add_ln108_39 = add nsw i32 %data_load_39, %shl_ln108_38

]]></Node>
<StgValue><ssdm name="add_ln108_39"/></StgValue>
</operation>

<operation id="1842" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:681  store i32 %add_ln108_39, i32* %data_addr_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1843" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:696  %data_load_40 = load i32* %data_addr_40, align 4

]]></Node>
<StgValue><ssdm name="data_load_40"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1844" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:688  %trunc_ln107_80 = trunc i32 %in_load_40 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_80"/></StgValue>
</operation>

<operation id="1845" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:689  %trunc_ln107_81 = trunc i32 %w_load_40 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_81"/></StgValue>
</operation>

<operation id="1846" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:690  %xor_ln108_40 = xor i31 %trunc_ln107_81, %trunc_ln107_80

]]></Node>
<StgValue><ssdm name="xor_ln108_40"/></StgValue>
</operation>

<operation id="1847" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:691  %shl_ln108_39 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_40, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_39"/></StgValue>
</operation>

<operation id="1848" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:696  %data_load_40 = load i32* %data_addr_40, align 4

]]></Node>
<StgValue><ssdm name="data_load_40"/></StgValue>
</operation>

<operation id="1849" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:697  %add_ln108_40 = add nsw i32 %data_load_40, %shl_ln108_39

]]></Node>
<StgValue><ssdm name="add_ln108_40"/></StgValue>
</operation>

<operation id="1850" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:698  store i32 %add_ln108_40, i32* %data_addr_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1851" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:713  %data_load_41 = load i32* %data_addr_41, align 4

]]></Node>
<StgValue><ssdm name="data_load_41"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1852" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:705  %trunc_ln107_82 = trunc i32 %in_load_41 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_82"/></StgValue>
</operation>

<operation id="1853" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:706  %trunc_ln107_83 = trunc i32 %w_load_41 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_83"/></StgValue>
</operation>

<operation id="1854" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:707  %xor_ln108_41 = xor i31 %trunc_ln107_83, %trunc_ln107_82

]]></Node>
<StgValue><ssdm name="xor_ln108_41"/></StgValue>
</operation>

<operation id="1855" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:708  %shl_ln108_40 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_41, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_40"/></StgValue>
</operation>

<operation id="1856" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:713  %data_load_41 = load i32* %data_addr_41, align 4

]]></Node>
<StgValue><ssdm name="data_load_41"/></StgValue>
</operation>

<operation id="1857" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:714  %add_ln108_41 = add nsw i32 %data_load_41, %shl_ln108_40

]]></Node>
<StgValue><ssdm name="add_ln108_41"/></StgValue>
</operation>

<operation id="1858" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:715  store i32 %add_ln108_41, i32* %data_addr_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1859" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:730  %data_load_42 = load i32* %data_addr_42, align 4

]]></Node>
<StgValue><ssdm name="data_load_42"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1860" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:722  %trunc_ln107_84 = trunc i32 %in_load_42 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_84"/></StgValue>
</operation>

<operation id="1861" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:723  %trunc_ln107_85 = trunc i32 %w_load_42 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_85"/></StgValue>
</operation>

<operation id="1862" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:724  %xor_ln108_42 = xor i31 %trunc_ln107_85, %trunc_ln107_84

]]></Node>
<StgValue><ssdm name="xor_ln108_42"/></StgValue>
</operation>

<operation id="1863" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:725  %shl_ln108_41 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_42, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_41"/></StgValue>
</operation>

<operation id="1864" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:730  %data_load_42 = load i32* %data_addr_42, align 4

]]></Node>
<StgValue><ssdm name="data_load_42"/></StgValue>
</operation>

<operation id="1865" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:731  %add_ln108_42 = add nsw i32 %data_load_42, %shl_ln108_41

]]></Node>
<StgValue><ssdm name="add_ln108_42"/></StgValue>
</operation>

<operation id="1866" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:732  store i32 %add_ln108_42, i32* %data_addr_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1867" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:747  %data_load_43 = load i32* %data_addr_43, align 4

]]></Node>
<StgValue><ssdm name="data_load_43"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1868" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:739  %trunc_ln107_86 = trunc i32 %in_load_43 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_86"/></StgValue>
</operation>

<operation id="1869" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:740  %trunc_ln107_87 = trunc i32 %w_load_43 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_87"/></StgValue>
</operation>

<operation id="1870" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:741  %xor_ln108_43 = xor i31 %trunc_ln107_87, %trunc_ln107_86

]]></Node>
<StgValue><ssdm name="xor_ln108_43"/></StgValue>
</operation>

<operation id="1871" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:742  %shl_ln108_42 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_43, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_42"/></StgValue>
</operation>

<operation id="1872" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:747  %data_load_43 = load i32* %data_addr_43, align 4

]]></Node>
<StgValue><ssdm name="data_load_43"/></StgValue>
</operation>

<operation id="1873" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:748  %add_ln108_43 = add nsw i32 %data_load_43, %shl_ln108_42

]]></Node>
<StgValue><ssdm name="add_ln108_43"/></StgValue>
</operation>

<operation id="1874" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:749  store i32 %add_ln108_43, i32* %data_addr_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1875" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:764  %data_load_44 = load i32* %data_addr_44, align 4

]]></Node>
<StgValue><ssdm name="data_load_44"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1876" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:756  %trunc_ln107_88 = trunc i32 %in_load_44 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_88"/></StgValue>
</operation>

<operation id="1877" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:757  %trunc_ln107_89 = trunc i32 %w_load_44 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_89"/></StgValue>
</operation>

<operation id="1878" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:758  %xor_ln108_44 = xor i31 %trunc_ln107_89, %trunc_ln107_88

]]></Node>
<StgValue><ssdm name="xor_ln108_44"/></StgValue>
</operation>

<operation id="1879" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:759  %shl_ln108_43 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_44, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_43"/></StgValue>
</operation>

<operation id="1880" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:764  %data_load_44 = load i32* %data_addr_44, align 4

]]></Node>
<StgValue><ssdm name="data_load_44"/></StgValue>
</operation>

<operation id="1881" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:765  %add_ln108_44 = add nsw i32 %data_load_44, %shl_ln108_43

]]></Node>
<StgValue><ssdm name="add_ln108_44"/></StgValue>
</operation>

<operation id="1882" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:766  store i32 %add_ln108_44, i32* %data_addr_44, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1883" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:781  %data_load_45 = load i32* %data_addr_45, align 4

]]></Node>
<StgValue><ssdm name="data_load_45"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1884" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:773  %trunc_ln107_90 = trunc i32 %in_load_45 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_90"/></StgValue>
</operation>

<operation id="1885" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:774  %trunc_ln107_91 = trunc i32 %w_load_45 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_91"/></StgValue>
</operation>

<operation id="1886" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:775  %xor_ln108_45 = xor i31 %trunc_ln107_91, %trunc_ln107_90

]]></Node>
<StgValue><ssdm name="xor_ln108_45"/></StgValue>
</operation>

<operation id="1887" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:776  %shl_ln108_44 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_45, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_44"/></StgValue>
</operation>

<operation id="1888" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:781  %data_load_45 = load i32* %data_addr_45, align 4

]]></Node>
<StgValue><ssdm name="data_load_45"/></StgValue>
</operation>

<operation id="1889" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:782  %add_ln108_45 = add nsw i32 %data_load_45, %shl_ln108_44

]]></Node>
<StgValue><ssdm name="add_ln108_45"/></StgValue>
</operation>

<operation id="1890" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:783  store i32 %add_ln108_45, i32* %data_addr_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1891" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:798  %data_load_46 = load i32* %data_addr_46, align 4

]]></Node>
<StgValue><ssdm name="data_load_46"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1892" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:790  %trunc_ln107_92 = trunc i32 %in_load_46 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_92"/></StgValue>
</operation>

<operation id="1893" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:791  %trunc_ln107_93 = trunc i32 %w_load_46 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_93"/></StgValue>
</operation>

<operation id="1894" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:792  %xor_ln108_46 = xor i31 %trunc_ln107_93, %trunc_ln107_92

]]></Node>
<StgValue><ssdm name="xor_ln108_46"/></StgValue>
</operation>

<operation id="1895" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:793  %shl_ln108_45 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_46, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_45"/></StgValue>
</operation>

<operation id="1896" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:798  %data_load_46 = load i32* %data_addr_46, align 4

]]></Node>
<StgValue><ssdm name="data_load_46"/></StgValue>
</operation>

<operation id="1897" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:799  %add_ln108_46 = add nsw i32 %data_load_46, %shl_ln108_45

]]></Node>
<StgValue><ssdm name="add_ln108_46"/></StgValue>
</operation>

<operation id="1898" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:800  store i32 %add_ln108_46, i32* %data_addr_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1899" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:815  %data_load_47 = load i32* %data_addr_47, align 4

]]></Node>
<StgValue><ssdm name="data_load_47"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1900" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:807  %trunc_ln107_94 = trunc i32 %in_load_47 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_94"/></StgValue>
</operation>

<operation id="1901" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:808  %trunc_ln107_95 = trunc i32 %w_load_47 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_95"/></StgValue>
</operation>

<operation id="1902" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:809  %xor_ln108_47 = xor i31 %trunc_ln107_95, %trunc_ln107_94

]]></Node>
<StgValue><ssdm name="xor_ln108_47"/></StgValue>
</operation>

<operation id="1903" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:810  %shl_ln108_46 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_47, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_46"/></StgValue>
</operation>

<operation id="1904" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:815  %data_load_47 = load i32* %data_addr_47, align 4

]]></Node>
<StgValue><ssdm name="data_load_47"/></StgValue>
</operation>

<operation id="1905" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:816  %add_ln108_47 = add nsw i32 %data_load_47, %shl_ln108_46

]]></Node>
<StgValue><ssdm name="add_ln108_47"/></StgValue>
</operation>

<operation id="1906" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:817  store i32 %add_ln108_47, i32* %data_addr_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1907" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:832  %data_load_48 = load i32* %data_addr_48, align 4

]]></Node>
<StgValue><ssdm name="data_load_48"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1908" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:824  %trunc_ln107_96 = trunc i32 %in_load_48 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_96"/></StgValue>
</operation>

<operation id="1909" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:825  %trunc_ln107_97 = trunc i32 %w_load_48 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_97"/></StgValue>
</operation>

<operation id="1910" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:826  %xor_ln108_48 = xor i31 %trunc_ln107_97, %trunc_ln107_96

]]></Node>
<StgValue><ssdm name="xor_ln108_48"/></StgValue>
</operation>

<operation id="1911" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:827  %shl_ln108_47 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_48, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_47"/></StgValue>
</operation>

<operation id="1912" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:832  %data_load_48 = load i32* %data_addr_48, align 4

]]></Node>
<StgValue><ssdm name="data_load_48"/></StgValue>
</operation>

<operation id="1913" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:833  %add_ln108_48 = add nsw i32 %data_load_48, %shl_ln108_47

]]></Node>
<StgValue><ssdm name="add_ln108_48"/></StgValue>
</operation>

<operation id="1914" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:834  store i32 %add_ln108_48, i32* %data_addr_48, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1915" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:849  %data_load_49 = load i32* %data_addr_49, align 4

]]></Node>
<StgValue><ssdm name="data_load_49"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1916" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:841  %trunc_ln107_98 = trunc i32 %in_load_49 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_98"/></StgValue>
</operation>

<operation id="1917" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:842  %trunc_ln107_99 = trunc i32 %w_load_49 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_99"/></StgValue>
</operation>

<operation id="1918" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:843  %xor_ln108_49 = xor i31 %trunc_ln107_99, %trunc_ln107_98

]]></Node>
<StgValue><ssdm name="xor_ln108_49"/></StgValue>
</operation>

<operation id="1919" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:844  %shl_ln108_48 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_49, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_48"/></StgValue>
</operation>

<operation id="1920" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:849  %data_load_49 = load i32* %data_addr_49, align 4

]]></Node>
<StgValue><ssdm name="data_load_49"/></StgValue>
</operation>

<operation id="1921" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:850  %add_ln108_49 = add nsw i32 %data_load_49, %shl_ln108_48

]]></Node>
<StgValue><ssdm name="add_ln108_49"/></StgValue>
</operation>

<operation id="1922" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:851  store i32 %add_ln108_49, i32* %data_addr_49, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1923" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:866  %data_load_50 = load i32* %data_addr_50, align 4

]]></Node>
<StgValue><ssdm name="data_load_50"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1924" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:858  %trunc_ln107_100 = trunc i32 %in_load_50 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_100"/></StgValue>
</operation>

<operation id="1925" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:859  %trunc_ln107_101 = trunc i32 %w_load_50 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_101"/></StgValue>
</operation>

<operation id="1926" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:860  %xor_ln108_50 = xor i31 %trunc_ln107_101, %trunc_ln107_100

]]></Node>
<StgValue><ssdm name="xor_ln108_50"/></StgValue>
</operation>

<operation id="1927" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:861  %shl_ln108_49 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_50, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_49"/></StgValue>
</operation>

<operation id="1928" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:866  %data_load_50 = load i32* %data_addr_50, align 4

]]></Node>
<StgValue><ssdm name="data_load_50"/></StgValue>
</operation>

<operation id="1929" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:867  %add_ln108_50 = add nsw i32 %data_load_50, %shl_ln108_49

]]></Node>
<StgValue><ssdm name="add_ln108_50"/></StgValue>
</operation>

<operation id="1930" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:868  store i32 %add_ln108_50, i32* %data_addr_50, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1931" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:883  %data_load_51 = load i32* %data_addr_51, align 4

]]></Node>
<StgValue><ssdm name="data_load_51"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1932" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:875  %trunc_ln107_102 = trunc i32 %in_load_51 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_102"/></StgValue>
</operation>

<operation id="1933" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:876  %trunc_ln107_103 = trunc i32 %w_load_51 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_103"/></StgValue>
</operation>

<operation id="1934" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:877  %xor_ln108_51 = xor i31 %trunc_ln107_103, %trunc_ln107_102

]]></Node>
<StgValue><ssdm name="xor_ln108_51"/></StgValue>
</operation>

<operation id="1935" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:878  %shl_ln108_50 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_51, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_50"/></StgValue>
</operation>

<operation id="1936" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:883  %data_load_51 = load i32* %data_addr_51, align 4

]]></Node>
<StgValue><ssdm name="data_load_51"/></StgValue>
</operation>

<operation id="1937" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:884  %add_ln108_51 = add nsw i32 %data_load_51, %shl_ln108_50

]]></Node>
<StgValue><ssdm name="add_ln108_51"/></StgValue>
</operation>

<operation id="1938" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:885  store i32 %add_ln108_51, i32* %data_addr_51, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1939" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:900  %data_load_52 = load i32* %data_addr_52, align 4

]]></Node>
<StgValue><ssdm name="data_load_52"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1940" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:892  %trunc_ln107_104 = trunc i32 %in_load_52 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_104"/></StgValue>
</operation>

<operation id="1941" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:893  %trunc_ln107_105 = trunc i32 %w_load_52 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_105"/></StgValue>
</operation>

<operation id="1942" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:894  %xor_ln108_52 = xor i31 %trunc_ln107_105, %trunc_ln107_104

]]></Node>
<StgValue><ssdm name="xor_ln108_52"/></StgValue>
</operation>

<operation id="1943" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:895  %shl_ln108_51 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_52, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_51"/></StgValue>
</operation>

<operation id="1944" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:900  %data_load_52 = load i32* %data_addr_52, align 4

]]></Node>
<StgValue><ssdm name="data_load_52"/></StgValue>
</operation>

<operation id="1945" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:901  %add_ln108_52 = add nsw i32 %data_load_52, %shl_ln108_51

]]></Node>
<StgValue><ssdm name="add_ln108_52"/></StgValue>
</operation>

<operation id="1946" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:902  store i32 %add_ln108_52, i32* %data_addr_52, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1947" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:917  %data_load_53 = load i32* %data_addr_53, align 4

]]></Node>
<StgValue><ssdm name="data_load_53"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1948" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:909  %trunc_ln107_106 = trunc i32 %in_load_53 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_106"/></StgValue>
</operation>

<operation id="1949" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:910  %trunc_ln107_107 = trunc i32 %w_load_53 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_107"/></StgValue>
</operation>

<operation id="1950" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:911  %xor_ln108_53 = xor i31 %trunc_ln107_107, %trunc_ln107_106

]]></Node>
<StgValue><ssdm name="xor_ln108_53"/></StgValue>
</operation>

<operation id="1951" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:912  %shl_ln108_52 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_53, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_52"/></StgValue>
</operation>

<operation id="1952" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:917  %data_load_53 = load i32* %data_addr_53, align 4

]]></Node>
<StgValue><ssdm name="data_load_53"/></StgValue>
</operation>

<operation id="1953" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:918  %add_ln108_53 = add nsw i32 %data_load_53, %shl_ln108_52

]]></Node>
<StgValue><ssdm name="add_ln108_53"/></StgValue>
</operation>

<operation id="1954" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:919  store i32 %add_ln108_53, i32* %data_addr_53, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1955" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:934  %data_load_54 = load i32* %data_addr_54, align 4

]]></Node>
<StgValue><ssdm name="data_load_54"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1956" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:926  %trunc_ln107_108 = trunc i32 %in_load_54 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_108"/></StgValue>
</operation>

<operation id="1957" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:927  %trunc_ln107_109 = trunc i32 %w_load_54 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_109"/></StgValue>
</operation>

<operation id="1958" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:928  %xor_ln108_54 = xor i31 %trunc_ln107_109, %trunc_ln107_108

]]></Node>
<StgValue><ssdm name="xor_ln108_54"/></StgValue>
</operation>

<operation id="1959" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:929  %shl_ln108_53 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_54, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_53"/></StgValue>
</operation>

<operation id="1960" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:934  %data_load_54 = load i32* %data_addr_54, align 4

]]></Node>
<StgValue><ssdm name="data_load_54"/></StgValue>
</operation>

<operation id="1961" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:935  %add_ln108_54 = add nsw i32 %data_load_54, %shl_ln108_53

]]></Node>
<StgValue><ssdm name="add_ln108_54"/></StgValue>
</operation>

<operation id="1962" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:936  store i32 %add_ln108_54, i32* %data_addr_54, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1963" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:951  %data_load_55 = load i32* %data_addr_55, align 4

]]></Node>
<StgValue><ssdm name="data_load_55"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1964" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:943  %trunc_ln107_110 = trunc i32 %in_load_55 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_110"/></StgValue>
</operation>

<operation id="1965" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:944  %trunc_ln107_111 = trunc i32 %w_load_55 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_111"/></StgValue>
</operation>

<operation id="1966" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:945  %xor_ln108_55 = xor i31 %trunc_ln107_111, %trunc_ln107_110

]]></Node>
<StgValue><ssdm name="xor_ln108_55"/></StgValue>
</operation>

<operation id="1967" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:946  %shl_ln108_54 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_55, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_54"/></StgValue>
</operation>

<operation id="1968" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:951  %data_load_55 = load i32* %data_addr_55, align 4

]]></Node>
<StgValue><ssdm name="data_load_55"/></StgValue>
</operation>

<operation id="1969" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:952  %add_ln108_55 = add nsw i32 %data_load_55, %shl_ln108_54

]]></Node>
<StgValue><ssdm name="add_ln108_55"/></StgValue>
</operation>

<operation id="1970" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:953  store i32 %add_ln108_55, i32* %data_addr_55, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1971" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:968  %data_load_56 = load i32* %data_addr_56, align 4

]]></Node>
<StgValue><ssdm name="data_load_56"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1972" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:960  %trunc_ln107_112 = trunc i32 %in_load_56 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_112"/></StgValue>
</operation>

<operation id="1973" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:961  %trunc_ln107_113 = trunc i32 %w_load_56 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_113"/></StgValue>
</operation>

<operation id="1974" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:962  %xor_ln108_56 = xor i31 %trunc_ln107_113, %trunc_ln107_112

]]></Node>
<StgValue><ssdm name="xor_ln108_56"/></StgValue>
</operation>

<operation id="1975" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:963  %shl_ln108_55 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_56, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_55"/></StgValue>
</operation>

<operation id="1976" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:968  %data_load_56 = load i32* %data_addr_56, align 4

]]></Node>
<StgValue><ssdm name="data_load_56"/></StgValue>
</operation>

<operation id="1977" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:969  %add_ln108_56 = add nsw i32 %data_load_56, %shl_ln108_55

]]></Node>
<StgValue><ssdm name="add_ln108_56"/></StgValue>
</operation>

<operation id="1978" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:970  store i32 %add_ln108_56, i32* %data_addr_56, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1979" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:985  %data_load_57 = load i32* %data_addr_57, align 4

]]></Node>
<StgValue><ssdm name="data_load_57"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1980" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:977  %trunc_ln107_114 = trunc i32 %in_load_57 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_114"/></StgValue>
</operation>

<operation id="1981" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:978  %trunc_ln107_115 = trunc i32 %w_load_57 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_115"/></StgValue>
</operation>

<operation id="1982" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:979  %xor_ln108_57 = xor i31 %trunc_ln107_115, %trunc_ln107_114

]]></Node>
<StgValue><ssdm name="xor_ln108_57"/></StgValue>
</operation>

<operation id="1983" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:980  %shl_ln108_56 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_57, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_56"/></StgValue>
</operation>

<operation id="1984" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:985  %data_load_57 = load i32* %data_addr_57, align 4

]]></Node>
<StgValue><ssdm name="data_load_57"/></StgValue>
</operation>

<operation id="1985" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:986  %add_ln108_57 = add nsw i32 %data_load_57, %shl_ln108_56

]]></Node>
<StgValue><ssdm name="add_ln108_57"/></StgValue>
</operation>

<operation id="1986" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:987  store i32 %add_ln108_57, i32* %data_addr_57, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1987" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1002  %data_load_58 = load i32* %data_addr_58, align 4

]]></Node>
<StgValue><ssdm name="data_load_58"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1988" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:994  %trunc_ln107_116 = trunc i32 %in_load_58 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_116"/></StgValue>
</operation>

<operation id="1989" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:995  %trunc_ln107_117 = trunc i32 %w_load_58 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_117"/></StgValue>
</operation>

<operation id="1990" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:996  %xor_ln108_58 = xor i31 %trunc_ln107_117, %trunc_ln107_116

]]></Node>
<StgValue><ssdm name="xor_ln108_58"/></StgValue>
</operation>

<operation id="1991" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:997  %shl_ln108_57 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_58, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_57"/></StgValue>
</operation>

<operation id="1992" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1002  %data_load_58 = load i32* %data_addr_58, align 4

]]></Node>
<StgValue><ssdm name="data_load_58"/></StgValue>
</operation>

<operation id="1993" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1003  %add_ln108_58 = add nsw i32 %data_load_58, %shl_ln108_57

]]></Node>
<StgValue><ssdm name="add_ln108_58"/></StgValue>
</operation>

<operation id="1994" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1004  store i32 %add_ln108_58, i32* %data_addr_58, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1995" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1019  %data_load_59 = load i32* %data_addr_59, align 4

]]></Node>
<StgValue><ssdm name="data_load_59"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1996" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1011  %trunc_ln107_118 = trunc i32 %in_load_59 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_118"/></StgValue>
</operation>

<operation id="1997" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1012  %trunc_ln107_119 = trunc i32 %w_load_59 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_119"/></StgValue>
</operation>

<operation id="1998" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1013  %xor_ln108_59 = xor i31 %trunc_ln107_119, %trunc_ln107_118

]]></Node>
<StgValue><ssdm name="xor_ln108_59"/></StgValue>
</operation>

<operation id="1999" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1014  %shl_ln108_58 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_59, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_58"/></StgValue>
</operation>

<operation id="2000" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1019  %data_load_59 = load i32* %data_addr_59, align 4

]]></Node>
<StgValue><ssdm name="data_load_59"/></StgValue>
</operation>

<operation id="2001" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1020  %add_ln108_59 = add nsw i32 %data_load_59, %shl_ln108_58

]]></Node>
<StgValue><ssdm name="add_ln108_59"/></StgValue>
</operation>

<operation id="2002" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1021  store i32 %add_ln108_59, i32* %data_addr_59, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2003" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1036  %data_load_60 = load i32* %data_addr_60, align 4

]]></Node>
<StgValue><ssdm name="data_load_60"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2004" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1028  %trunc_ln107_120 = trunc i32 %in_load_60 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_120"/></StgValue>
</operation>

<operation id="2005" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1029  %trunc_ln107_121 = trunc i32 %w_load_60 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_121"/></StgValue>
</operation>

<operation id="2006" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1030  %xor_ln108_60 = xor i31 %trunc_ln107_121, %trunc_ln107_120

]]></Node>
<StgValue><ssdm name="xor_ln108_60"/></StgValue>
</operation>

<operation id="2007" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1031  %shl_ln108_59 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_60, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_59"/></StgValue>
</operation>

<operation id="2008" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1036  %data_load_60 = load i32* %data_addr_60, align 4

]]></Node>
<StgValue><ssdm name="data_load_60"/></StgValue>
</operation>

<operation id="2009" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1037  %add_ln108_60 = add nsw i32 %data_load_60, %shl_ln108_59

]]></Node>
<StgValue><ssdm name="add_ln108_60"/></StgValue>
</operation>

<operation id="2010" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1038  store i32 %add_ln108_60, i32* %data_addr_60, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2011" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1053  %data_load_61 = load i32* %data_addr_61, align 4

]]></Node>
<StgValue><ssdm name="data_load_61"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2012" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1045  %trunc_ln107_122 = trunc i32 %in_load_61 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_122"/></StgValue>
</operation>

<operation id="2013" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1046  %trunc_ln107_123 = trunc i32 %w_load_61 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_123"/></StgValue>
</operation>

<operation id="2014" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1047  %xor_ln108_61 = xor i31 %trunc_ln107_123, %trunc_ln107_122

]]></Node>
<StgValue><ssdm name="xor_ln108_61"/></StgValue>
</operation>

<operation id="2015" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1048  %shl_ln108_60 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_61, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_60"/></StgValue>
</operation>

<operation id="2016" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1053  %data_load_61 = load i32* %data_addr_61, align 4

]]></Node>
<StgValue><ssdm name="data_load_61"/></StgValue>
</operation>

<operation id="2017" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1054  %add_ln108_61 = add nsw i32 %data_load_61, %shl_ln108_60

]]></Node>
<StgValue><ssdm name="add_ln108_61"/></StgValue>
</operation>

<operation id="2018" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1055  store i32 %add_ln108_61, i32* %data_addr_61, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2019" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1070  %data_load_62 = load i32* %data_addr_62, align 4

]]></Node>
<StgValue><ssdm name="data_load_62"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2020" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1062  %trunc_ln107_124 = trunc i32 %in_load_62 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_124"/></StgValue>
</operation>

<operation id="2021" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1063  %trunc_ln107_125 = trunc i32 %w_load_62 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_125"/></StgValue>
</operation>

<operation id="2022" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1064  %xor_ln108_62 = xor i31 %trunc_ln107_125, %trunc_ln107_124

]]></Node>
<StgValue><ssdm name="xor_ln108_62"/></StgValue>
</operation>

<operation id="2023" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1065  %shl_ln108_61 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_62, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_61"/></StgValue>
</operation>

<operation id="2024" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1070  %data_load_62 = load i32* %data_addr_62, align 4

]]></Node>
<StgValue><ssdm name="data_load_62"/></StgValue>
</operation>

<operation id="2025" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1071  %add_ln108_62 = add nsw i32 %data_load_62, %shl_ln108_61

]]></Node>
<StgValue><ssdm name="add_ln108_62"/></StgValue>
</operation>

<operation id="2026" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1072  store i32 %add_ln108_62, i32* %data_addr_62, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2027" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1087  %data_load_63 = load i32* %data_addr_63, align 4

]]></Node>
<StgValue><ssdm name="data_load_63"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2028" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1079  %trunc_ln107_126 = trunc i32 %in_load_63 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_126"/></StgValue>
</operation>

<operation id="2029" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1080  %trunc_ln107_127 = trunc i32 %w_load_63 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_127"/></StgValue>
</operation>

<operation id="2030" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1081  %xor_ln108_63 = xor i31 %trunc_ln107_127, %trunc_ln107_126

]]></Node>
<StgValue><ssdm name="xor_ln108_63"/></StgValue>
</operation>

<operation id="2031" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1082  %shl_ln108_62 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_63, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_62"/></StgValue>
</operation>

<operation id="2032" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1087  %data_load_63 = load i32* %data_addr_63, align 4

]]></Node>
<StgValue><ssdm name="data_load_63"/></StgValue>
</operation>

<operation id="2033" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1088  %add_ln108_63 = add nsw i32 %data_load_63, %shl_ln108_62

]]></Node>
<StgValue><ssdm name="add_ln108_63"/></StgValue>
</operation>

<operation id="2034" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1089  store i32 %add_ln108_63, i32* %data_addr_63, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2035" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1104  %data_load_64 = load i32* %data_addr_64, align 4

]]></Node>
<StgValue><ssdm name="data_load_64"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2036" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1096  %trunc_ln107_128 = trunc i32 %in_load_64 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_128"/></StgValue>
</operation>

<operation id="2037" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1097  %trunc_ln107_129 = trunc i32 %w_load_64 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_129"/></StgValue>
</operation>

<operation id="2038" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1098  %xor_ln108_64 = xor i31 %trunc_ln107_129, %trunc_ln107_128

]]></Node>
<StgValue><ssdm name="xor_ln108_64"/></StgValue>
</operation>

<operation id="2039" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1099  %shl_ln108_63 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_64, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_63"/></StgValue>
</operation>

<operation id="2040" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1104  %data_load_64 = load i32* %data_addr_64, align 4

]]></Node>
<StgValue><ssdm name="data_load_64"/></StgValue>
</operation>

<operation id="2041" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1105  %add_ln108_64 = add nsw i32 %data_load_64, %shl_ln108_63

]]></Node>
<StgValue><ssdm name="add_ln108_64"/></StgValue>
</operation>

<operation id="2042" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1106  store i32 %add_ln108_64, i32* %data_addr_64, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2043" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1121  %data_load_65 = load i32* %data_addr_65, align 4

]]></Node>
<StgValue><ssdm name="data_load_65"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2044" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1113  %trunc_ln107_130 = trunc i32 %in_load_65 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_130"/></StgValue>
</operation>

<operation id="2045" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1114  %trunc_ln107_131 = trunc i32 %w_load_65 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_131"/></StgValue>
</operation>

<operation id="2046" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1115  %xor_ln108_65 = xor i31 %trunc_ln107_131, %trunc_ln107_130

]]></Node>
<StgValue><ssdm name="xor_ln108_65"/></StgValue>
</operation>

<operation id="2047" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1116  %shl_ln108_64 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_65, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_64"/></StgValue>
</operation>

<operation id="2048" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1121  %data_load_65 = load i32* %data_addr_65, align 4

]]></Node>
<StgValue><ssdm name="data_load_65"/></StgValue>
</operation>

<operation id="2049" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1122  %add_ln108_65 = add nsw i32 %data_load_65, %shl_ln108_64

]]></Node>
<StgValue><ssdm name="add_ln108_65"/></StgValue>
</operation>

<operation id="2050" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1123  store i32 %add_ln108_65, i32* %data_addr_65, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2051" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1138  %data_load_66 = load i32* %data_addr_66, align 4

]]></Node>
<StgValue><ssdm name="data_load_66"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2052" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1130  %trunc_ln107_132 = trunc i32 %in_load_66 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_132"/></StgValue>
</operation>

<operation id="2053" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1131  %trunc_ln107_133 = trunc i32 %w_load_66 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_133"/></StgValue>
</operation>

<operation id="2054" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1132  %xor_ln108_66 = xor i31 %trunc_ln107_133, %trunc_ln107_132

]]></Node>
<StgValue><ssdm name="xor_ln108_66"/></StgValue>
</operation>

<operation id="2055" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1133  %shl_ln108_65 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_66, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_65"/></StgValue>
</operation>

<operation id="2056" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1138  %data_load_66 = load i32* %data_addr_66, align 4

]]></Node>
<StgValue><ssdm name="data_load_66"/></StgValue>
</operation>

<operation id="2057" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1139  %add_ln108_66 = add nsw i32 %data_load_66, %shl_ln108_65

]]></Node>
<StgValue><ssdm name="add_ln108_66"/></StgValue>
</operation>

<operation id="2058" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1140  store i32 %add_ln108_66, i32* %data_addr_66, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2059" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1155  %data_load_67 = load i32* %data_addr_67, align 4

]]></Node>
<StgValue><ssdm name="data_load_67"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2060" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1147  %trunc_ln107_134 = trunc i32 %in_load_67 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_134"/></StgValue>
</operation>

<operation id="2061" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1148  %trunc_ln107_135 = trunc i32 %w_load_67 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_135"/></StgValue>
</operation>

<operation id="2062" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1149  %xor_ln108_67 = xor i31 %trunc_ln107_135, %trunc_ln107_134

]]></Node>
<StgValue><ssdm name="xor_ln108_67"/></StgValue>
</operation>

<operation id="2063" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1150  %shl_ln108_66 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_67, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_66"/></StgValue>
</operation>

<operation id="2064" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1155  %data_load_67 = load i32* %data_addr_67, align 4

]]></Node>
<StgValue><ssdm name="data_load_67"/></StgValue>
</operation>

<operation id="2065" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1156  %add_ln108_67 = add nsw i32 %data_load_67, %shl_ln108_66

]]></Node>
<StgValue><ssdm name="add_ln108_67"/></StgValue>
</operation>

<operation id="2066" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1157  store i32 %add_ln108_67, i32* %data_addr_67, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2067" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1172  %data_load_68 = load i32* %data_addr_68, align 4

]]></Node>
<StgValue><ssdm name="data_load_68"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2068" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1164  %trunc_ln107_136 = trunc i32 %in_load_68 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_136"/></StgValue>
</operation>

<operation id="2069" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1165  %trunc_ln107_137 = trunc i32 %w_load_68 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_137"/></StgValue>
</operation>

<operation id="2070" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1166  %xor_ln108_68 = xor i31 %trunc_ln107_137, %trunc_ln107_136

]]></Node>
<StgValue><ssdm name="xor_ln108_68"/></StgValue>
</operation>

<operation id="2071" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1167  %shl_ln108_67 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_68, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_67"/></StgValue>
</operation>

<operation id="2072" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1172  %data_load_68 = load i32* %data_addr_68, align 4

]]></Node>
<StgValue><ssdm name="data_load_68"/></StgValue>
</operation>

<operation id="2073" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1173  %add_ln108_68 = add nsw i32 %data_load_68, %shl_ln108_67

]]></Node>
<StgValue><ssdm name="add_ln108_68"/></StgValue>
</operation>

<operation id="2074" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1174  store i32 %add_ln108_68, i32* %data_addr_68, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2075" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1189  %data_load_69 = load i32* %data_addr_69, align 4

]]></Node>
<StgValue><ssdm name="data_load_69"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2076" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1181  %trunc_ln107_138 = trunc i32 %in_load_69 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_138"/></StgValue>
</operation>

<operation id="2077" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1182  %trunc_ln107_139 = trunc i32 %w_load_69 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_139"/></StgValue>
</operation>

<operation id="2078" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1183  %xor_ln108_69 = xor i31 %trunc_ln107_139, %trunc_ln107_138

]]></Node>
<StgValue><ssdm name="xor_ln108_69"/></StgValue>
</operation>

<operation id="2079" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1184  %shl_ln108_68 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_69, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_68"/></StgValue>
</operation>

<operation id="2080" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1189  %data_load_69 = load i32* %data_addr_69, align 4

]]></Node>
<StgValue><ssdm name="data_load_69"/></StgValue>
</operation>

<operation id="2081" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1190  %add_ln108_69 = add nsw i32 %data_load_69, %shl_ln108_68

]]></Node>
<StgValue><ssdm name="add_ln108_69"/></StgValue>
</operation>

<operation id="2082" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1191  store i32 %add_ln108_69, i32* %data_addr_69, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2083" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1206  %data_load_70 = load i32* %data_addr_70, align 4

]]></Node>
<StgValue><ssdm name="data_load_70"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2084" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1198  %trunc_ln107_140 = trunc i32 %in_load_70 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_140"/></StgValue>
</operation>

<operation id="2085" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1199  %trunc_ln107_141 = trunc i32 %w_load_70 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_141"/></StgValue>
</operation>

<operation id="2086" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1200  %xor_ln108_70 = xor i31 %trunc_ln107_141, %trunc_ln107_140

]]></Node>
<StgValue><ssdm name="xor_ln108_70"/></StgValue>
</operation>

<operation id="2087" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1201  %shl_ln108_69 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_70, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_69"/></StgValue>
</operation>

<operation id="2088" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1206  %data_load_70 = load i32* %data_addr_70, align 4

]]></Node>
<StgValue><ssdm name="data_load_70"/></StgValue>
</operation>

<operation id="2089" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1207  %add_ln108_70 = add nsw i32 %data_load_70, %shl_ln108_69

]]></Node>
<StgValue><ssdm name="add_ln108_70"/></StgValue>
</operation>

<operation id="2090" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1208  store i32 %add_ln108_70, i32* %data_addr_70, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2091" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1223  %data_load_71 = load i32* %data_addr_71, align 4

]]></Node>
<StgValue><ssdm name="data_load_71"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2092" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1215  %trunc_ln107_142 = trunc i32 %in_load_71 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_142"/></StgValue>
</operation>

<operation id="2093" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1216  %trunc_ln107_143 = trunc i32 %w_load_71 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_143"/></StgValue>
</operation>

<operation id="2094" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1217  %xor_ln108_71 = xor i31 %trunc_ln107_143, %trunc_ln107_142

]]></Node>
<StgValue><ssdm name="xor_ln108_71"/></StgValue>
</operation>

<operation id="2095" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1218  %shl_ln108_70 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_71, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_70"/></StgValue>
</operation>

<operation id="2096" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1223  %data_load_71 = load i32* %data_addr_71, align 4

]]></Node>
<StgValue><ssdm name="data_load_71"/></StgValue>
</operation>

<operation id="2097" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1224  %add_ln108_71 = add nsw i32 %data_load_71, %shl_ln108_70

]]></Node>
<StgValue><ssdm name="add_ln108_71"/></StgValue>
</operation>

<operation id="2098" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1225  store i32 %add_ln108_71, i32* %data_addr_71, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2099" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1240  %data_load_72 = load i32* %data_addr_72, align 4

]]></Node>
<StgValue><ssdm name="data_load_72"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2100" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1232  %trunc_ln107_144 = trunc i32 %in_load_72 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_144"/></StgValue>
</operation>

<operation id="2101" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1233  %trunc_ln107_145 = trunc i32 %w_load_72 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_145"/></StgValue>
</operation>

<operation id="2102" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1234  %xor_ln108_72 = xor i31 %trunc_ln107_145, %trunc_ln107_144

]]></Node>
<StgValue><ssdm name="xor_ln108_72"/></StgValue>
</operation>

<operation id="2103" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1235  %shl_ln108_71 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_72, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_71"/></StgValue>
</operation>

<operation id="2104" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1240  %data_load_72 = load i32* %data_addr_72, align 4

]]></Node>
<StgValue><ssdm name="data_load_72"/></StgValue>
</operation>

<operation id="2105" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1241  %add_ln108_72 = add nsw i32 %data_load_72, %shl_ln108_71

]]></Node>
<StgValue><ssdm name="add_ln108_72"/></StgValue>
</operation>

<operation id="2106" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1242  store i32 %add_ln108_72, i32* %data_addr_72, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2107" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1257  %data_load_73 = load i32* %data_addr_73, align 4

]]></Node>
<StgValue><ssdm name="data_load_73"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2108" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1249  %trunc_ln107_146 = trunc i32 %in_load_73 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_146"/></StgValue>
</operation>

<operation id="2109" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1250  %trunc_ln107_147 = trunc i32 %w_load_73 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_147"/></StgValue>
</operation>

<operation id="2110" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1251  %xor_ln108_73 = xor i31 %trunc_ln107_147, %trunc_ln107_146

]]></Node>
<StgValue><ssdm name="xor_ln108_73"/></StgValue>
</operation>

<operation id="2111" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1252  %shl_ln108_72 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_73, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_72"/></StgValue>
</operation>

<operation id="2112" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1257  %data_load_73 = load i32* %data_addr_73, align 4

]]></Node>
<StgValue><ssdm name="data_load_73"/></StgValue>
</operation>

<operation id="2113" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1258  %add_ln108_73 = add nsw i32 %data_load_73, %shl_ln108_72

]]></Node>
<StgValue><ssdm name="add_ln108_73"/></StgValue>
</operation>

<operation id="2114" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1259  store i32 %add_ln108_73, i32* %data_addr_73, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2115" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1274  %data_load_74 = load i32* %data_addr_74, align 4

]]></Node>
<StgValue><ssdm name="data_load_74"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2116" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1266  %trunc_ln107_148 = trunc i32 %in_load_74 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_148"/></StgValue>
</operation>

<operation id="2117" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1267  %trunc_ln107_149 = trunc i32 %w_load_74 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_149"/></StgValue>
</operation>

<operation id="2118" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1268  %xor_ln108_74 = xor i31 %trunc_ln107_149, %trunc_ln107_148

]]></Node>
<StgValue><ssdm name="xor_ln108_74"/></StgValue>
</operation>

<operation id="2119" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1269  %shl_ln108_73 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_74, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_73"/></StgValue>
</operation>

<operation id="2120" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1274  %data_load_74 = load i32* %data_addr_74, align 4

]]></Node>
<StgValue><ssdm name="data_load_74"/></StgValue>
</operation>

<operation id="2121" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1275  %add_ln108_74 = add nsw i32 %data_load_74, %shl_ln108_73

]]></Node>
<StgValue><ssdm name="add_ln108_74"/></StgValue>
</operation>

<operation id="2122" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1276  store i32 %add_ln108_74, i32* %data_addr_74, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2123" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1291  %data_load_75 = load i32* %data_addr_75, align 4

]]></Node>
<StgValue><ssdm name="data_load_75"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2124" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1283  %trunc_ln107_150 = trunc i32 %in_load_75 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_150"/></StgValue>
</operation>

<operation id="2125" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1284  %trunc_ln107_151 = trunc i32 %w_load_75 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_151"/></StgValue>
</operation>

<operation id="2126" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1285  %xor_ln108_75 = xor i31 %trunc_ln107_151, %trunc_ln107_150

]]></Node>
<StgValue><ssdm name="xor_ln108_75"/></StgValue>
</operation>

<operation id="2127" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1286  %shl_ln108_74 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_75, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_74"/></StgValue>
</operation>

<operation id="2128" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1291  %data_load_75 = load i32* %data_addr_75, align 4

]]></Node>
<StgValue><ssdm name="data_load_75"/></StgValue>
</operation>

<operation id="2129" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1292  %add_ln108_75 = add nsw i32 %data_load_75, %shl_ln108_74

]]></Node>
<StgValue><ssdm name="add_ln108_75"/></StgValue>
</operation>

<operation id="2130" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1293  store i32 %add_ln108_75, i32* %data_addr_75, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2131" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1308  %data_load_76 = load i32* %data_addr_76, align 4

]]></Node>
<StgValue><ssdm name="data_load_76"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2132" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1300  %trunc_ln107_152 = trunc i32 %in_load_76 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_152"/></StgValue>
</operation>

<operation id="2133" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1301  %trunc_ln107_153 = trunc i32 %w_load_76 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_153"/></StgValue>
</operation>

<operation id="2134" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1302  %xor_ln108_76 = xor i31 %trunc_ln107_153, %trunc_ln107_152

]]></Node>
<StgValue><ssdm name="xor_ln108_76"/></StgValue>
</operation>

<operation id="2135" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1303  %shl_ln108_75 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_76, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_75"/></StgValue>
</operation>

<operation id="2136" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1308  %data_load_76 = load i32* %data_addr_76, align 4

]]></Node>
<StgValue><ssdm name="data_load_76"/></StgValue>
</operation>

<operation id="2137" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1309  %add_ln108_76 = add nsw i32 %data_load_76, %shl_ln108_75

]]></Node>
<StgValue><ssdm name="add_ln108_76"/></StgValue>
</operation>

<operation id="2138" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1310  store i32 %add_ln108_76, i32* %data_addr_76, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2139" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1325  %data_load_77 = load i32* %data_addr_77, align 4

]]></Node>
<StgValue><ssdm name="data_load_77"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2140" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1317  %trunc_ln107_154 = trunc i32 %in_load_77 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_154"/></StgValue>
</operation>

<operation id="2141" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1318  %trunc_ln107_155 = trunc i32 %w_load_77 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_155"/></StgValue>
</operation>

<operation id="2142" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1319  %xor_ln108_77 = xor i31 %trunc_ln107_155, %trunc_ln107_154

]]></Node>
<StgValue><ssdm name="xor_ln108_77"/></StgValue>
</operation>

<operation id="2143" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1320  %shl_ln108_76 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_77, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_76"/></StgValue>
</operation>

<operation id="2144" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1325  %data_load_77 = load i32* %data_addr_77, align 4

]]></Node>
<StgValue><ssdm name="data_load_77"/></StgValue>
</operation>

<operation id="2145" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1326  %add_ln108_77 = add nsw i32 %data_load_77, %shl_ln108_76

]]></Node>
<StgValue><ssdm name="add_ln108_77"/></StgValue>
</operation>

<operation id="2146" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1327  store i32 %add_ln108_77, i32* %data_addr_77, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2147" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1342  %data_load_78 = load i32* %data_addr_78, align 4

]]></Node>
<StgValue><ssdm name="data_load_78"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2148" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1334  %trunc_ln107_156 = trunc i32 %in_load_78 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_156"/></StgValue>
</operation>

<operation id="2149" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1335  %trunc_ln107_157 = trunc i32 %w_load_78 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_157"/></StgValue>
</operation>

<operation id="2150" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1336  %xor_ln108_78 = xor i31 %trunc_ln107_157, %trunc_ln107_156

]]></Node>
<StgValue><ssdm name="xor_ln108_78"/></StgValue>
</operation>

<operation id="2151" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1337  %shl_ln108_77 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_78, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_77"/></StgValue>
</operation>

<operation id="2152" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1342  %data_load_78 = load i32* %data_addr_78, align 4

]]></Node>
<StgValue><ssdm name="data_load_78"/></StgValue>
</operation>

<operation id="2153" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1343  %add_ln108_78 = add nsw i32 %data_load_78, %shl_ln108_77

]]></Node>
<StgValue><ssdm name="add_ln108_78"/></StgValue>
</operation>

<operation id="2154" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1344  store i32 %add_ln108_78, i32* %data_addr_78, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2155" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1359  %data_load_79 = load i32* %data_addr_79, align 4

]]></Node>
<StgValue><ssdm name="data_load_79"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2156" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1351  %trunc_ln107_158 = trunc i32 %in_load_79 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_158"/></StgValue>
</operation>

<operation id="2157" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1352  %trunc_ln107_159 = trunc i32 %w_load_79 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_159"/></StgValue>
</operation>

<operation id="2158" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1353  %xor_ln108_79 = xor i31 %trunc_ln107_159, %trunc_ln107_158

]]></Node>
<StgValue><ssdm name="xor_ln108_79"/></StgValue>
</operation>

<operation id="2159" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1354  %shl_ln108_78 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_79, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_78"/></StgValue>
</operation>

<operation id="2160" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1359  %data_load_79 = load i32* %data_addr_79, align 4

]]></Node>
<StgValue><ssdm name="data_load_79"/></StgValue>
</operation>

<operation id="2161" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1360  %add_ln108_79 = add nsw i32 %data_load_79, %shl_ln108_78

]]></Node>
<StgValue><ssdm name="add_ln108_79"/></StgValue>
</operation>

<operation id="2162" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1361  store i32 %add_ln108_79, i32* %data_addr_79, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2163" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1376  %data_load_80 = load i32* %data_addr_80, align 4

]]></Node>
<StgValue><ssdm name="data_load_80"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2164" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1368  %trunc_ln107_160 = trunc i32 %in_load_80 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_160"/></StgValue>
</operation>

<operation id="2165" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1369  %trunc_ln107_161 = trunc i32 %w_load_80 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_161"/></StgValue>
</operation>

<operation id="2166" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1370  %xor_ln108_80 = xor i31 %trunc_ln107_161, %trunc_ln107_160

]]></Node>
<StgValue><ssdm name="xor_ln108_80"/></StgValue>
</operation>

<operation id="2167" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1371  %shl_ln108_79 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_80, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_79"/></StgValue>
</operation>

<operation id="2168" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1376  %data_load_80 = load i32* %data_addr_80, align 4

]]></Node>
<StgValue><ssdm name="data_load_80"/></StgValue>
</operation>

<operation id="2169" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1377  %add_ln108_80 = add nsw i32 %data_load_80, %shl_ln108_79

]]></Node>
<StgValue><ssdm name="add_ln108_80"/></StgValue>
</operation>

<operation id="2170" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1378  store i32 %add_ln108_80, i32* %data_addr_80, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2171" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1393  %data_load_81 = load i32* %data_addr_81, align 4

]]></Node>
<StgValue><ssdm name="data_load_81"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2172" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1385  %trunc_ln107_162 = trunc i32 %in_load_81 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_162"/></StgValue>
</operation>

<operation id="2173" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1386  %trunc_ln107_163 = trunc i32 %w_load_81 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_163"/></StgValue>
</operation>

<operation id="2174" st_id="166" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1387  %xor_ln108_81 = xor i31 %trunc_ln107_163, %trunc_ln107_162

]]></Node>
<StgValue><ssdm name="xor_ln108_81"/></StgValue>
</operation>

<operation id="2175" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1388  %shl_ln108_80 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_81, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_80"/></StgValue>
</operation>

<operation id="2176" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1393  %data_load_81 = load i32* %data_addr_81, align 4

]]></Node>
<StgValue><ssdm name="data_load_81"/></StgValue>
</operation>

<operation id="2177" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1394  %add_ln108_81 = add nsw i32 %data_load_81, %shl_ln108_80

]]></Node>
<StgValue><ssdm name="add_ln108_81"/></StgValue>
</operation>

<operation id="2178" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1395  store i32 %add_ln108_81, i32* %data_addr_81, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2179" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1410  %data_load_82 = load i32* %data_addr_82, align 4

]]></Node>
<StgValue><ssdm name="data_load_82"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2180" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1402  %trunc_ln107_164 = trunc i32 %in_load_82 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_164"/></StgValue>
</operation>

<operation id="2181" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1403  %trunc_ln107_165 = trunc i32 %w_load_82 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_165"/></StgValue>
</operation>

<operation id="2182" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1404  %xor_ln108_82 = xor i31 %trunc_ln107_165, %trunc_ln107_164

]]></Node>
<StgValue><ssdm name="xor_ln108_82"/></StgValue>
</operation>

<operation id="2183" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1405  %shl_ln108_81 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_82, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_81"/></StgValue>
</operation>

<operation id="2184" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1410  %data_load_82 = load i32* %data_addr_82, align 4

]]></Node>
<StgValue><ssdm name="data_load_82"/></StgValue>
</operation>

<operation id="2185" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1411  %add_ln108_82 = add nsw i32 %data_load_82, %shl_ln108_81

]]></Node>
<StgValue><ssdm name="add_ln108_82"/></StgValue>
</operation>

<operation id="2186" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1412  store i32 %add_ln108_82, i32* %data_addr_82, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2187" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1427  %data_load_83 = load i32* %data_addr_83, align 4

]]></Node>
<StgValue><ssdm name="data_load_83"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2188" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1419  %trunc_ln107_166 = trunc i32 %in_load_83 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_166"/></StgValue>
</operation>

<operation id="2189" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1420  %trunc_ln107_167 = trunc i32 %w_load_83 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_167"/></StgValue>
</operation>

<operation id="2190" st_id="170" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1421  %xor_ln108_83 = xor i31 %trunc_ln107_167, %trunc_ln107_166

]]></Node>
<StgValue><ssdm name="xor_ln108_83"/></StgValue>
</operation>

<operation id="2191" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1422  %shl_ln108_82 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_83, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_82"/></StgValue>
</operation>

<operation id="2192" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1427  %data_load_83 = load i32* %data_addr_83, align 4

]]></Node>
<StgValue><ssdm name="data_load_83"/></StgValue>
</operation>

<operation id="2193" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1428  %add_ln108_83 = add nsw i32 %data_load_83, %shl_ln108_82

]]></Node>
<StgValue><ssdm name="add_ln108_83"/></StgValue>
</operation>

<operation id="2194" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1429  store i32 %add_ln108_83, i32* %data_addr_83, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2195" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1444  %data_load_84 = load i32* %data_addr_84, align 4

]]></Node>
<StgValue><ssdm name="data_load_84"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2196" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1436  %trunc_ln107_168 = trunc i32 %in_load_84 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_168"/></StgValue>
</operation>

<operation id="2197" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1437  %trunc_ln107_169 = trunc i32 %w_load_84 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_169"/></StgValue>
</operation>

<operation id="2198" st_id="172" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1438  %xor_ln108_84 = xor i31 %trunc_ln107_169, %trunc_ln107_168

]]></Node>
<StgValue><ssdm name="xor_ln108_84"/></StgValue>
</operation>

<operation id="2199" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1439  %shl_ln108_83 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_84, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_83"/></StgValue>
</operation>

<operation id="2200" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1444  %data_load_84 = load i32* %data_addr_84, align 4

]]></Node>
<StgValue><ssdm name="data_load_84"/></StgValue>
</operation>

<operation id="2201" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1445  %add_ln108_84 = add nsw i32 %data_load_84, %shl_ln108_83

]]></Node>
<StgValue><ssdm name="add_ln108_84"/></StgValue>
</operation>

<operation id="2202" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1446  store i32 %add_ln108_84, i32* %data_addr_84, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2203" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1461  %data_load_85 = load i32* %data_addr_85, align 4

]]></Node>
<StgValue><ssdm name="data_load_85"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2204" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1453  %trunc_ln107_170 = trunc i32 %in_load_85 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_170"/></StgValue>
</operation>

<operation id="2205" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1454  %trunc_ln107_171 = trunc i32 %w_load_85 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_171"/></StgValue>
</operation>

<operation id="2206" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1455  %xor_ln108_85 = xor i31 %trunc_ln107_171, %trunc_ln107_170

]]></Node>
<StgValue><ssdm name="xor_ln108_85"/></StgValue>
</operation>

<operation id="2207" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1456  %shl_ln108_84 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_85, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_84"/></StgValue>
</operation>

<operation id="2208" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1461  %data_load_85 = load i32* %data_addr_85, align 4

]]></Node>
<StgValue><ssdm name="data_load_85"/></StgValue>
</operation>

<operation id="2209" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1462  %add_ln108_85 = add nsw i32 %data_load_85, %shl_ln108_84

]]></Node>
<StgValue><ssdm name="add_ln108_85"/></StgValue>
</operation>

<operation id="2210" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1463  store i32 %add_ln108_85, i32* %data_addr_85, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2211" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1478  %data_load_86 = load i32* %data_addr_86, align 4

]]></Node>
<StgValue><ssdm name="data_load_86"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2212" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1470  %trunc_ln107_172 = trunc i32 %in_load_86 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_172"/></StgValue>
</operation>

<operation id="2213" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1471  %trunc_ln107_173 = trunc i32 %w_load_86 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_173"/></StgValue>
</operation>

<operation id="2214" st_id="176" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1472  %xor_ln108_86 = xor i31 %trunc_ln107_173, %trunc_ln107_172

]]></Node>
<StgValue><ssdm name="xor_ln108_86"/></StgValue>
</operation>

<operation id="2215" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1473  %shl_ln108_85 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_86, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_85"/></StgValue>
</operation>

<operation id="2216" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1478  %data_load_86 = load i32* %data_addr_86, align 4

]]></Node>
<StgValue><ssdm name="data_load_86"/></StgValue>
</operation>

<operation id="2217" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1479  %add_ln108_86 = add nsw i32 %data_load_86, %shl_ln108_85

]]></Node>
<StgValue><ssdm name="add_ln108_86"/></StgValue>
</operation>

<operation id="2218" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1480  store i32 %add_ln108_86, i32* %data_addr_86, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2219" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1495  %data_load_87 = load i32* %data_addr_87, align 4

]]></Node>
<StgValue><ssdm name="data_load_87"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2220" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1487  %trunc_ln107_174 = trunc i32 %in_load_87 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_174"/></StgValue>
</operation>

<operation id="2221" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1488  %trunc_ln107_175 = trunc i32 %w_load_87 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_175"/></StgValue>
</operation>

<operation id="2222" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1489  %xor_ln108_87 = xor i31 %trunc_ln107_175, %trunc_ln107_174

]]></Node>
<StgValue><ssdm name="xor_ln108_87"/></StgValue>
</operation>

<operation id="2223" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1490  %shl_ln108_86 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_87, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_86"/></StgValue>
</operation>

<operation id="2224" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1495  %data_load_87 = load i32* %data_addr_87, align 4

]]></Node>
<StgValue><ssdm name="data_load_87"/></StgValue>
</operation>

<operation id="2225" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1496  %add_ln108_87 = add nsw i32 %data_load_87, %shl_ln108_86

]]></Node>
<StgValue><ssdm name="add_ln108_87"/></StgValue>
</operation>

<operation id="2226" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1497  store i32 %add_ln108_87, i32* %data_addr_87, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2227" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1512  %data_load_88 = load i32* %data_addr_88, align 4

]]></Node>
<StgValue><ssdm name="data_load_88"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2228" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1504  %trunc_ln107_176 = trunc i32 %in_load_88 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_176"/></StgValue>
</operation>

<operation id="2229" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1505  %trunc_ln107_177 = trunc i32 %w_load_88 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_177"/></StgValue>
</operation>

<operation id="2230" st_id="180" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1506  %xor_ln108_88 = xor i31 %trunc_ln107_177, %trunc_ln107_176

]]></Node>
<StgValue><ssdm name="xor_ln108_88"/></StgValue>
</operation>

<operation id="2231" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1507  %shl_ln108_87 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_88, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_87"/></StgValue>
</operation>

<operation id="2232" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1512  %data_load_88 = load i32* %data_addr_88, align 4

]]></Node>
<StgValue><ssdm name="data_load_88"/></StgValue>
</operation>

<operation id="2233" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1513  %add_ln108_88 = add nsw i32 %data_load_88, %shl_ln108_87

]]></Node>
<StgValue><ssdm name="add_ln108_88"/></StgValue>
</operation>

<operation id="2234" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1514  store i32 %add_ln108_88, i32* %data_addr_88, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2235" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1529  %data_load_89 = load i32* %data_addr_89, align 4

]]></Node>
<StgValue><ssdm name="data_load_89"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2236" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1521  %trunc_ln107_178 = trunc i32 %in_load_89 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_178"/></StgValue>
</operation>

<operation id="2237" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1522  %trunc_ln107_179 = trunc i32 %w_load_89 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_179"/></StgValue>
</operation>

<operation id="2238" st_id="182" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1523  %xor_ln108_89 = xor i31 %trunc_ln107_179, %trunc_ln107_178

]]></Node>
<StgValue><ssdm name="xor_ln108_89"/></StgValue>
</operation>

<operation id="2239" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1524  %shl_ln108_88 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_89, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_88"/></StgValue>
</operation>

<operation id="2240" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1529  %data_load_89 = load i32* %data_addr_89, align 4

]]></Node>
<StgValue><ssdm name="data_load_89"/></StgValue>
</operation>

<operation id="2241" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1530  %add_ln108_89 = add nsw i32 %data_load_89, %shl_ln108_88

]]></Node>
<StgValue><ssdm name="add_ln108_89"/></StgValue>
</operation>

<operation id="2242" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1531  store i32 %add_ln108_89, i32* %data_addr_89, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2243" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1546  %data_load_90 = load i32* %data_addr_90, align 4

]]></Node>
<StgValue><ssdm name="data_load_90"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2244" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1538  %trunc_ln107_180 = trunc i32 %in_load_90 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_180"/></StgValue>
</operation>

<operation id="2245" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1539  %trunc_ln107_181 = trunc i32 %w_load_90 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_181"/></StgValue>
</operation>

<operation id="2246" st_id="184" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1540  %xor_ln108_90 = xor i31 %trunc_ln107_181, %trunc_ln107_180

]]></Node>
<StgValue><ssdm name="xor_ln108_90"/></StgValue>
</operation>

<operation id="2247" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1541  %shl_ln108_89 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_90, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_89"/></StgValue>
</operation>

<operation id="2248" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1546  %data_load_90 = load i32* %data_addr_90, align 4

]]></Node>
<StgValue><ssdm name="data_load_90"/></StgValue>
</operation>

<operation id="2249" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1547  %add_ln108_90 = add nsw i32 %data_load_90, %shl_ln108_89

]]></Node>
<StgValue><ssdm name="add_ln108_90"/></StgValue>
</operation>

<operation id="2250" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1548  store i32 %add_ln108_90, i32* %data_addr_90, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2251" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1563  %data_load_91 = load i32* %data_addr_91, align 4

]]></Node>
<StgValue><ssdm name="data_load_91"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2252" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1555  %trunc_ln107_182 = trunc i32 %in_load_91 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_182"/></StgValue>
</operation>

<operation id="2253" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1556  %trunc_ln107_183 = trunc i32 %w_load_91 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_183"/></StgValue>
</operation>

<operation id="2254" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1557  %xor_ln108_91 = xor i31 %trunc_ln107_183, %trunc_ln107_182

]]></Node>
<StgValue><ssdm name="xor_ln108_91"/></StgValue>
</operation>

<operation id="2255" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1558  %shl_ln108_90 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_91, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_90"/></StgValue>
</operation>

<operation id="2256" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1563  %data_load_91 = load i32* %data_addr_91, align 4

]]></Node>
<StgValue><ssdm name="data_load_91"/></StgValue>
</operation>

<operation id="2257" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1564  %add_ln108_91 = add nsw i32 %data_load_91, %shl_ln108_90

]]></Node>
<StgValue><ssdm name="add_ln108_91"/></StgValue>
</operation>

<operation id="2258" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1565  store i32 %add_ln108_91, i32* %data_addr_91, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2259" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1580  %data_load_92 = load i32* %data_addr_92, align 4

]]></Node>
<StgValue><ssdm name="data_load_92"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2260" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1572  %trunc_ln107_184 = trunc i32 %in_load_92 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_184"/></StgValue>
</operation>

<operation id="2261" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1573  %trunc_ln107_185 = trunc i32 %w_load_92 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_185"/></StgValue>
</operation>

<operation id="2262" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1574  %xor_ln108_92 = xor i31 %trunc_ln107_185, %trunc_ln107_184

]]></Node>
<StgValue><ssdm name="xor_ln108_92"/></StgValue>
</operation>

<operation id="2263" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1575  %shl_ln108_91 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_92, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_91"/></StgValue>
</operation>

<operation id="2264" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1580  %data_load_92 = load i32* %data_addr_92, align 4

]]></Node>
<StgValue><ssdm name="data_load_92"/></StgValue>
</operation>

<operation id="2265" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1581  %add_ln108_92 = add nsw i32 %data_load_92, %shl_ln108_91

]]></Node>
<StgValue><ssdm name="add_ln108_92"/></StgValue>
</operation>

<operation id="2266" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1582  store i32 %add_ln108_92, i32* %data_addr_92, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2267" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1597  %data_load_93 = load i32* %data_addr_93, align 4

]]></Node>
<StgValue><ssdm name="data_load_93"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2268" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1589  %trunc_ln107_186 = trunc i32 %in_load_93 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_186"/></StgValue>
</operation>

<operation id="2269" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1590  %trunc_ln107_187 = trunc i32 %w_load_93 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_187"/></StgValue>
</operation>

<operation id="2270" st_id="190" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1591  %xor_ln108_93 = xor i31 %trunc_ln107_187, %trunc_ln107_186

]]></Node>
<StgValue><ssdm name="xor_ln108_93"/></StgValue>
</operation>

<operation id="2271" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1592  %shl_ln108_92 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_93, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_92"/></StgValue>
</operation>

<operation id="2272" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1597  %data_load_93 = load i32* %data_addr_93, align 4

]]></Node>
<StgValue><ssdm name="data_load_93"/></StgValue>
</operation>

<operation id="2273" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1598  %add_ln108_93 = add nsw i32 %data_load_93, %shl_ln108_92

]]></Node>
<StgValue><ssdm name="add_ln108_93"/></StgValue>
</operation>

<operation id="2274" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1599  store i32 %add_ln108_93, i32* %data_addr_93, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2275" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1614  %data_load_94 = load i32* %data_addr_94, align 4

]]></Node>
<StgValue><ssdm name="data_load_94"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2276" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1606  %trunc_ln107_188 = trunc i32 %in_load_94 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_188"/></StgValue>
</operation>

<operation id="2277" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1607  %trunc_ln107_189 = trunc i32 %w_load_94 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_189"/></StgValue>
</operation>

<operation id="2278" st_id="192" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1608  %xor_ln108_94 = xor i31 %trunc_ln107_189, %trunc_ln107_188

]]></Node>
<StgValue><ssdm name="xor_ln108_94"/></StgValue>
</operation>

<operation id="2279" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1609  %shl_ln108_93 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_94, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_93"/></StgValue>
</operation>

<operation id="2280" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1614  %data_load_94 = load i32* %data_addr_94, align 4

]]></Node>
<StgValue><ssdm name="data_load_94"/></StgValue>
</operation>

<operation id="2281" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1615  %add_ln108_94 = add nsw i32 %data_load_94, %shl_ln108_93

]]></Node>
<StgValue><ssdm name="add_ln108_94"/></StgValue>
</operation>

<operation id="2282" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1616  store i32 %add_ln108_94, i32* %data_addr_94, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2283" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1631  %data_load_95 = load i32* %data_addr_95, align 4

]]></Node>
<StgValue><ssdm name="data_load_95"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2284" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1623  %trunc_ln107_190 = trunc i32 %in_load_95 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_190"/></StgValue>
</operation>

<operation id="2285" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1624  %trunc_ln107_191 = trunc i32 %w_load_95 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_191"/></StgValue>
</operation>

<operation id="2286" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1625  %xor_ln108_95 = xor i31 %trunc_ln107_191, %trunc_ln107_190

]]></Node>
<StgValue><ssdm name="xor_ln108_95"/></StgValue>
</operation>

<operation id="2287" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1626  %shl_ln108_94 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_95, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_94"/></StgValue>
</operation>

<operation id="2288" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1631  %data_load_95 = load i32* %data_addr_95, align 4

]]></Node>
<StgValue><ssdm name="data_load_95"/></StgValue>
</operation>

<operation id="2289" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1632  %add_ln108_95 = add nsw i32 %data_load_95, %shl_ln108_94

]]></Node>
<StgValue><ssdm name="add_ln108_95"/></StgValue>
</operation>

<operation id="2290" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1633  store i32 %add_ln108_95, i32* %data_addr_95, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2291" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1648  %data_load_96 = load i32* %data_addr_96, align 4

]]></Node>
<StgValue><ssdm name="data_load_96"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2292" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1640  %trunc_ln107_192 = trunc i32 %in_load_96 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_192"/></StgValue>
</operation>

<operation id="2293" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1641  %trunc_ln107_193 = trunc i32 %w_load_96 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_193"/></StgValue>
</operation>

<operation id="2294" st_id="196" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1642  %xor_ln108_96 = xor i31 %trunc_ln107_193, %trunc_ln107_192

]]></Node>
<StgValue><ssdm name="xor_ln108_96"/></StgValue>
</operation>

<operation id="2295" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1643  %shl_ln108_95 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_96, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_95"/></StgValue>
</operation>

<operation id="2296" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1648  %data_load_96 = load i32* %data_addr_96, align 4

]]></Node>
<StgValue><ssdm name="data_load_96"/></StgValue>
</operation>

<operation id="2297" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1649  %add_ln108_96 = add nsw i32 %data_load_96, %shl_ln108_95

]]></Node>
<StgValue><ssdm name="add_ln108_96"/></StgValue>
</operation>

<operation id="2298" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1650  store i32 %add_ln108_96, i32* %data_addr_96, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2299" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1665  %data_load_97 = load i32* %data_addr_97, align 4

]]></Node>
<StgValue><ssdm name="data_load_97"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2300" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1657  %trunc_ln107_194 = trunc i32 %in_load_97 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_194"/></StgValue>
</operation>

<operation id="2301" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1658  %trunc_ln107_195 = trunc i32 %w_load_97 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_195"/></StgValue>
</operation>

<operation id="2302" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1659  %xor_ln108_97 = xor i31 %trunc_ln107_195, %trunc_ln107_194

]]></Node>
<StgValue><ssdm name="xor_ln108_97"/></StgValue>
</operation>

<operation id="2303" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1660  %shl_ln108_96 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_97, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_96"/></StgValue>
</operation>

<operation id="2304" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1665  %data_load_97 = load i32* %data_addr_97, align 4

]]></Node>
<StgValue><ssdm name="data_load_97"/></StgValue>
</operation>

<operation id="2305" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1666  %add_ln108_97 = add nsw i32 %data_load_97, %shl_ln108_96

]]></Node>
<StgValue><ssdm name="add_ln108_97"/></StgValue>
</operation>

<operation id="2306" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1667  store i32 %add_ln108_97, i32* %data_addr_97, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2307" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1682  %data_load_98 = load i32* %data_addr_98, align 4

]]></Node>
<StgValue><ssdm name="data_load_98"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2308" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1674  %trunc_ln107_196 = trunc i32 %in_load_98 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_196"/></StgValue>
</operation>

<operation id="2309" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1675  %trunc_ln107_197 = trunc i32 %w_load_98 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_197"/></StgValue>
</operation>

<operation id="2310" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1676  %xor_ln108_98 = xor i31 %trunc_ln107_197, %trunc_ln107_196

]]></Node>
<StgValue><ssdm name="xor_ln108_98"/></StgValue>
</operation>

<operation id="2311" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1677  %shl_ln108_97 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_98, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_97"/></StgValue>
</operation>

<operation id="2312" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1682  %data_load_98 = load i32* %data_addr_98, align 4

]]></Node>
<StgValue><ssdm name="data_load_98"/></StgValue>
</operation>

<operation id="2313" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1683  %add_ln108_98 = add nsw i32 %data_load_98, %shl_ln108_97

]]></Node>
<StgValue><ssdm name="add_ln108_98"/></StgValue>
</operation>

<operation id="2314" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1684  store i32 %add_ln108_98, i32* %data_addr_98, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2315" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:2  %add_ln106_96 = add i14 100, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln106_96"/></StgValue>
</operation>

<operation id="2316" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1699  %data_load_99 = load i32* %data_addr_99, align 4

]]></Node>
<StgValue><ssdm name="data_load_99"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2317" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="2318" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln103"/></StgValue>
</operation>

<operation id="2319" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1691  %trunc_ln107_198 = trunc i32 %in_load_99 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_198"/></StgValue>
</operation>

<operation id="2320" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:1692  %trunc_ln107_199 = trunc i32 %w_load_99 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_199"/></StgValue>
</operation>

<operation id="2321" st_id="202" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:1693  %xor_ln108_99 = xor i31 %trunc_ln107_199, %trunc_ln107_198

]]></Node>
<StgValue><ssdm name="xor_ln108_99"/></StgValue>
</operation>

<operation id="2322" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:1694  %shl_ln108_98 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln108_99, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln108_98"/></StgValue>
</operation>

<operation id="2323" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
hls_label_0:1699  %data_load_99 = load i32* %data_addr_99, align 4

]]></Node>
<StgValue><ssdm name="data_load_99"/></StgValue>
</operation>

<operation id="2324" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:1700  %add_ln108_99 = add nsw i32 %data_load_99, %shl_ln108_98

]]></Node>
<StgValue><ssdm name="add_ln108_99"/></StgValue>
</operation>

<operation id="2325" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_0:1701  store i32 %add_ln108_99, i32* %data_addr_99, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="2326" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:1702  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="2327" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:1703  br label %1

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2328" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2329" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %k_0 = phi i7 [ %k, %hls_label_2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="2330" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln112 = icmp eq i7 %k_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="2331" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="2332" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %k = add i7 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="2333" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln112, label %2, label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="2334" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="14" op_0_bw="7">
<![CDATA[
hls_label_2:0  %zext_ln112 = zext i7 %k_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="2335" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:3  %y = add i14 %zext_ln112, -6484

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="2336" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:4  %zext_ln115 = zext i14 %y to i64

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="2337" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:5  %mean_addr = getelementptr inbounds [10000 x i32]* %mean, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="mean_addr"/></StgValue>
</operation>

<operation id="2338" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="14">
<![CDATA[
hls_label_2:6  %m = load i32* %mean_addr, align 4

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="2339" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:7  %addr_out_addr = getelementptr [10000 x i32]* %addr_out, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="addr_out_addr"/></StgValue>
</operation>

<operation id="2340" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="14">
<![CDATA[
hls_label_2:8  %addr_out_load = load i32* %addr_out_addr, align 4

]]></Node>
<StgValue><ssdm name="addr_out_load"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2341" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="14">
<![CDATA[
hls_label_2:6  %m = load i32* %mean_addr, align 4

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="2342" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="14">
<![CDATA[
hls_label_2:8  %addr_out_load = load i32* %addr_out_addr, align 4

]]></Node>
<StgValue><ssdm name="addr_out_load"/></StgValue>
</operation>

<operation id="2343" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="32">
<![CDATA[
hls_label_2:9  %sext_ln116 = sext i32 %addr_out_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="2344" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:10  %data_addr_100 = getelementptr [10000 x i32]* %data, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="data_addr_100"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2345" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="14">
<![CDATA[
hls_label_2:11  %temp = load i32* %data_addr_100, align 4

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2346" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="2347" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln113"/></StgValue>
</operation>

<operation id="2348" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="14">
<![CDATA[
hls_label_2:11  %temp = load i32* %data_addr_100, align 4

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="2349" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:12  %icmp_ln118 = icmp sgt i32 %temp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="2350" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:13  %z = sub nsw i32 %temp, %m

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="2351" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:14  %z_1 = add nsw i32 %m, %temp

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>

<operation id="2352" st_id="207" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:15  %z_2 = select i1 %icmp_ln118, i32 %z, i32 %z_1

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>

<operation id="2353" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_2:16  store i32 %z_2, i32* %data_addr_100, align 4

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="2354" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:17  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="2355" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:18  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2356" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
