// Seed: 1461204750
module module_0 ();
  reg id_1;
  module_2();
  supply0 id_2 = 1;
  id_3 :
  assert property (@(id_1 or posedge 1) (id_3))
  else id_1 <= 1;
endmodule
module automatic module_1 ();
  wire id_1;
  module_0();
  assign id_1 = id_1;
endmodule
module module_2;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
endmodule
module module_3 (
    output supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5
    , id_20,
    input uwire id_6,
    input wire id_7,
    input tri id_8,
    output supply1 id_9,
    output tri0 id_10,
    input uwire id_11,
    output wor id_12,
    input wor id_13,
    output supply1 id_14,
    input tri1 id_15,
    input wire id_16,
    input wor id_17,
    input uwire id_18
);
  wire id_21;
  module_2();
endmodule
