module matrix_mul_cu     #(parameter data_w = 32,
									parameter ram_d = 512,
									parameter ram_add_w = $clog2(ram_d))
									
								  (input wire );
								  


always @ (posedge clk)
begin
end

endmodule
