[2025-09-17 04:48:08] START suite=qualcomm_srv trace=srv5_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv5_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2620061 heartbeat IPC: 3.817 cumulative IPC: 3.817 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5060292 heartbeat IPC: 4.098 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5060292 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5060292 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14159140 heartbeat IPC: 1.099 cumulative IPC: 1.099 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 23279819 heartbeat IPC: 1.096 cumulative IPC: 1.098 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 32296928 heartbeat IPC: 1.109 cumulative IPC: 1.101 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 41407997 heartbeat IPC: 1.098 cumulative IPC: 1.1 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 50433029 heartbeat IPC: 1.108 cumulative IPC: 1.102 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 59461623 heartbeat IPC: 1.108 cumulative IPC: 1.103 (Simulation time: 00 hr 08 min 03 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 68683815 heartbeat IPC: 1.084 cumulative IPC: 1.1 (Simulation time: 00 hr 09 min 11 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 77733639 heartbeat IPC: 1.105 cumulative IPC: 1.101 (Simulation time: 00 hr 10 min 20 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv5_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000012 cycles: 86843802 heartbeat IPC: 1.098 cumulative IPC: 1.1 (Simulation time: 00 hr 11 min 30 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 90878477 cumulative IPC: 1.1 (Simulation time: 00 hr 12 min 39 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 90878477 cumulative IPC: 1.1 (Simulation time: 00 hr 12 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv5_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.1 instructions: 100000001 cycles: 90878477
CPU 0 Branch Prediction Accuracy: 90.81% MPKI: 16.16 Average ROB Occupancy at Mispredict: 25.17
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3874
BRANCH_INDIRECT: 0.4184
BRANCH_CONDITIONAL: 13.18
BRANCH_DIRECT_CALL: 0.9391
BRANCH_INDIRECT_CALL: 0.6071
BRANCH_RETURN: 0.6263


====Backend Stall Breakdown====
ROB_STALL: 39473
LQ_STALL: 0
SQ_STALL: 480255


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 126.21429
REPLAY_LOAD: 62.526318
NON_REPLAY_LOAD: 14.883814

== Total ==
ADDR_TRANS: 3534
REPLAY_LOAD: 2376
NON_REPLAY_LOAD: 33563

== Counts ==
ADDR_TRANS: 28
REPLAY_LOAD: 38
NON_REPLAY_LOAD: 2255

cpu0->cpu0_STLB TOTAL        ACCESS:    1867205 HIT:    1862906 MISS:       4299 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1867205 HIT:    1862906 MISS:       4299 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 209.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8300907 HIT:    7269761 MISS:    1031146 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6754164 HIT:    5882267 MISS:     871897 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     553850 HIT:     413938 MISS:     139912 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     985080 HIT:     972997 MISS:      12083 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7813 HIT:        559 MISS:       7254 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.46 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15010512 HIT:    8049865 MISS:    6960647 MSHR_MERGE:    1637364
cpu0->cpu0_L1I LOAD         ACCESS:   15010512 HIT:    8049865 MISS:    6960647 MSHR_MERGE:    1637364
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.71 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30504784 HIT:   27054202 MISS:    3450582 MSHR_MERGE:    1458036
cpu0->cpu0_L1D LOAD         ACCESS:   17154101 HIT:   15349966 MISS:    1804135 MSHR_MERGE:     373253
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13341905 HIT:   11703369 MISS:    1638536 MSHR_MERGE:    1084685
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8778 HIT:        867 MISS:       7911 MSHR_MERGE:         98
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12456350 HIT:   10541246 MISS:    1915104 MSHR_MERGE:     964099
cpu0->cpu0_ITLB LOAD         ACCESS:   12456350 HIT:   10541246 MISS:    1915104 MSHR_MERGE:     964099
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.08 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28917818 HIT:   27687339 MISS:    1230479 MSHR_MERGE:     314279
cpu0->cpu0_DTLB LOAD         ACCESS:   28917818 HIT:   27687339 MISS:    1230479 MSHR_MERGE:     314279
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.902 cycles
cpu0->LLC TOTAL        ACCESS:    1240165 HIT:    1192909 MISS:      47256 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     871885 HIT:     853693 MISS:      18192 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     139912 HIT:     114945 MISS:      24967 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     221114 HIT:     220970 MISS:        144 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7254 HIT:       3301 MISS:       3953 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2619
  ROW_BUFFER_MISS:      44491
  AVG DBUS CONGESTED CYCLE: 3.556
Channel 0 WQ ROW_BUFFER_HIT:        779
  ROW_BUFFER_MISS:      18424
  FULL:          0
Channel 0 REFRESHES ISSUED:       7573

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       515249       434759        85771         2407
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6          178          407          247
  STLB miss resolved @ L2C                0           96          136          265           81
  STLB miss resolved @ LLC                0          127          304         1621          669
  STLB miss resolved @ MEM                0            8          301         2230         2194

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162875        53163      1265619       140666          242
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          108           87           21
  STLB miss resolved @ L2C                0           29           47           43           11
  STLB miss resolved @ LLC                0           91          246          444           46
  STLB miss resolved @ MEM                0            1           68          200           99
[2025-09-17 05:00:48] END   suite=qualcomm_srv trace=srv5_ap (rc=0)
