verilog xil_defaultlib --include "../../../../../../../Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/ec67/hdl" --include "../../../../axi_dma_test.gen/sources_1/bd/axi_dma_block/ipshared/ec67/hdl" \
"../../../../../../../Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ip/axi_dma_block_xbar_0/sim/axi_dma_block_xbar_0.v" \
"../../../../../../../Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/4dc7/dma_fifo_master_module.v" \
"../../../../../../../Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/4dc7/dma_fifo_slave_module.v" \
"../../../../../../../Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/4dc7/uart_debug_module.v" \
"../../../../../../../Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/4dc7/dma_fifo_module.v" \
"../../../../../../../Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ip/axi_dma_block_dma_fifo_module_0_0/sim/axi_dma_block_dma_fifo_module_0_0.v" \
"../../../bd/axi_dma_block/sim/axi_dma_block.v" \
"../../../bd/axi_dma_block/ip/axi_dma_block_auto_pc_0_3/sim/axi_dma_block_auto_pc_0.v" \
"../../../bd/axi_dma_block/ip/axi_dma_block_auto_us_0_3/sim/axi_dma_block_auto_us_0.v" \
"../../../bd/axi_dma_block/ip/axi_dma_block_auto_us_1_3/sim/axi_dma_block_auto_us_1.v" \
"../../../bd/axi_dma_block/ip/axi_dma_block_auto_ds_0_2/sim/axi_dma_block_auto_ds_0.v" \
"../../../bd/axi_dma_block/ip/axi_dma_block_auto_pc_1_2/sim/axi_dma_block_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
