
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 312.137 ; gain = 82.867
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:59 . Memory (MB): peak = 533.137 ; gain = 303.867
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:01:00 . Memory (MB): peak = 533.137 ; gain = 303.867
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 705.066 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 705.066 ; gain = 475.797
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 705.066 ; gain = 475.797
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 705.066 ; gain = 475.797
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 705.066 ; gain = 475.797
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 705.066 ; gain = 475.797
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 705.066 ; gain = 475.797
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 705.066 ; gain = 475.797
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 705.066 ; gain = 475.797
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 705.066 ; gain = 475.797
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 705.066 ; gain = 475.797
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 705.066 ; gain = 475.797
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 705.066 ; gain = 475.797
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 705.066 ; gain = 475.797
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 705.066 ; gain = 475.797

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |    11|
|2     |LUT6       |    16|
|3     |MUXF7      |     8|
|4     |RAMB36E1   |    64|
|5     |RAMB36E1_1 |    64|
|6     |FDRE       |     6|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 705.066 ; gain = 475.797
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:19 . Memory (MB): peak = 705.066 ; gain = 478.172
