/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [6:0] _05_;
  wire [2:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_22z;
  wire [17:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [17:0] celloutsig_0_31z;
  wire [16:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [15:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [9:0] celloutsig_0_53z;
  wire [8:0] celloutsig_0_56z;
  wire [13:0] celloutsig_0_58z;
  wire [4:0] celloutsig_0_64z;
  wire [18:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_89z;
  wire [4:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_94z;
  wire celloutsig_0_95z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [29:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = ~((celloutsig_0_18z | celloutsig_0_32z[14]) & celloutsig_0_3z[0]);
  assign celloutsig_0_73z = ~((celloutsig_0_39z | celloutsig_0_27z[5]) & celloutsig_0_42z);
  assign celloutsig_0_95z = ~((celloutsig_0_89z[4] | celloutsig_0_52z) & celloutsig_0_53z[0]);
  assign celloutsig_0_14z = ~((celloutsig_0_13z[12] | _01_) & _02_);
  assign celloutsig_0_33z = ~((celloutsig_0_31z[17] | celloutsig_0_20z) & _03_);
  assign celloutsig_0_42z = ~(celloutsig_0_38z ^ celloutsig_0_14z);
  assign celloutsig_0_43z = ~(celloutsig_0_22z[0] ^ celloutsig_0_10z[1]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z ^ in_data[158]);
  assign celloutsig_0_25z = ~(celloutsig_0_13z[7] ^ celloutsig_0_1z[11]);
  assign celloutsig_0_26z = ~(celloutsig_0_13z[3] ^ celloutsig_0_4z[0]);
  assign celloutsig_0_34z = { celloutsig_0_23z[4], celloutsig_0_8z } + celloutsig_0_9z;
  assign celloutsig_0_49z = { celloutsig_0_14z, celloutsig_0_34z, celloutsig_0_16z, celloutsig_0_2z } + { celloutsig_0_31z[13:0], celloutsig_0_26z, celloutsig_0_19z };
  assign celloutsig_0_16z = { celloutsig_0_13z[15:11], celloutsig_0_11z } + { celloutsig_0_13z[8:7], celloutsig_0_12z };
  reg [3:0] _19_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _19_ <= 4'h0;
    else _19_ <= { celloutsig_0_1z[3], celloutsig_0_2z };
  assign { _02_, _04_[2], _01_, _04_[0] } = _19_;
  reg [6:0] _20_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _20_ <= 7'h00;
    else _20_ <= in_data[63:57];
  assign { _05_[6:3], _03_, _05_[1], _00_ } = _20_;
  assign celloutsig_0_4z = celloutsig_0_2z & celloutsig_0_0z;
  assign celloutsig_0_89z = celloutsig_0_64z & { celloutsig_0_9z[4:1], celloutsig_0_46z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z } & { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_8z = { in_data[129:101], celloutsig_1_4z } & { celloutsig_1_6z[12:3], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_51z = { celloutsig_0_27z[11:7], celloutsig_0_4z } / { 1'h1, celloutsig_0_16z[3:1], celloutsig_0_42z, celloutsig_0_43z, celloutsig_0_42z, celloutsig_0_14z };
  assign celloutsig_0_64z = celloutsig_0_58z[11:7] / { 1'h1, celloutsig_0_23z[10:7] };
  assign celloutsig_1_18z = { celloutsig_1_12z[4:1], celloutsig_1_0z, celloutsig_1_3z } / { 1'h1, in_data[144:143], celloutsig_1_11z };
  assign celloutsig_0_32z = { celloutsig_0_1z[5:3], celloutsig_0_27z, celloutsig_0_26z } / { 1'h1, in_data[78:63] };
  assign celloutsig_1_3z = { in_data[139:132], celloutsig_1_0z, celloutsig_1_2z } == in_data[173:164];
  assign celloutsig_1_9z = { celloutsig_1_8z[19:8], celloutsig_1_2z } && { celloutsig_1_5z[6:5], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_17z = { _02_, _04_[2], celloutsig_0_14z } || celloutsig_0_2z;
  assign celloutsig_0_19z = celloutsig_0_12z[1] & ~(celloutsig_0_16z[0]);
  assign celloutsig_0_6z = { in_data[74:59], celloutsig_0_4z } % { 1'h1, _04_[2], _01_, _04_[0], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_10z = { _04_[0], celloutsig_0_3z } % { 1'h1, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_11z = { in_data[157:156], celloutsig_1_9z } % { 1'h1, celloutsig_1_6z[4:3] };
  assign celloutsig_0_37z = { celloutsig_0_23z[16:13], celloutsig_0_2z, celloutsig_0_33z } * { celloutsig_0_31z[10:7], celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_56z = { celloutsig_0_0z[1], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_16z } * { celloutsig_0_6z[8:2], celloutsig_0_7z, celloutsig_0_47z };
  assign celloutsig_0_9z = celloutsig_0_6z[17:12] * { celloutsig_0_7z, celloutsig_0_7z, _02_, _04_[2], _01_, _04_[0] };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } * { celloutsig_1_1z[1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[79:77] * celloutsig_0_0z;
  assign celloutsig_0_8z = celloutsig_0_6z[10] ? { in_data[3:0], celloutsig_0_7z } : { celloutsig_0_1z[1], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_1z = celloutsig_0_0z[1] ? in_data[68:57] : { in_data[49:44], celloutsig_0_0z[2], 1'h0, celloutsig_0_0z[0], celloutsig_0_0z[2], 1'h0, celloutsig_0_0z[0] };
  assign celloutsig_0_3z = - { celloutsig_0_2z[2], celloutsig_0_0z };
  assign celloutsig_0_53z = - { celloutsig_0_7z, celloutsig_0_37z, celloutsig_0_17z };
  assign celloutsig_0_22z = - celloutsig_0_6z[12:5];
  assign celloutsig_0_28z = - { celloutsig_0_1z[2:1], celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_0_23z = ~ { in_data[54:46], celloutsig_0_19z, celloutsig_0_22z };
  assign celloutsig_0_31z = ~ { celloutsig_0_8z[4:1], celloutsig_0_9z, celloutsig_0_22z };
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_0z } | celloutsig_0_10z[4:1];
  assign celloutsig_1_4z = & in_data[145:143];
  assign celloutsig_0_18z = & celloutsig_0_6z[15:12];
  assign celloutsig_0_36z = | { celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_38z = | { celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z[1] };
  assign celloutsig_0_46z = | { celloutsig_0_27z[4:2], celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_10z[1], celloutsig_0_0z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_3z[3], celloutsig_0_2z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_39z = ^ in_data[89:87];
  assign celloutsig_0_7z = ^ celloutsig_0_3z[2:0];
  assign celloutsig_1_19z = ^ { celloutsig_1_12z[2:0], celloutsig_1_17z, celloutsig_1_0z };
  assign celloutsig_0_24z = celloutsig_0_1z[6:1] >> { celloutsig_0_8z[4:2], celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_10z, celloutsig_0_18z, _05_[6:3], _03_, _05_[1], _00_ } >> { celloutsig_0_16z[2], celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_2z, _02_, _04_[2], _01_, _04_[0], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[66:64] ~^ in_data[72:70];
  assign celloutsig_0_94z = celloutsig_0_56z[7:5] ~^ { celloutsig_0_51z[6:5], celloutsig_0_73z };
  assign celloutsig_1_1z = { in_data[136:135], celloutsig_1_0z } ~^ in_data[154:152];
  assign celloutsig_0_13z = { celloutsig_0_10z[3:2], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_4z } ~^ { celloutsig_0_1z[7], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z, _02_, _04_[2], _01_, _04_[0] };
  assign celloutsig_0_58z = { celloutsig_0_37z[5:0], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_28z } ^ celloutsig_0_49z[13:0];
  assign celloutsig_1_12z = { in_data[184:182], celloutsig_1_4z, celloutsig_1_9z } ^ celloutsig_1_6z[13:9];
  assign celloutsig_1_17z = in_data[127:123] ^ celloutsig_1_6z[8:4];
  assign celloutsig_0_47z = ~((celloutsig_0_20z & celloutsig_0_9z[5]) | (celloutsig_0_14z & celloutsig_0_36z));
  assign celloutsig_1_0z = ~((in_data[137] & in_data[149]) | (in_data[187] & in_data[118]));
  assign { _04_[3], _04_[1] } = { _02_, _01_ };
  assign { _05_[2], _05_[0] } = { _03_, _00_ };
  assign { out_data[133:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
