// Seed: 1138025033
module module_0 (
    input tri id_0,
    output uwire id_1,
    output wor id_2,
    input supply1 id_3,
    output tri id_4,
    input wand id_5,
    output tri id_6,
    output wor id_7,
    input supply0 id_8,
    input tri id_9,
    input wire id_10,
    input wire id_11,
    output supply0 id_12,
    output tri id_13,
    output supply1 id_14,
    input tri1 id_15,
    input tri0 id_16,
    output wire id_17,
    output tri1 id_18,
    output wire id_19,
    input tri0 id_20,
    output wor id_21,
    output tri1 id_22,
    output tri id_23,
    output tri0 id_24
    , id_27,
    output wand id_25
);
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd31,
    parameter id_5 = 32'd73
) (
    input uwire _id_0,
    input supply0 id_1,
    output wire id_2,
    output uwire id_3,
    input wire id_4,
    output supply1 _id_5
);
  logic [(  id_0  ) : id_5] id_7, id_8 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_2,
      id_3,
      id_4,
      id_4,
      id_4,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_3,
      id_3,
      id_2,
      id_4,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
