Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 20:56:41 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (54)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (54)
--------------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.634        0.000                      0                 1532        0.079        0.000                      0                 1532       54.305        0.000                       0                   565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.634        0.000                      0                 1528        0.079        0.000                      0                 1528       54.305        0.000                       0                   565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.473        0.000                      0                    4        0.845        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.608ns  (logic 60.155ns (58.626%)  route 42.453ns (41.374%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=26 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[7]/Q
                         net (fo=163, routed)         2.482     8.086    sm/D_states_q_reg[7]_0[0]
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.210 r  sm/ram_reg_i_150/O
                         net (fo=2, routed)           0.668     8.877    sm/ram_reg_i_150_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     9.001 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           0.635     9.636    sm/ram_reg_i_118_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  sm/ram_reg_i_56/O
                         net (fo=35, routed)          1.563    11.324    L_reg/M_sm_ra1[2]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.152    11.476 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=49, routed)          0.572    12.047    sm/M_alum_a[31]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.373 r  sm/D_registers_q[7][31]_i_213/O
                         net (fo=1, routed)           0.000    12.373    alum/S[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.905 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.905    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.019    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.133    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.247    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.361    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.589    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  alum/D_registers_q_reg[7][31]_i_128/CO[3]
                         net (fo=1, routed)           0.009    13.712    alum/D_registers_q_reg[7][31]_i_128_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.983 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.079    15.062    alum/temp_out0[31]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.373    15.435 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.435    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.985    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.099    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.213    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.327    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.441    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.555 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.555    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.669    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    16.792    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.949 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.957    17.906    alum/temp_out0[30]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    18.235 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.235    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.768 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.768    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.885 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.002 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.002    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.119 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.119    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.236 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.236    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.353 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.353    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.470 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    19.479    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.596 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.317    21.070    alum/temp_out0[29]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    21.402 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    21.402    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.952 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.066 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.066    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.180 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.180    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.294 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.294    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.408 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.408    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.522 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.522    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.636 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.645    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.759 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.759    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.916 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.241    24.157    alum/temp_out0[28]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.486 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.486    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.019 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.019    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.370    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.487 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.604 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.721 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.721    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.838 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.847    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.004 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.860    26.863    alum/temp_out0[27]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.195 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.195    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.745 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.745    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.859 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.859    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.973    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.315    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.429 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.429    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.543 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.552    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.075    29.784    alum/temp_out0[26]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.113 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.113    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.663 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.663    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.777 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.777    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.891 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.891    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.119    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.347 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.347    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.461 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.470    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.627 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.666    alum/temp_out0[25]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.995    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.528 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.645    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.762    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.879    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.113 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.113    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.230 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.239    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.513 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.665    alum/temp_out0[24]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.997 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.997    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.547 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.003    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.117    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.231 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    37.240    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.506    39.016    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.345 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.877 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.991    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.105 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.105    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.219 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.219    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.333    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.447 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.447    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.561 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.561    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.718 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.106    41.824    alum/temp_out0[22]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    42.153 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.153    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.703 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.658 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.776    44.434    alum/temp_out0[21]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.763 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.763    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.313 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.883 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.883    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.997 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.997    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.111 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.111    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.268 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.864    47.132    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.461 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.994 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.994    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.111 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.111    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.228 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.228    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.345 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.345    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.462 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.462    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.579 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.579    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.696 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.696    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.813 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.822    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.979 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.159    50.138    alum/temp_out0[19]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.941 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.409 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.409    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.526 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.643 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.643    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.760 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.760    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.917 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.881    52.798    alum/temp_out0[18]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    53.130 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.130    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.680 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.794    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.373    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.202    55.845    alum/temp_out0[17]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.174 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.174    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.724 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.724    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.838 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.838    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.952 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.952    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.066 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.066    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.180 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.679 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.817    58.496    alum/temp_out0[16]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.825 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.825    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.375 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.375    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.603 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.717 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.717    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.831 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.831    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.945 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.945    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.059 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.059    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.173 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.173    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.330 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.361    61.691    alum/temp_out0[15]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.020 r  alum/D_registers_q[7][14]_i_58/O
                         net (fo=1, routed)           0.000    62.020    alum/D_registers_q[7][14]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.421 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    62.421    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.535 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.535    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.649 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    62.649    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.763 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.763    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.877 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.877    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.991 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.991    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.105 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.105    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.219 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.219    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.376 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.991    64.367    alum/temp_out0[14]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.152 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.608    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.722 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.722    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.836    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.950    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.107 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.986    67.093    alum/temp_out0[13]
    SLICE_X51Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.878 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.878    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.992 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.992    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.220 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.220    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.334 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.334    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.448 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.448    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.562 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.562    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.676 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.676    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.833 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.131    alum/temp_out0[12]
    SLICE_X47Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.916 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.916    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.030 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    71.030    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.144 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.144    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.258 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.258    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.372 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.372    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.486 r  alum/D_registers_q_reg[7][11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_26_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.600 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.600    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.714 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.714    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.871 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.775    72.646    alum/temp_out0[11]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    72.975 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.975    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.508 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.625 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.625    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.742 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.859 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.976 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.976    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.093 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.093    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.210 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.210    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.327 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.327    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.484 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.842    75.327    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    75.659 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.659    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.209 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.209    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.323 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.323    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.437 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.437    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.551 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.164 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.050    78.214    alum/temp_out0[9]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.543 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.543    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.093 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.093    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.207 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.207    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.321 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.048 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.200    81.247    alum/temp_out0[8]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.576 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    81.576    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.109 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.460 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    82.460    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.577 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.577    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.694 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.694    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.811 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.811    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.928 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.928    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.085 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.935    84.021    alum/temp_out0[7]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.353 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.886 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.886    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.003 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    85.003    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.120 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    85.120    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.237 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.354 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.354    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.471 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    85.471    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.588 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.705 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.705    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.862 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          0.981    86.843    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.332    87.175 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.175    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.708 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    87.708    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.825 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.825    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.942 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.942    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.059 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    88.059    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.176 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    88.176    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.293 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.293    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.410 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.410    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.527 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.684 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.219    89.903    alum/temp_out0[5]
    SLICE_X52Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.706 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.823 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.823    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.940 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.940    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.057 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.057    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.174 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.174    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.291 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.291    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.408 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.682 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.135    92.817    alum/temp_out0[4]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    93.605 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    93.605    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.719 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    93.719    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.833 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.833    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.947 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.947    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.061 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.061    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.175 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.175    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.289 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    94.289    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.403 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.403    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.560 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.903    95.463    alum/temp_out0[3]
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.792 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.342 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.342    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.456 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.456    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.570 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.570    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.684 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.684    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.798 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.798    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.912 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.912    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.026 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.026    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.140 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.297 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.207    98.504    alum/temp_out0[2]
    SLICE_X46Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    99.304 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.304    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.421 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.655 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.772 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.772    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.889 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.889    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.006 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.006    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.123 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.123    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.280 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.854   101.134    alum/temp_out0[1]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332   101.466 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.814 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.814    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.971 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.677   103.648    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.329   103.977 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.977    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   104.189 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   104.485    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.784 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.198   105.982    sm/M_alum_out[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.124   106.106 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.667   106.773    sm/brams/override_address[0]
    SLICE_X59Y3          LUT4 (Prop_lut4_I2_O)        0.152   106.925 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.830   107.755    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.496   116.011    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.199    
                         clock uncertainty           -0.035   116.164    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.390    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.390    
                         arrival time                        -107.755    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             8.022ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.428ns  (logic 60.127ns (58.702%)  route 42.301ns (41.298%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=26 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[7]/Q
                         net (fo=163, routed)         2.482     8.086    sm/D_states_q_reg[7]_0[0]
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.210 r  sm/ram_reg_i_150/O
                         net (fo=2, routed)           0.668     8.877    sm/ram_reg_i_150_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     9.001 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           0.635     9.636    sm/ram_reg_i_118_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  sm/ram_reg_i_56/O
                         net (fo=35, routed)          1.563    11.324    L_reg/M_sm_ra1[2]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.152    11.476 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=49, routed)          0.572    12.047    sm/M_alum_a[31]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.373 r  sm/D_registers_q[7][31]_i_213/O
                         net (fo=1, routed)           0.000    12.373    alum/S[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.905 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.905    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.019    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.133    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.247    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.361    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.589    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  alum/D_registers_q_reg[7][31]_i_128/CO[3]
                         net (fo=1, routed)           0.009    13.712    alum/D_registers_q_reg[7][31]_i_128_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.983 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.079    15.062    alum/temp_out0[31]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.373    15.435 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.435    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.985    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.099    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.213    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.327    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.441    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.555 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.555    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.669    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    16.792    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.949 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.957    17.906    alum/temp_out0[30]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    18.235 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.235    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.768 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.768    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.885 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.002 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.002    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.119 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.119    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.236 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.236    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.353 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.353    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.470 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    19.479    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.596 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.317    21.070    alum/temp_out0[29]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    21.402 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    21.402    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.952 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.066 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.066    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.180 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.180    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.294 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.294    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.408 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.408    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.522 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.522    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.636 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.645    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.759 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.759    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.916 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.241    24.157    alum/temp_out0[28]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.486 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.486    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.019 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.019    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.370    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.487 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.604 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.721 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.721    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.838 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.847    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.004 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.860    26.863    alum/temp_out0[27]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.195 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.195    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.745 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.745    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.859 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.859    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.973    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.315    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.429 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.429    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.543 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.552    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.075    29.784    alum/temp_out0[26]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.113 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.113    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.663 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.663    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.777 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.777    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.891 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.891    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.119    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.347 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.347    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.461 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.470    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.627 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.666    alum/temp_out0[25]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.995    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.528 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.645    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.762    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.879    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.113 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.113    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.230 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.239    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.513 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.665    alum/temp_out0[24]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.997 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.997    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.547 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.003    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.117    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.231 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    37.240    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.506    39.016    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.345 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.877 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.991    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.105 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.105    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.219 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.219    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.333    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.447 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.447    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.561 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.561    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.718 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.106    41.824    alum/temp_out0[22]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    42.153 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.153    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.703 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.658 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.776    44.434    alum/temp_out0[21]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.763 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.763    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.313 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.883 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.883    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.997 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.997    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.111 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.111    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.268 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.864    47.132    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.461 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.994 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.994    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.111 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.111    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.228 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.228    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.345 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.345    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.462 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.462    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.579 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.579    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.696 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.696    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.813 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.822    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.979 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.159    50.138    alum/temp_out0[19]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.941 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.409 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.409    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.526 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.643 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.643    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.760 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.760    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.917 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.881    52.798    alum/temp_out0[18]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    53.130 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.130    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.680 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.794    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.373    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.202    55.845    alum/temp_out0[17]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.174 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.174    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.724 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.724    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.838 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.838    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.952 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.952    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.066 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.066    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.180 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.679 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.817    58.496    alum/temp_out0[16]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.825 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.825    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.375 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.375    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.603 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.717 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.717    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.831 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.831    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.945 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.945    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.059 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.059    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.173 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.173    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.330 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.361    61.691    alum/temp_out0[15]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.020 r  alum/D_registers_q[7][14]_i_58/O
                         net (fo=1, routed)           0.000    62.020    alum/D_registers_q[7][14]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.421 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    62.421    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.535 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.535    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.649 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    62.649    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.763 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.763    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.877 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.877    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.991 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.991    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.105 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.105    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.219 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.219    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.376 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.991    64.367    alum/temp_out0[14]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.152 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.608    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.722 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.722    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.836    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.950    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.107 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.986    67.093    alum/temp_out0[13]
    SLICE_X51Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.878 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.878    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.992 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.992    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.220 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.220    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.334 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.334    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.448 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.448    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.562 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.562    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.676 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.676    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.833 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.131    alum/temp_out0[12]
    SLICE_X47Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.916 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.916    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.030 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    71.030    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.144 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.144    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.258 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.258    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.372 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.372    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.486 r  alum/D_registers_q_reg[7][11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_26_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.600 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.600    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.714 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.714    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.871 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.775    72.646    alum/temp_out0[11]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    72.975 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.975    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.508 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.625 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.625    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.742 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.859 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.976 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.976    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.093 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.093    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.210 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.210    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.327 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.327    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.484 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.842    75.327    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    75.659 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.659    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.209 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.209    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.323 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.323    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.437 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.437    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.551 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.164 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.050    78.214    alum/temp_out0[9]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.543 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.543    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.093 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.093    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.207 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.207    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.321 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.048 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.200    81.247    alum/temp_out0[8]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.576 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    81.576    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.109 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.460 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    82.460    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.577 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.577    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.694 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.694    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.811 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.811    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.928 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.928    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.085 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.935    84.021    alum/temp_out0[7]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.353 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.886 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.886    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.003 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    85.003    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.120 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    85.120    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.237 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.354 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.354    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.471 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    85.471    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.588 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.705 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.705    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.862 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          0.981    86.843    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.332    87.175 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.175    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.708 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    87.708    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.825 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.825    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.942 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.942    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.059 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    88.059    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.176 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    88.176    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.293 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.293    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.410 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.410    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.527 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.684 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.219    89.903    alum/temp_out0[5]
    SLICE_X52Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.706 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.823 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.823    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.940 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.940    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.057 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.057    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.174 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.174    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.291 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.291    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.408 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.682 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.135    92.817    alum/temp_out0[4]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    93.605 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    93.605    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.719 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    93.719    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.833 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.833    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.947 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.947    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.061 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.061    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.175 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.175    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.289 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    94.289    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.403 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.403    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.560 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.903    95.463    alum/temp_out0[3]
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.792 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.342 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.342    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.456 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.456    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.570 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.570    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.684 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.684    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.798 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.798    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.912 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.912    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.026 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.026    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.140 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.297 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.207    98.504    alum/temp_out0[2]
    SLICE_X46Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    99.304 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.304    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.421 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.655 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.772 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.772    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.889 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.889    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.006 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.006    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.123 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.123    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.280 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.854   101.134    alum/temp_out0[1]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332   101.466 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.814 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.814    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.971 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.677   103.648    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.329   103.977 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.977    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   104.189 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   104.485    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.784 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.198   105.982    sm/M_alum_out[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.124   106.106 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.667   106.773    sm/brams/override_address[0]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124   106.897 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.679   107.575    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.496   116.011    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.199    
                         clock uncertainty           -0.035   116.164    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.598    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.598    
                         arrival time                        -107.576    
  -------------------------------------------------------------------
                         slack                                  8.022    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.770ns  (logic 60.216ns (58.593%)  route 42.554ns (41.407%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[7]/Q
                         net (fo=163, routed)         2.482     8.086    sm/D_states_q_reg[7]_0[0]
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.210 r  sm/ram_reg_i_150/O
                         net (fo=2, routed)           0.668     8.877    sm/ram_reg_i_150_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     9.001 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           0.635     9.636    sm/ram_reg_i_118_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  sm/ram_reg_i_56/O
                         net (fo=35, routed)          1.563    11.324    L_reg/M_sm_ra1[2]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.152    11.476 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=49, routed)          0.572    12.047    sm/M_alum_a[31]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.373 r  sm/D_registers_q[7][31]_i_213/O
                         net (fo=1, routed)           0.000    12.373    alum/S[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.905 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.905    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.019    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.133    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.247    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.361    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.589    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  alum/D_registers_q_reg[7][31]_i_128/CO[3]
                         net (fo=1, routed)           0.009    13.712    alum/D_registers_q_reg[7][31]_i_128_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.983 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.079    15.062    alum/temp_out0[31]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.373    15.435 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.435    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.985    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.099    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.213    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.327    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.441    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.555 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.555    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.669    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    16.792    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.949 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.957    17.906    alum/temp_out0[30]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    18.235 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.235    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.768 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.768    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.885 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.002 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.002    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.119 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.119    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.236 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.236    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.353 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.353    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.470 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    19.479    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.596 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.317    21.070    alum/temp_out0[29]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    21.402 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    21.402    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.952 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.066 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.066    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.180 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.180    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.294 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.294    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.408 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.408    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.522 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.522    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.636 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.645    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.759 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.759    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.916 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.241    24.157    alum/temp_out0[28]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.486 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.486    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.019 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.019    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.370    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.487 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.604 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.721 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.721    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.838 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.847    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.004 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.860    26.863    alum/temp_out0[27]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.195 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.195    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.745 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.745    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.859 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.859    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.973    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.315    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.429 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.429    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.543 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.552    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.075    29.784    alum/temp_out0[26]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.113 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.113    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.663 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.663    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.777 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.777    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.891 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.891    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.119    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.347 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.347    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.461 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.470    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.627 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.666    alum/temp_out0[25]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.995    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.528 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.645    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.762    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.879    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.113 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.113    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.230 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.239    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.513 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.665    alum/temp_out0[24]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.997 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.997    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.547 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.003    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.117    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.231 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    37.240    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.506    39.016    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.345 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.877 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.991    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.105 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.105    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.219 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.219    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.333    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.447 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.447    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.561 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.561    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.718 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.106    41.824    alum/temp_out0[22]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    42.153 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.153    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.703 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.658 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.776    44.434    alum/temp_out0[21]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.763 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.763    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.313 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.883 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.883    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.997 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.997    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.111 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.111    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.268 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.864    47.132    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.461 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.994 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.994    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.111 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.111    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.228 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.228    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.345 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.345    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.462 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.462    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.579 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.579    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.696 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.696    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.813 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.822    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.979 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.159    50.138    alum/temp_out0[19]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.941 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.409 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.409    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.526 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.643 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.643    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.760 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.760    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.917 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.881    52.798    alum/temp_out0[18]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    53.130 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.130    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.680 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.794    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.373    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.202    55.845    alum/temp_out0[17]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.174 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.174    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.724 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.724    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.838 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.838    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.952 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.952    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.066 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.066    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.180 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.679 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.817    58.496    alum/temp_out0[16]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.825 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.825    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.375 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.375    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.603 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.717 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.717    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.831 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.831    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.945 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.945    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.059 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.059    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.173 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.173    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.330 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.361    61.691    alum/temp_out0[15]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.020 r  alum/D_registers_q[7][14]_i_58/O
                         net (fo=1, routed)           0.000    62.020    alum/D_registers_q[7][14]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.421 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    62.421    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.535 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.535    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.649 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    62.649    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.763 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.763    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.877 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.877    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.991 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.991    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.105 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.105    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.219 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.219    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.376 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.991    64.367    alum/temp_out0[14]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.152 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.608    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.722 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.722    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.836    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.950    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.107 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.986    67.093    alum/temp_out0[13]
    SLICE_X51Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.878 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.878    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.992 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.992    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.220 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.220    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.334 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.334    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.448 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.448    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.562 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.562    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.676 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.676    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.833 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.131    alum/temp_out0[12]
    SLICE_X47Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.916 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.916    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.030 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    71.030    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.144 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.144    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.258 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.258    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.372 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.372    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.486 r  alum/D_registers_q_reg[7][11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_26_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.600 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.600    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.714 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.714    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.871 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.775    72.646    alum/temp_out0[11]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    72.975 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.975    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.508 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.625 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.625    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.742 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.859 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.976 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.976    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.093 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.093    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.210 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.210    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.327 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.327    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.484 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.842    75.327    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    75.659 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.659    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.209 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.209    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.323 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.323    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.437 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.437    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.551 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.164 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.050    78.214    alum/temp_out0[9]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.543 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.543    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.093 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.093    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.207 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.207    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.321 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.048 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.200    81.247    alum/temp_out0[8]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.576 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    81.576    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.109 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.460 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    82.460    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.577 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.577    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.694 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.694    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.811 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.811    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.928 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.928    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.085 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.935    84.021    alum/temp_out0[7]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.353 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.886 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.886    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.003 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    85.003    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.120 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    85.120    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.237 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.354 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.354    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.471 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    85.471    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.588 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.705 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.705    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.862 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          0.981    86.843    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.332    87.175 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.175    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.708 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    87.708    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.825 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.825    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.942 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.942    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.059 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    88.059    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.176 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    88.176    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.293 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.293    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.410 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.410    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.527 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.684 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.219    89.903    alum/temp_out0[5]
    SLICE_X52Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.706 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.823 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.823    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.940 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.940    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.057 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.057    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.174 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.174    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.291 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.291    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.408 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.682 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.135    92.817    alum/temp_out0[4]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    93.605 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    93.605    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.719 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    93.719    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.833 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.833    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.947 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.947    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.061 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.061    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.175 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.175    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.289 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    94.289    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.403 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.403    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.560 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.903    95.463    alum/temp_out0[3]
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.792 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.342 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.342    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.456 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.456    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.570 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.570    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.684 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.684    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.798 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.798    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.912 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.912    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.026 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.026    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.140 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.297 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.207    98.504    alum/temp_out0[2]
    SLICE_X46Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    99.304 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.304    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.421 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.655 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.772 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.772    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.889 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.889    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.006 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.006    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.123 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.123    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.280 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.854   101.134    alum/temp_out0[1]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332   101.466 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.814 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.814    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.971 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.677   103.648    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.329   103.977 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.575   104.552    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I1_O)        0.150   104.702 r  sm/D_states_q[1]_i_35/O
                         net (fo=1, routed)           0.436   105.139    sm/D_states_q[1]_i_35_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.326   105.465 r  sm/D_states_q[1]_i_26/O
                         net (fo=1, routed)           0.582   106.046    sm/D_states_q[1]_i_26_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.124   106.170 r  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.422   106.592    sm/D_states_q[1]_i_10_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.124   106.716 r  sm/D_states_q[1]_i_3/O
                         net (fo=3, routed)           0.606   107.322    sm/D_states_q[1]_i_3_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124   107.446 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471   107.917    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)       -0.047   116.137    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.137    
                         arrival time                        -107.918    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.280ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.676ns  (logic 60.216ns (58.647%)  route 42.460ns (41.353%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[7]/Q
                         net (fo=163, routed)         2.482     8.086    sm/D_states_q_reg[7]_0[0]
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.210 r  sm/ram_reg_i_150/O
                         net (fo=2, routed)           0.668     8.877    sm/ram_reg_i_150_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     9.001 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           0.635     9.636    sm/ram_reg_i_118_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  sm/ram_reg_i_56/O
                         net (fo=35, routed)          1.563    11.324    L_reg/M_sm_ra1[2]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.152    11.476 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=49, routed)          0.572    12.047    sm/M_alum_a[31]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.373 r  sm/D_registers_q[7][31]_i_213/O
                         net (fo=1, routed)           0.000    12.373    alum/S[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.905 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.905    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.019    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.133    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.247    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.361    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.589    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  alum/D_registers_q_reg[7][31]_i_128/CO[3]
                         net (fo=1, routed)           0.009    13.712    alum/D_registers_q_reg[7][31]_i_128_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.983 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.079    15.062    alum/temp_out0[31]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.373    15.435 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.435    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.985    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.099    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.213    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.327    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.441    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.555 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.555    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.669    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    16.792    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.949 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.957    17.906    alum/temp_out0[30]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    18.235 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.235    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.768 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.768    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.885 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.002 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.002    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.119 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.119    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.236 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.236    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.353 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.353    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.470 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    19.479    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.596 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.317    21.070    alum/temp_out0[29]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    21.402 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    21.402    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.952 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.066 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.066    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.180 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.180    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.294 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.294    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.408 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.408    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.522 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.522    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.636 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.645    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.759 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.759    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.916 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.241    24.157    alum/temp_out0[28]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.486 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.486    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.019 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.019    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.370    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.487 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.604 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.721 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.721    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.838 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.847    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.004 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.860    26.863    alum/temp_out0[27]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.195 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.195    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.745 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.745    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.859 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.859    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.973    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.315    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.429 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.429    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.543 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.552    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.075    29.784    alum/temp_out0[26]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.113 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.113    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.663 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.663    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.777 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.777    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.891 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.891    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.119    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.347 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.347    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.461 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.470    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.627 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.666    alum/temp_out0[25]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.995    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.528 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.645    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.762    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.879    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.113 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.113    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.230 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.239    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.513 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.665    alum/temp_out0[24]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.997 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.997    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.547 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.003    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.117    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.231 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    37.240    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.506    39.016    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.345 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.877 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.991    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.105 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.105    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.219 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.219    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.333    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.447 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.447    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.561 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.561    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.718 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.106    41.824    alum/temp_out0[22]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    42.153 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.153    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.703 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.658 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.776    44.434    alum/temp_out0[21]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.763 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.763    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.313 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.883 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.883    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.997 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.997    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.111 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.111    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.268 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.864    47.132    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.461 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.994 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.994    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.111 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.111    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.228 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.228    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.345 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.345    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.462 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.462    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.579 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.579    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.696 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.696    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.813 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.822    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.979 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.159    50.138    alum/temp_out0[19]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.941 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.409 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.409    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.526 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.643 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.643    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.760 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.760    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.917 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.881    52.798    alum/temp_out0[18]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    53.130 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.130    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.680 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.794    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.373    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.202    55.845    alum/temp_out0[17]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.174 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.174    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.724 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.724    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.838 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.838    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.952 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.952    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.066 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.066    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.180 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.679 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.817    58.496    alum/temp_out0[16]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.825 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.825    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.375 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.375    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.603 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.717 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.717    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.831 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.831    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.945 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.945    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.059 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.059    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.173 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.173    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.330 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.361    61.691    alum/temp_out0[15]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.020 r  alum/D_registers_q[7][14]_i_58/O
                         net (fo=1, routed)           0.000    62.020    alum/D_registers_q[7][14]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.421 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    62.421    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.535 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.535    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.649 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    62.649    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.763 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.763    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.877 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.877    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.991 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.991    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.105 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.105    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.219 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.219    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.376 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.991    64.367    alum/temp_out0[14]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.152 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.608    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.722 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.722    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.836    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.950    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.107 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.986    67.093    alum/temp_out0[13]
    SLICE_X51Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.878 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.878    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.992 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.992    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.220 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.220    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.334 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.334    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.448 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.448    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.562 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.562    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.676 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.676    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.833 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.131    alum/temp_out0[12]
    SLICE_X47Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.916 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.916    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.030 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    71.030    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.144 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.144    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.258 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.258    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.372 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.372    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.486 r  alum/D_registers_q_reg[7][11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_26_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.600 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.600    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.714 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.714    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.871 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.775    72.646    alum/temp_out0[11]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    72.975 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.975    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.508 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.625 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.625    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.742 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.859 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.976 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.976    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.093 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.093    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.210 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.210    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.327 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.327    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.484 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.842    75.327    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    75.659 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.659    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.209 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.209    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.323 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.323    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.437 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.437    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.551 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.164 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.050    78.214    alum/temp_out0[9]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.543 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.543    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.093 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.093    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.207 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.207    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.321 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.048 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.200    81.247    alum/temp_out0[8]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.576 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    81.576    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.109 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.460 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    82.460    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.577 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.577    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.694 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.694    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.811 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.811    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.928 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.928    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.085 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.935    84.021    alum/temp_out0[7]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.353 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.886 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.886    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.003 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    85.003    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.120 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    85.120    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.237 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.354 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.354    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.471 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    85.471    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.588 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.705 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.705    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.862 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          0.981    86.843    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.332    87.175 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.175    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.708 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    87.708    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.825 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.825    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.942 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.942    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.059 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    88.059    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.176 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    88.176    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.293 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.293    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.410 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.410    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.527 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.684 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.219    89.903    alum/temp_out0[5]
    SLICE_X52Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.706 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.823 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.823    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.940 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.940    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.057 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.057    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.174 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.174    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.291 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.291    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.408 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.682 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.135    92.817    alum/temp_out0[4]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    93.605 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    93.605    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.719 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    93.719    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.833 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.833    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.947 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.947    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.061 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.061    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.175 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.175    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.289 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    94.289    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.403 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.403    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.560 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.903    95.463    alum/temp_out0[3]
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.792 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.342 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.342    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.456 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.456    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.570 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.570    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.684 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.684    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.798 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.798    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.912 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.912    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.026 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.026    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.140 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.297 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.207    98.504    alum/temp_out0[2]
    SLICE_X46Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    99.304 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.304    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.421 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.655 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.772 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.772    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.889 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.889    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.006 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.006    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.123 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.123    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.280 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.854   101.134    alum/temp_out0[1]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332   101.466 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.814 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.814    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.971 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.677   103.648    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.329   103.977 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.575   104.552    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I1_O)        0.150   104.702 r  sm/D_states_q[1]_i_35/O
                         net (fo=1, routed)           0.436   105.139    sm/D_states_q[1]_i_35_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.326   105.465 r  sm/D_states_q[1]_i_26/O
                         net (fo=1, routed)           0.582   106.046    sm/D_states_q[1]_i_26_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.124   106.170 r  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.422   106.592    sm/D_states_q[1]_i_10_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.124   106.716 r  sm/D_states_q[1]_i_3/O
                         net (fo=3, routed)           0.603   107.319    sm/D_states_q[1]_i_3_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124   107.443 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   107.823    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)       -0.081   116.103    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.103    
                         arrival time                        -107.823    
  -------------------------------------------------------------------
                         slack                                  8.280    

Slack (MET) :             8.327ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.663ns  (logic 60.447ns (58.879%)  route 42.216ns (41.121%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[7]/Q
                         net (fo=163, routed)         2.482     8.086    sm/D_states_q_reg[7]_0[0]
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.210 r  sm/ram_reg_i_150/O
                         net (fo=2, routed)           0.668     8.877    sm/ram_reg_i_150_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     9.001 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           0.635     9.636    sm/ram_reg_i_118_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  sm/ram_reg_i_56/O
                         net (fo=35, routed)          1.563    11.324    L_reg/M_sm_ra1[2]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.152    11.476 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=49, routed)          0.572    12.047    sm/M_alum_a[31]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.373 r  sm/D_registers_q[7][31]_i_213/O
                         net (fo=1, routed)           0.000    12.373    alum/S[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.905 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.905    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.019    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.133    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.247    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.361    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.589    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  alum/D_registers_q_reg[7][31]_i_128/CO[3]
                         net (fo=1, routed)           0.009    13.712    alum/D_registers_q_reg[7][31]_i_128_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.983 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.079    15.062    alum/temp_out0[31]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.373    15.435 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.435    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.985    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.099    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.213    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.327    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.441    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.555 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.555    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.669    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    16.792    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.949 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.957    17.906    alum/temp_out0[30]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    18.235 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.235    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.768 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.768    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.885 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.002 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.002    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.119 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.119    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.236 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.236    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.353 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.353    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.470 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    19.479    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.596 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.317    21.070    alum/temp_out0[29]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    21.402 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    21.402    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.952 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.066 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.066    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.180 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.180    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.294 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.294    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.408 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.408    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.522 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.522    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.636 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.645    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.759 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.759    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.916 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.241    24.157    alum/temp_out0[28]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.486 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.486    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.019 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.019    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.370    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.487 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.604 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.721 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.721    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.838 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.847    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.004 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.860    26.863    alum/temp_out0[27]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.195 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.195    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.745 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.745    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.859 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.859    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.973    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.315    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.429 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.429    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.543 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.552    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.075    29.784    alum/temp_out0[26]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.113 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.113    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.663 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.663    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.777 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.777    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.891 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.891    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.119    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.347 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.347    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.461 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.470    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.627 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.666    alum/temp_out0[25]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.995    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.528 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.645    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.762    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.879    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.113 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.113    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.230 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.239    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.513 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.665    alum/temp_out0[24]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.997 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.997    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.547 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.003    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.117    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.231 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    37.240    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.506    39.016    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.345 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.877 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.991    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.105 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.105    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.219 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.219    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.333    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.447 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.447    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.561 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.561    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.718 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.106    41.824    alum/temp_out0[22]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    42.153 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.153    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.703 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.658 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.776    44.434    alum/temp_out0[21]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.763 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.763    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.313 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.883 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.883    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.997 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.997    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.111 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.111    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.268 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.864    47.132    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.461 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.994 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.994    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.111 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.111    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.228 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.228    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.345 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.345    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.462 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.462    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.579 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.579    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.696 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.696    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.813 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.822    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.979 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.159    50.138    alum/temp_out0[19]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.941 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.409 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.409    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.526 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.643 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.643    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.760 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.760    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.917 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.881    52.798    alum/temp_out0[18]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    53.130 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.130    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.680 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.794    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.373    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.202    55.845    alum/temp_out0[17]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.174 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.174    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.724 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.724    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.838 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.838    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.952 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.952    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.066 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.066    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.180 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.679 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.817    58.496    alum/temp_out0[16]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.825 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.825    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.375 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.375    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.603 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.717 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.717    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.831 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.831    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.945 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.945    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.059 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.059    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.173 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.173    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.330 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.361    61.691    alum/temp_out0[15]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.020 r  alum/D_registers_q[7][14]_i_58/O
                         net (fo=1, routed)           0.000    62.020    alum/D_registers_q[7][14]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.421 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    62.421    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.535 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.535    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.649 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    62.649    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.763 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.763    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.877 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.877    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.991 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.991    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.105 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.105    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.219 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.219    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.376 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.991    64.367    alum/temp_out0[14]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.152 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.608    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.722 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.722    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.836    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.950    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.107 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.986    67.093    alum/temp_out0[13]
    SLICE_X51Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.878 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.878    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.992 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.992    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.220 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.220    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.334 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.334    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.448 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.448    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.562 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.562    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.676 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.676    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.833 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.131    alum/temp_out0[12]
    SLICE_X47Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.916 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.916    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.030 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    71.030    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.144 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.144    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.258 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.258    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.372 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.372    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.486 r  alum/D_registers_q_reg[7][11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_26_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.600 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.600    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.714 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.714    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.871 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.775    72.646    alum/temp_out0[11]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    72.975 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.975    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.508 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.625 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.625    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.742 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.859 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.976 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.976    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.093 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.093    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.210 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.210    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.327 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.327    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.484 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.842    75.327    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    75.659 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.659    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.209 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.209    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.323 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.323    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.437 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.437    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.551 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.164 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.050    78.214    alum/temp_out0[9]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.543 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.543    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.093 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.093    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.207 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.207    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.321 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.048 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.200    81.247    alum/temp_out0[8]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.576 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    81.576    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.109 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.460 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    82.460    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.577 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.577    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.694 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.694    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.811 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.811    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.928 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.928    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.085 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.935    84.021    alum/temp_out0[7]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.353 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.886 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.886    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.003 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    85.003    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.120 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    85.120    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.237 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.354 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.354    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.471 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    85.471    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.588 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.705 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.705    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.862 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          0.981    86.843    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.332    87.175 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.175    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.708 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    87.708    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.825 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.825    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.942 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.942    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.059 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    88.059    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.176 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    88.176    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.293 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.293    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.410 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.410    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.527 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.684 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.219    89.903    alum/temp_out0[5]
    SLICE_X52Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.706 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.823 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.823    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.940 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.940    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.057 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.057    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.174 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.174    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.291 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.291    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.408 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.682 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.135    92.817    alum/temp_out0[4]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    93.605 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    93.605    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.719 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    93.719    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.833 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.833    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.947 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.947    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.061 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.061    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.175 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.175    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.289 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    94.289    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.403 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.403    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.560 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.903    95.463    alum/temp_out0[3]
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.792 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.342 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.342    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.456 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.456    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.570 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.570    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.684 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.684    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.798 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.798    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.912 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.912    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.026 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.026    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.140 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.297 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.207    98.504    alum/temp_out0[2]
    SLICE_X46Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    99.304 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.304    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.421 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.655 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.772 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.772    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.889 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.889    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.006 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.006    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.123 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.123    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.280 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.854   101.134    alum/temp_out0[1]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332   101.466 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.814 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.814    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.971 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.677   103.648    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.329   103.977 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.977    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   104.189 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   104.485    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.784 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          0.939   105.724    sm/M_alum_out[0]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.118   105.842 r  sm/D_states_q[2]_i_9/O
                         net (fo=1, routed)           0.433   106.275    sm/D_states_q[2]_i_9_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I1_O)        0.326   106.601 f  sm/D_states_q[2]_i_3/O
                         net (fo=3, routed)           0.584   107.185    sm/D_states_q[2]_i_3_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I1_O)        0.124   107.309 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.502   107.810    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X31Y6          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X31Y6          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X31Y6          FDRE (Setup_fdre_C_D)       -0.047   116.138    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.138    
                         arrival time                        -107.811    
  -------------------------------------------------------------------
                         slack                                  8.327    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.538ns  (logic 60.447ns (58.951%)  route 42.091ns (41.049%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[7]/Q
                         net (fo=163, routed)         2.482     8.086    sm/D_states_q_reg[7]_0[0]
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.210 r  sm/ram_reg_i_150/O
                         net (fo=2, routed)           0.668     8.877    sm/ram_reg_i_150_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     9.001 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           0.635     9.636    sm/ram_reg_i_118_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  sm/ram_reg_i_56/O
                         net (fo=35, routed)          1.563    11.324    L_reg/M_sm_ra1[2]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.152    11.476 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=49, routed)          0.572    12.047    sm/M_alum_a[31]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.373 r  sm/D_registers_q[7][31]_i_213/O
                         net (fo=1, routed)           0.000    12.373    alum/S[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.905 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.905    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.019    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.133    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.247    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.361    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.589    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  alum/D_registers_q_reg[7][31]_i_128/CO[3]
                         net (fo=1, routed)           0.009    13.712    alum/D_registers_q_reg[7][31]_i_128_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.983 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.079    15.062    alum/temp_out0[31]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.373    15.435 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.435    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.985    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.099    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.213    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.327    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.441    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.555 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.555    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.669    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    16.792    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.949 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.957    17.906    alum/temp_out0[30]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    18.235 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.235    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.768 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.768    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.885 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.002 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.002    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.119 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.119    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.236 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.236    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.353 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.353    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.470 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    19.479    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.596 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.317    21.070    alum/temp_out0[29]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    21.402 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    21.402    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.952 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.066 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.066    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.180 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.180    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.294 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.294    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.408 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.408    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.522 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.522    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.636 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.645    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.759 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.759    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.916 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.241    24.157    alum/temp_out0[28]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.486 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.486    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.019 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.019    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.370    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.487 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.604 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.721 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.721    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.838 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.847    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.004 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.860    26.863    alum/temp_out0[27]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.195 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.195    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.745 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.745    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.859 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.859    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.973    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.315    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.429 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.429    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.543 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.552    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.075    29.784    alum/temp_out0[26]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.113 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.113    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.663 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.663    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.777 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.777    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.891 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.891    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.119    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.347 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.347    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.461 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.470    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.627 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.666    alum/temp_out0[25]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.995    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.528 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.645    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.762    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.879    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.113 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.113    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.230 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.239    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.513 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.665    alum/temp_out0[24]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.997 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.997    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.547 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.003    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.117    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.231 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    37.240    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.506    39.016    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.345 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.877 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.991    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.105 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.105    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.219 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.219    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.333    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.447 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.447    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.561 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.561    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.718 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.106    41.824    alum/temp_out0[22]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    42.153 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.153    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.703 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.658 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.776    44.434    alum/temp_out0[21]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.763 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.763    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.313 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.883 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.883    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.997 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.997    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.111 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.111    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.268 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.864    47.132    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.461 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.994 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.994    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.111 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.111    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.228 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.228    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.345 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.345    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.462 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.462    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.579 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.579    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.696 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.696    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.813 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.822    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.979 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.159    50.138    alum/temp_out0[19]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.941 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.409 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.409    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.526 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.643 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.643    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.760 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.760    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.917 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.881    52.798    alum/temp_out0[18]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    53.130 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.130    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.680 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.794    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.373    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.202    55.845    alum/temp_out0[17]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.174 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.174    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.724 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.724    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.838 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.838    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.952 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.952    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.066 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.066    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.180 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.679 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.817    58.496    alum/temp_out0[16]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.825 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.825    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.375 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.375    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.603 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.717 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.717    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.831 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.831    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.945 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.945    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.059 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.059    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.173 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.173    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.330 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.361    61.691    alum/temp_out0[15]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.020 r  alum/D_registers_q[7][14]_i_58/O
                         net (fo=1, routed)           0.000    62.020    alum/D_registers_q[7][14]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.421 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    62.421    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.535 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.535    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.649 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    62.649    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.763 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.763    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.877 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.877    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.991 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.991    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.105 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.105    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.219 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.219    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.376 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.991    64.367    alum/temp_out0[14]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.152 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.608    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.722 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.722    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.836    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.950    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.107 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.986    67.093    alum/temp_out0[13]
    SLICE_X51Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.878 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.878    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.992 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.992    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.220 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.220    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.334 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.334    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.448 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.448    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.562 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.562    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.676 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.676    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.833 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.131    alum/temp_out0[12]
    SLICE_X47Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.916 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.916    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.030 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    71.030    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.144 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.144    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.258 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.258    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.372 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.372    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.486 r  alum/D_registers_q_reg[7][11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_26_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.600 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.600    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.714 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.714    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.871 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.775    72.646    alum/temp_out0[11]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    72.975 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.975    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.508 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.625 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.625    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.742 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.859 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.976 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.976    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.093 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.093    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.210 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.210    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.327 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.327    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.484 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.842    75.327    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    75.659 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.659    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.209 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.209    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.323 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.323    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.437 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.437    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.551 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.164 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.050    78.214    alum/temp_out0[9]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.543 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.543    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.093 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.093    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.207 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.207    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.321 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.048 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.200    81.247    alum/temp_out0[8]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.576 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    81.576    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.109 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.460 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    82.460    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.577 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.577    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.694 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.694    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.811 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.811    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.928 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.928    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.085 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.935    84.021    alum/temp_out0[7]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.353 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.886 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.886    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.003 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    85.003    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.120 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    85.120    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.237 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.354 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.354    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.471 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    85.471    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.588 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.705 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.705    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.862 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          0.981    86.843    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.332    87.175 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.175    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.708 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    87.708    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.825 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.825    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.942 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.942    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.059 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    88.059    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.176 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    88.176    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.293 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.293    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.410 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.410    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.527 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.684 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.219    89.903    alum/temp_out0[5]
    SLICE_X52Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.706 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.823 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.823    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.940 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.940    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.057 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.057    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.174 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.174    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.291 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.291    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.408 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.682 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.135    92.817    alum/temp_out0[4]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    93.605 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    93.605    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.719 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    93.719    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.833 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.833    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.947 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.947    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.061 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.061    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.175 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.175    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.289 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    94.289    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.403 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.403    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.560 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.903    95.463    alum/temp_out0[3]
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.792 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.342 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.342    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.456 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.456    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.570 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.570    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.684 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.684    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.798 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.798    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.912 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.912    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.026 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.026    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.140 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.297 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.207    98.504    alum/temp_out0[2]
    SLICE_X46Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    99.304 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.304    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.421 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.655 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.772 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.772    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.889 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.889    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.006 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.006    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.123 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.123    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.280 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.854   101.134    alum/temp_out0[1]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332   101.466 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.814 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.814    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.971 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.677   103.648    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.329   103.977 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.977    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   104.189 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   104.485    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.784 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          0.939   105.724    sm/M_alum_out[0]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.118   105.842 r  sm/D_states_q[2]_i_9/O
                         net (fo=1, routed)           0.433   106.275    sm/D_states_q[2]_i_9_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I1_O)        0.326   106.601 f  sm/D_states_q[2]_i_3/O
                         net (fo=3, routed)           0.581   107.182    sm/D_states_q[2]_i_3_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I1_O)        0.124   107.306 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   107.685    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X31Y6          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X31Y6          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X31Y6          FDRE (Setup_fdre_C_D)       -0.081   116.104    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.104    
                         arrival time                        -107.685    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.485ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.505ns  (logic 60.447ns (58.970%)  route 42.058ns (41.030%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=26 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[7]/Q
                         net (fo=163, routed)         2.482     8.086    sm/D_states_q_reg[7]_0[0]
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.210 r  sm/ram_reg_i_150/O
                         net (fo=2, routed)           0.668     8.877    sm/ram_reg_i_150_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     9.001 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           0.635     9.636    sm/ram_reg_i_118_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  sm/ram_reg_i_56/O
                         net (fo=35, routed)          1.563    11.324    L_reg/M_sm_ra1[2]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.152    11.476 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=49, routed)          0.572    12.047    sm/M_alum_a[31]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.373 r  sm/D_registers_q[7][31]_i_213/O
                         net (fo=1, routed)           0.000    12.373    alum/S[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.905 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.905    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.019    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.133    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.247    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.361    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.589    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  alum/D_registers_q_reg[7][31]_i_128/CO[3]
                         net (fo=1, routed)           0.009    13.712    alum/D_registers_q_reg[7][31]_i_128_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.983 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.079    15.062    alum/temp_out0[31]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.373    15.435 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.435    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.985    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.099    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.213    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.327    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.441    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.555 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.555    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.669    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    16.792    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.949 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.957    17.906    alum/temp_out0[30]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    18.235 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.235    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.768 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.768    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.885 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.002 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.002    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.119 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.119    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.236 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.236    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.353 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.353    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.470 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    19.479    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.596 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.317    21.070    alum/temp_out0[29]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    21.402 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    21.402    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.952 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.066 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.066    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.180 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.180    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.294 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.294    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.408 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.408    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.522 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.522    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.636 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.645    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.759 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.759    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.916 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.241    24.157    alum/temp_out0[28]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.486 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.486    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.019 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.019    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.370    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.487 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.604 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.721 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.721    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.838 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.847    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.004 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.860    26.863    alum/temp_out0[27]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.195 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.195    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.745 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.745    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.859 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.859    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.973    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.315    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.429 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.429    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.543 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.552    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.075    29.784    alum/temp_out0[26]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.113 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.113    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.663 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.663    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.777 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.777    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.891 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.891    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.119    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.347 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.347    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.461 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.470    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.627 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.666    alum/temp_out0[25]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.995    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.528 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.645    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.762    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.879    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.113 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.113    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.230 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.239    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.513 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.665    alum/temp_out0[24]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.997 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.997    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.547 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.003    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.117    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.231 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    37.240    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.506    39.016    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.345 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.877 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.991    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.105 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.105    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.219 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.219    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.333    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.447 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.447    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.561 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.561    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.718 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.106    41.824    alum/temp_out0[22]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    42.153 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.153    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.703 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.658 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.776    44.434    alum/temp_out0[21]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.763 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.763    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.313 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.883 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.883    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.997 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.997    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.111 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.111    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.268 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.864    47.132    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.461 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.994 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.994    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.111 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.111    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.228 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.228    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.345 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.345    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.462 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.462    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.579 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.579    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.696 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.696    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.813 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.822    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.979 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.159    50.138    alum/temp_out0[19]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.941 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.409 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.409    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.526 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.643 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.643    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.760 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.760    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.917 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.881    52.798    alum/temp_out0[18]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    53.130 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.130    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.680 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.794    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.373    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.202    55.845    alum/temp_out0[17]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.174 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.174    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.724 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.724    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.838 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.838    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.952 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.952    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.066 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.066    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.180 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.679 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.817    58.496    alum/temp_out0[16]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.825 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.825    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.375 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.375    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.603 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.717 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.717    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.831 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.831    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.945 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.945    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.059 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.059    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.173 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.173    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.330 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.361    61.691    alum/temp_out0[15]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.020 r  alum/D_registers_q[7][14]_i_58/O
                         net (fo=1, routed)           0.000    62.020    alum/D_registers_q[7][14]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.421 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    62.421    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.535 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.535    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.649 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    62.649    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.763 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.763    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.877 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.877    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.991 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.991    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.105 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.105    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.219 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.219    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.376 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.991    64.367    alum/temp_out0[14]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.152 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.608    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.722 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.722    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.836    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.950    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.107 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.986    67.093    alum/temp_out0[13]
    SLICE_X51Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.878 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.878    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.992 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.992    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.220 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.220    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.334 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.334    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.448 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.448    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.562 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.562    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.676 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.676    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.833 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.131    alum/temp_out0[12]
    SLICE_X47Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.916 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.916    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.030 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    71.030    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.144 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.144    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.258 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.258    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.372 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.372    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.486 r  alum/D_registers_q_reg[7][11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_26_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.600 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.600    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.714 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.714    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.871 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.775    72.646    alum/temp_out0[11]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    72.975 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.975    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.508 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.625 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.625    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.742 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.859 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.976 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.976    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.093 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.093    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.210 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.210    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.327 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.327    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.484 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.842    75.327    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    75.659 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.659    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.209 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.209    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.323 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.323    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.437 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.437    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.551 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.164 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.050    78.214    alum/temp_out0[9]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.543 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.543    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.093 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.093    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.207 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.207    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.321 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.048 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.200    81.247    alum/temp_out0[8]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.576 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    81.576    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.109 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.460 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    82.460    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.577 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.577    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.694 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.694    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.811 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.811    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.928 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.928    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.085 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.935    84.021    alum/temp_out0[7]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.353 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.886 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.886    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.003 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    85.003    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.120 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    85.120    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.237 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.354 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.354    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.471 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    85.471    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.588 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.705 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.705    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.862 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          0.981    86.843    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.332    87.175 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.175    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.708 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    87.708    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.825 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.825    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.942 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.942    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.059 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    88.059    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.176 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    88.176    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.293 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.293    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.410 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.410    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.527 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.684 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.219    89.903    alum/temp_out0[5]
    SLICE_X52Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.706 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.823 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.823    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.940 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.940    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.057 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.057    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.174 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.174    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.291 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.291    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.408 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.682 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.135    92.817    alum/temp_out0[4]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    93.605 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    93.605    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.719 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    93.719    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.833 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.833    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.947 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.947    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.061 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.061    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.175 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.175    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.289 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    94.289    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.403 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.403    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.560 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.903    95.463    alum/temp_out0[3]
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.792 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.342 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.342    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.456 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.456    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.570 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.570    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.684 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.684    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.798 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.798    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.912 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.912    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.026 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.026    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.140 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.297 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.207    98.504    alum/temp_out0[2]
    SLICE_X46Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    99.304 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.304    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.421 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.655 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.772 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.772    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.889 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.889    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.006 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.006    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.123 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.123    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.280 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.854   101.134    alum/temp_out0[1]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332   101.466 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.814 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.814    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.971 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.677   103.648    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.329   103.977 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.977    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   104.189 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   104.485    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.784 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          0.902   105.686    sm/M_alum_out[0]
    SLICE_X29Y8          LUT5 (Prop_lut5_I0_O)        0.118   105.804 f  sm/D_states_q[3]_i_12/O
                         net (fo=1, routed)           0.436   106.241    sm/D_states_q[3]_i_12_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I3_O)        0.326   106.567 r  sm/D_states_q[3]_i_3/O
                         net (fo=3, routed)           0.582   107.149    sm/D_states_q[3]_i_3_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.124   107.273 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   107.652    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X33Y8          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X33Y8          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X33Y8          FDSE (Setup_fdse_C_D)       -0.047   116.137    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.137    
                         arrival time                        -107.652    
  -------------------------------------------------------------------
                         slack                                  8.485    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.423ns  (logic 60.251ns (58.826%)  route 42.172ns (41.174%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=26 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[7]/Q
                         net (fo=163, routed)         2.482     8.086    sm/D_states_q_reg[7]_0[0]
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.210 r  sm/ram_reg_i_150/O
                         net (fo=2, routed)           0.668     8.877    sm/ram_reg_i_150_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     9.001 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           0.635     9.636    sm/ram_reg_i_118_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  sm/ram_reg_i_56/O
                         net (fo=35, routed)          1.563    11.324    L_reg/M_sm_ra1[2]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.152    11.476 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=49, routed)          0.572    12.047    sm/M_alum_a[31]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.373 r  sm/D_registers_q[7][31]_i_213/O
                         net (fo=1, routed)           0.000    12.373    alum/S[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.905 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.905    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.019    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.133    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.247    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.361    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.589    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  alum/D_registers_q_reg[7][31]_i_128/CO[3]
                         net (fo=1, routed)           0.009    13.712    alum/D_registers_q_reg[7][31]_i_128_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.983 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.079    15.062    alum/temp_out0[31]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.373    15.435 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.435    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.985    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.099    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.213    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.327    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.441    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.555 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.555    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.669    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    16.792    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.949 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.957    17.906    alum/temp_out0[30]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    18.235 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.235    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.768 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.768    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.885 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.002 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.002    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.119 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.119    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.236 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.236    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.353 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.353    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.470 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    19.479    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.596 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.317    21.070    alum/temp_out0[29]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    21.402 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    21.402    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.952 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.066 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.066    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.180 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.180    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.294 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.294    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.408 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.408    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.522 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.522    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.636 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.645    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.759 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.759    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.916 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.241    24.157    alum/temp_out0[28]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.486 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.486    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.019 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.019    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.370    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.487 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.604 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.721 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.721    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.838 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.847    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.004 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.860    26.863    alum/temp_out0[27]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.195 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.195    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.745 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.745    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.859 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.859    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.973    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.315    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.429 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.429    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.543 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.552    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.075    29.784    alum/temp_out0[26]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.113 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.113    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.663 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.663    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.777 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.777    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.891 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.891    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.119    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.347 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.347    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.461 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.470    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.627 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.666    alum/temp_out0[25]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.995    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.528 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.645    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.762    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.879    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.113 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.113    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.230 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.239    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.513 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.665    alum/temp_out0[24]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.997 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.997    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.547 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.003    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.117    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.231 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    37.240    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.506    39.016    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.345 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.877 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.991    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.105 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.105    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.219 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.219    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.333    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.447 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.447    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.561 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.561    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.718 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.106    41.824    alum/temp_out0[22]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    42.153 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.153    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.703 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.658 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.776    44.434    alum/temp_out0[21]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.763 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.763    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.313 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.883 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.883    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.997 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.997    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.111 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.111    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.268 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.864    47.132    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.461 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.994 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.994    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.111 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.111    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.228 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.228    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.345 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.345    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.462 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.462    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.579 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.579    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.696 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.696    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.813 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.822    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.979 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.159    50.138    alum/temp_out0[19]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.941 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.409 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.409    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.526 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.643 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.643    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.760 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.760    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.917 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.881    52.798    alum/temp_out0[18]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    53.130 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.130    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.680 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.794    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.373    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.202    55.845    alum/temp_out0[17]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.174 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.174    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.724 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.724    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.838 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.838    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.952 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.952    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.066 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.066    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.180 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.679 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.817    58.496    alum/temp_out0[16]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.825 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.825    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.375 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.375    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.603 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.717 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.717    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.831 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.831    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.945 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.945    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.059 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.059    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.173 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.173    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.330 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.361    61.691    alum/temp_out0[15]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.020 r  alum/D_registers_q[7][14]_i_58/O
                         net (fo=1, routed)           0.000    62.020    alum/D_registers_q[7][14]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.421 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    62.421    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.535 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.535    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.649 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    62.649    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.763 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.763    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.877 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.877    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.991 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.991    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.105 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.105    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.219 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.219    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.376 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.991    64.367    alum/temp_out0[14]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.152 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.608    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.722 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.722    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.836    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.950    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.107 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.986    67.093    alum/temp_out0[13]
    SLICE_X51Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.878 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.878    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.992 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.992    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.220 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.220    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.334 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.334    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.448 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.448    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.562 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.562    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.676 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.676    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.833 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.131    alum/temp_out0[12]
    SLICE_X47Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.916 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.916    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.030 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    71.030    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.144 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.144    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.258 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.258    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.372 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.372    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.486 r  alum/D_registers_q_reg[7][11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_26_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.600 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.600    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.714 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.714    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.871 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.775    72.646    alum/temp_out0[11]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    72.975 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.975    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.508 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.625 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.625    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.742 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.859 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.976 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.976    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.093 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.093    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.210 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.210    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.327 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.327    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.484 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.842    75.327    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    75.659 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.659    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.209 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.209    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.323 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.323    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.437 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.437    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.551 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.164 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.050    78.214    alum/temp_out0[9]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.543 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.543    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.093 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.093    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.207 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.207    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.321 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.048 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.200    81.247    alum/temp_out0[8]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.576 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    81.576    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.109 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.460 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    82.460    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.577 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.577    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.694 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.694    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.811 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.811    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.928 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.928    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.085 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.935    84.021    alum/temp_out0[7]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.353 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.886 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.886    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.003 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    85.003    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.120 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    85.120    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.237 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.354 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.354    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.471 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    85.471    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.588 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.705 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.705    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.862 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          0.981    86.843    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.332    87.175 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.175    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.708 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    87.708    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.825 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.825    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.942 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.942    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.059 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    88.059    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.176 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    88.176    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.293 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.293    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.410 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.410    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.527 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.684 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.219    89.903    alum/temp_out0[5]
    SLICE_X52Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.706 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.823 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.823    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.940 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.940    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.057 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.057    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.174 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.174    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.291 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.291    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.408 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.682 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.135    92.817    alum/temp_out0[4]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    93.605 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    93.605    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.719 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    93.719    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.833 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.833    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.947 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.947    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.061 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.061    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.175 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.175    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.289 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    94.289    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.403 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.403    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.560 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.903    95.463    alum/temp_out0[3]
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.792 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.342 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.342    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.456 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.456    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.570 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.570    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.684 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.684    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.798 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.798    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.912 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.912    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.026 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.026    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.140 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.297 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.207    98.504    alum/temp_out0[2]
    SLICE_X46Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    99.304 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.304    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.421 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.655 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.772 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.772    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.889 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.889    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.006 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.006    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.123 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.123    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.280 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.854   101.134    alum/temp_out0[1]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332   101.466 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.814 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.814    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.971 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.677   103.648    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.329   103.977 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.977    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   104.189 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   104.485    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.784 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          0.851   105.636    sm/M_alum_out[0]
    SLICE_X34Y9          LUT5 (Prop_lut5_I4_O)        0.124   105.760 f  sm/D_states_q[3]_i_9/O
                         net (fo=1, routed)           0.432   106.192    sm/D_states_q[3]_i_9_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.124   106.316 f  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.794   107.110    sm/D_states_q[3]_i_2_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I2_O)        0.124   107.234 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.336   107.570    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X34Y8          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X34Y8          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X34Y8          FDSE (Setup_fdse_C_D)       -0.031   116.167    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.167    
                         arrival time                        -107.570    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.338ns  (logic 60.216ns (58.840%)  route 42.122ns (41.160%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[7]/Q
                         net (fo=163, routed)         2.482     8.086    sm/D_states_q_reg[7]_0[0]
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.210 r  sm/ram_reg_i_150/O
                         net (fo=2, routed)           0.668     8.877    sm/ram_reg_i_150_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     9.001 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           0.635     9.636    sm/ram_reg_i_118_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  sm/ram_reg_i_56/O
                         net (fo=35, routed)          1.563    11.324    L_reg/M_sm_ra1[2]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.152    11.476 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=49, routed)          0.572    12.047    sm/M_alum_a[31]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.373 r  sm/D_registers_q[7][31]_i_213/O
                         net (fo=1, routed)           0.000    12.373    alum/S[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.905 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.905    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.019    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.133    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.247    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.361    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.589    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  alum/D_registers_q_reg[7][31]_i_128/CO[3]
                         net (fo=1, routed)           0.009    13.712    alum/D_registers_q_reg[7][31]_i_128_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.983 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.079    15.062    alum/temp_out0[31]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.373    15.435 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.435    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.985    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.099    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.213    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.327    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.441    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.555 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.555    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.669    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    16.792    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.949 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.957    17.906    alum/temp_out0[30]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    18.235 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.235    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.768 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.768    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.885 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.002 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.002    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.119 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.119    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.236 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.236    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.353 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.353    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.470 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    19.479    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.596 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.317    21.070    alum/temp_out0[29]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    21.402 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    21.402    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.952 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.066 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.066    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.180 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.180    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.294 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.294    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.408 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.408    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.522 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.522    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.636 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.645    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.759 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.759    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.916 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.241    24.157    alum/temp_out0[28]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.486 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.486    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.019 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.019    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.370    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.487 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.604 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.721 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.721    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.838 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.847    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.004 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.860    26.863    alum/temp_out0[27]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.195 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.195    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.745 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.745    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.859 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.859    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.973    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.315    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.429 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.429    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.543 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.552    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.075    29.784    alum/temp_out0[26]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.113 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.113    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.663 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.663    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.777 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.777    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.891 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.891    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.119    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.347 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.347    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.461 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.470    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.627 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.666    alum/temp_out0[25]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.995    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.528 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.645    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.762    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.879    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.113 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.113    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.230 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.239    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.513 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.665    alum/temp_out0[24]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.997 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.997    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.547 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.003    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.117    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.231 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    37.240    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.506    39.016    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.345 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.877 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.991    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.105 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.105    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.219 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.219    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.333    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.447 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.447    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.561 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.561    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.718 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.106    41.824    alum/temp_out0[22]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    42.153 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.153    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.703 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.658 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.776    44.434    alum/temp_out0[21]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.763 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.763    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.313 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.883 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.883    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.997 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.997    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.111 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.111    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.268 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.864    47.132    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.461 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.994 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.994    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.111 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.111    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.228 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.228    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.345 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.345    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.462 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.462    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.579 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.579    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.696 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.696    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.813 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.822    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.979 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.159    50.138    alum/temp_out0[19]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.941 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.409 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.409    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.526 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.643 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.643    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.760 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.760    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.917 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.881    52.798    alum/temp_out0[18]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    53.130 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.130    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.680 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.794    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.373    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.202    55.845    alum/temp_out0[17]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.174 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.174    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.724 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.724    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.838 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.838    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.952 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.952    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.066 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.066    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.180 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.679 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.817    58.496    alum/temp_out0[16]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.825 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.825    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.375 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.375    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.603 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.717 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.717    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.831 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.831    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.945 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.945    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.059 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.059    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.173 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.173    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.330 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.361    61.691    alum/temp_out0[15]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.020 r  alum/D_registers_q[7][14]_i_58/O
                         net (fo=1, routed)           0.000    62.020    alum/D_registers_q[7][14]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.421 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    62.421    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.535 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.535    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.649 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    62.649    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.763 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.763    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.877 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.877    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.991 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.991    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.105 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.105    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.219 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.219    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.376 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.991    64.367    alum/temp_out0[14]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.152 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.608    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.722 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.722    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.836    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.950    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.107 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.986    67.093    alum/temp_out0[13]
    SLICE_X51Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.878 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.878    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.992 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.992    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.220 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.220    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.334 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.334    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.448 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.448    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.562 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.562    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.676 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.676    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.833 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.131    alum/temp_out0[12]
    SLICE_X47Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.916 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.916    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.030 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    71.030    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.144 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.144    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.258 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.258    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.372 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.372    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.486 r  alum/D_registers_q_reg[7][11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_26_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.600 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.600    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.714 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.714    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.871 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.775    72.646    alum/temp_out0[11]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    72.975 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.975    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.508 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.625 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.625    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.742 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.859 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.976 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.976    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.093 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.093    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.210 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.210    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.327 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.327    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.484 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.842    75.327    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    75.659 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.659    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.209 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.209    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.323 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.323    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.437 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.437    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.551 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.164 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.050    78.214    alum/temp_out0[9]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.543 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.543    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.093 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.093    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.207 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.207    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.321 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.048 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.200    81.247    alum/temp_out0[8]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.576 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    81.576    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.109 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.460 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    82.460    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.577 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.577    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.694 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.694    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.811 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.811    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.928 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.928    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.085 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.935    84.021    alum/temp_out0[7]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.353 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.886 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.886    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.003 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    85.003    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.120 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    85.120    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.237 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.354 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.354    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.471 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    85.471    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.588 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.705 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.705    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.862 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          0.981    86.843    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.332    87.175 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.175    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.708 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    87.708    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.825 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.825    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.942 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.942    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.059 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    88.059    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.176 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    88.176    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.293 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.293    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.410 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.410    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.527 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.684 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.219    89.903    alum/temp_out0[5]
    SLICE_X52Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.706 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.823 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.823    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.940 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.940    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.057 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.057    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.174 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.174    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.291 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.291    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.408 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.682 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.135    92.817    alum/temp_out0[4]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    93.605 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    93.605    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.719 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    93.719    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.833 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.833    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.947 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.947    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.061 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.061    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.175 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.175    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.289 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    94.289    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.403 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.403    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.560 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.903    95.463    alum/temp_out0[3]
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.792 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.342 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.342    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.456 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.456    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.570 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.570    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.684 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.684    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.798 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.798    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.912 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.912    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.026 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.026    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.140 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.297 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.207    98.504    alum/temp_out0[2]
    SLICE_X46Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    99.304 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.304    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.421 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.655 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.772 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.772    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.889 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.889    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.006 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.006    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.123 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.123    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.280 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.854   101.134    alum/temp_out0[1]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332   101.466 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.814 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.814    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.971 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.677   103.648    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.329   103.977 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.575   104.552    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I1_O)        0.150   104.702 r  sm/D_states_q[1]_i_35/O
                         net (fo=1, routed)           0.436   105.139    sm/D_states_q[1]_i_35_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.326   105.465 r  sm/D_states_q[1]_i_26/O
                         net (fo=1, routed)           0.582   106.046    sm/D_states_q[1]_i_26_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.124   106.170 r  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.422   106.592    sm/D_states_q[1]_i_10_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.124   106.716 r  sm/D_states_q[1]_i_3/O
                         net (fo=3, routed)           0.645   107.361    sm/D_states_q[1]_i_3_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124   107.485 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.485    sm/D_states_d__0[1]
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.029   116.213    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.213    
                         arrival time                        -107.485    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.204ns  (logic 60.447ns (59.144%)  route 41.757ns (40.857%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[7]/Q
                         net (fo=163, routed)         2.482     8.086    sm/D_states_q_reg[7]_0[0]
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.210 r  sm/ram_reg_i_150/O
                         net (fo=2, routed)           0.668     8.877    sm/ram_reg_i_150_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     9.001 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           0.635     9.636    sm/ram_reg_i_118_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  sm/ram_reg_i_56/O
                         net (fo=35, routed)          1.563    11.324    L_reg/M_sm_ra1[2]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.152    11.476 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=49, routed)          0.572    12.047    sm/M_alum_a[31]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.373 r  sm/D_registers_q[7][31]_i_213/O
                         net (fo=1, routed)           0.000    12.373    alum/S[0]
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.905 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.905    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.019    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.133    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.247    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.361    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.475    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.589    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  alum/D_registers_q_reg[7][31]_i_128/CO[3]
                         net (fo=1, routed)           0.009    13.712    alum/D_registers_q_reg[7][31]_i_128_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.983 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.079    15.062    alum/temp_out0[31]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.373    15.435 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.435    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.985    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.099    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.213    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.327    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.441    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.555 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.555    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.669    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    16.792    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.949 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.957    17.906    alum/temp_out0[30]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    18.235 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.235    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.768 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.768    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.885 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.885    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.002 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.002    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.119 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.119    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.236 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.236    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.353 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.353    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.470 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    19.479    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.596 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.596    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.753 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.317    21.070    alum/temp_out0[29]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    21.402 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    21.402    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.952 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.066 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.066    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.180 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.180    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.294 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.294    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.408 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.408    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.522 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.522    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.636 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.645    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.759 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.759    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.916 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.241    24.157    alum/temp_out0[28]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.486 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.486    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.019 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.019    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.136    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.253    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.370    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.487 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.487    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.604 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.721 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.721    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.838 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.847    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.004 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.860    26.863    alum/temp_out0[27]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.195 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.195    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.745 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.745    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.859 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.859    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.973 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.973    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.087 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.087    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.201 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.201    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.315 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.315    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.429 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.429    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.543 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.552    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.075    29.784    alum/temp_out0[26]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.113 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.113    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.663 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.663    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.777 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.777    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.891 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.891    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.119    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.347 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.347    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.461 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.470    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.627 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.666    alum/temp_out0[25]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.995    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.528 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.645 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.645    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.762 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.762    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.879 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.879    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.996 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.113 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.113    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.230 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.239    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.356 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.513 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.665    alum/temp_out0[24]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.997 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.997    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.547 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.003    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.117    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.231 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    37.240    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.506    39.016    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.345 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.877 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.991    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.105 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.105    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.219 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.219    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.333    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.447 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.447    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.561 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.561    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.718 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.106    41.824    alum/temp_out0[22]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    42.153 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.153    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.703 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.703    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.817 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.817    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.931 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.658 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.776    44.434    alum/temp_out0[21]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.763 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.763    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.313 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.313    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.427 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.427    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.541 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.541    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.655 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.655    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.769 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.769    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.883 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.883    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.997 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.997    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.111 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.111    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.268 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.864    47.132    alum/temp_out0[20]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.461 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.994 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.994    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.111 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.111    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.228 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.228    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.345 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.345    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.462 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.462    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.579 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.579    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.696 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.696    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.813 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.822    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.979 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.159    50.138    alum/temp_out0[19]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.941 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.409 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.409    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.526 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.643 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.643    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.760 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.760    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.917 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.881    52.798    alum/temp_out0[18]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    53.130 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.130    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.680 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.794    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.373    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.487 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.487    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.644 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.202    55.845    alum/temp_out0[17]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.174 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.174    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.724 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.724    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.838 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.838    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.952 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.952    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.066 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.066    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.180 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.679 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.817    58.496    alum/temp_out0[16]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.825 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.825    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.375 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.375    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.603 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.603    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.717 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.717    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.831 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.831    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.945 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.945    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.059 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.059    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.173 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.173    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.330 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.361    61.691    alum/temp_out0[15]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.020 r  alum/D_registers_q[7][14]_i_58/O
                         net (fo=1, routed)           0.000    62.020    alum/D_registers_q[7][14]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.421 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    62.421    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.535 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.535    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.649 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    62.649    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.763 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.763    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.877 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.877    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.991 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.991    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.105 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.105    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.219 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.219    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.376 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.991    64.367    alum/temp_out0[14]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.152 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.608    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.722 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.722    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.836    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.950    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.107 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.986    67.093    alum/temp_out0[13]
    SLICE_X51Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.878 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.878    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.992 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.992    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.220 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.220    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.334 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.334    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.448 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.448    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.562 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.562    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.676 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.676    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.833 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.298    70.131    alum/temp_out0[12]
    SLICE_X47Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.916 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.916    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.030 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    71.030    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.144 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.144    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.258 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.258    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.372 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.372    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.486 r  alum/D_registers_q_reg[7][11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_26_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.600 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.600    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.714 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.714    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.871 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.775    72.646    alum/temp_out0[11]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    72.975 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.975    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.508 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.625 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.625    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.742 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.859 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.859    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.976 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.976    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.093 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.093    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.210 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.210    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.327 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.327    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.484 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.842    75.327    alum/temp_out0[10]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    75.659 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.659    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.209 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.209    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.323 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.323    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.437 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.437    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.551 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.551    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.665 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.665    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.779 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.779    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.893 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.893    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.007 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.007    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.164 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.050    78.214    alum/temp_out0[9]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.543 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.543    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.093 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.093    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.207 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.207    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.321 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.321    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.435 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.435    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.549 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.549    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.663 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.663    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.777 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.777    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.891 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.891    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.048 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.200    81.247    alum/temp_out0[8]
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.576 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    81.576    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.109 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.460 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    82.460    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.577 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    82.577    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.694 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.694    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.811 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.811    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.928 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.928    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.085 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.935    84.021    alum/temp_out0[7]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.332    84.353 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.886 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.886    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.003 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    85.003    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.120 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    85.120    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.237 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.354 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.354    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.471 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    85.471    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.588 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.705 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.705    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.862 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          0.981    86.843    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.332    87.175 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.175    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.708 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    87.708    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.825 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.825    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.942 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.942    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.059 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    88.059    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.176 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    88.176    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.293 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.293    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.410 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.410    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.527 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.684 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.219    89.903    alum/temp_out0[5]
    SLICE_X52Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.706 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.823 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.823    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.940 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.940    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.057 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.057    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.174 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.174    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.291 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.291    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.408 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.525 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.525    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.682 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.135    92.817    alum/temp_out0[4]
    SLICE_X49Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    93.605 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    93.605    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.719 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    93.719    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.833 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.833    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.947 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.947    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.061 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.061    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.175 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.175    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.289 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    94.289    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.403 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.403    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.560 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.903    95.463    alum/temp_out0[3]
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.329    95.792 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.342 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.342    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.456 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.456    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.570 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.570    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.684 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.684    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.798 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.798    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.912 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.912    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.026 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.026    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.140 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.297 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.207    98.504    alum/temp_out0[2]
    SLICE_X46Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    99.304 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.304    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.421 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.421    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.538 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.538    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.655 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.772 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.772    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.889 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.889    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.006 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.006    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.123 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.123    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.280 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.854   101.134    alum/temp_out0[1]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332   101.466 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.814 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.814    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.971 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.677   103.648    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.329   103.977 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.977    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   104.189 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.296   104.485    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.784 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          0.939   105.724    sm/M_alum_out[0]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.118   105.842 r  sm/D_states_q[2]_i_9/O
                         net (fo=1, routed)           0.433   106.275    sm/D_states_q[2]_i_9_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I1_O)        0.326   106.601 f  sm/D_states_q[2]_i_3/O
                         net (fo=3, routed)           0.626   107.227    sm/D_states_q[2]_i_3_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I1_O)        0.124   107.351 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   107.351    sm/D_states_d__0[2]
    SLICE_X31Y6          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X31Y6          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X31Y6          FDRE (Setup_fdre_C_D)        0.029   116.214    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.214    
                         arrival time                        -107.351    
  -------------------------------------------------------------------
                         slack                                  8.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.777%)  route 0.264ns (65.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X37Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.264     1.913    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.777%)  route 0.264ns (65.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X37Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.264     1.913    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.777%)  route 0.264ns (65.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X37Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.264     1.913    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.777%)  route 0.264ns (65.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X37Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.264     1.913    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.640%)  route 0.278ns (66.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.278     1.927    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.640%)  route 0.278ns (66.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.278     1.927    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.640%)  route 0.278ns (66.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.278     1.927    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.640%)  route 0.278ns (66.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.278     1.927    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.704    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X33Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.832     2.022    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.075     1.582    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.550     1.494    forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.692    forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X40Y24         FDRE                                         r  forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.817     2.007    forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.071     1.565    forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y6    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y17   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y24   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y18   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y24   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y19   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y17   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.473ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.766ns (18.154%)  route 3.453ns (81.846%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=98, routed)          1.248     6.911    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X30Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.035 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.432     8.467    sm/D_stage_q[3]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.591 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.774     9.365    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X34Y4          FDPE (Recov_fdpe_C_PRE)     -0.361   115.838    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.838    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                106.473    

Slack (MET) :             106.473ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.766ns (18.154%)  route 3.453ns (81.846%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=98, routed)          1.248     6.911    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X30Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.035 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.432     8.467    sm/D_stage_q[3]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.591 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.774     9.365    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X34Y4          FDPE (Recov_fdpe_C_PRE)     -0.361   115.838    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.838    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                106.473    

Slack (MET) :             106.473ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.766ns (18.154%)  route 3.453ns (81.846%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=98, routed)          1.248     6.911    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X30Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.035 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.432     8.467    sm/D_stage_q[3]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.591 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.774     9.365    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X34Y4          FDPE (Recov_fdpe_C_PRE)     -0.361   115.838    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.838    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                106.473    

Slack (MET) :             106.473ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.766ns (18.154%)  route 3.453ns (81.846%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=98, routed)          1.248     6.911    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X30Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.035 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.432     8.467    sm/D_stage_q[3]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.591 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.774     9.365    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X34Y4          FDPE (Recov_fdpe_C_PRE)     -0.361   115.838    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.838    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                106.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.554%)  route 0.604ns (76.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=85, routed)          0.312     1.958    sm/D_states_q_reg[0]_rep__0_2
    SLICE_X35Y4          LUT6 (Prop_lut6_I5_O)        0.045     2.003 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.292     2.295    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.522    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     1.451    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.554%)  route 0.604ns (76.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=85, routed)          0.312     1.958    sm/D_states_q_reg[0]_rep__0_2
    SLICE_X35Y4          LUT6 (Prop_lut6_I5_O)        0.045     2.003 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.292     2.295    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.522    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     1.451    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.554%)  route 0.604ns (76.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=85, routed)          0.312     1.958    sm/D_states_q_reg[0]_rep__0_2
    SLICE_X35Y4          LUT6 (Prop_lut6_I5_O)        0.045     2.003 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.292     2.295    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.522    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     1.451    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.554%)  route 0.604ns (76.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=85, routed)          0.312     1.958    sm/D_states_q_reg[0]_rep__0_2
    SLICE_X35Y4          LUT6 (Prop_lut6_I5_O)        0.045     2.003 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.292     2.295    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.522    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     1.451    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.845    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.577ns  (logic 11.931ns (32.618%)  route 24.646ns (67.382%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.029     7.630    L_reg/M_sm_timer[3]
    SLICE_X56Y26         LUT5 (Prop_lut5_I2_O)        0.153     7.783 r  L_reg/L_27641c04_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.977     8.760    L_reg/L_27641c04_remainder0_carry_i_27__1_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.331     9.091 f  L_reg/L_27641c04_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.770     9.861    L_reg/L_27641c04_remainder0_carry_i_13__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.985 f  L_reg/L_27641c04_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.742    10.727    L_reg/L_27641c04_remainder0_carry_i_15__1_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.851 r  L_reg/L_27641c04_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.825    11.676    L_reg/L_27641c04_remainder0_carry_i_8__1_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I0_O)        0.152    11.828 r  L_reg/L_27641c04_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.543    12.371    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X54Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.969 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.969    timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.188 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.846    14.034    L_reg/L_27641c04_remainder0_3[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.321    14.355 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.546    15.902    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.328    16.230 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.663    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.150    16.813 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.865    17.678    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.352    18.030 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.685    18.715    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y31         LUT3 (Prop_lut3_I0_O)        0.354    19.069 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.810    19.880    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.326    20.206 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    20.774    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.294 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.294    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.411 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.411    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.726 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.874    22.601    L_reg/L_27641c04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X57Y31         LUT5 (Prop_lut5_I0_O)        0.307    22.908 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.645    23.553    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124    23.677 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    24.723    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.124    24.847 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.152    25.999    L_reg/i__carry_i_13__3_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.152    26.151 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.741    26.892    L_reg/i__carry_i_23__3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.326    27.218 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.456    27.674    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150    27.824 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.526    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.326    28.852 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.852    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.402    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.516    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.738 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    30.595    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y31         LUT6 (Prop_lut6_I1_O)        0.299    30.894 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.505    31.399    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.523 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.483    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y29         LUT3 (Prop_lut3_I1_O)        0.124    32.607 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.599    33.206    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.330 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.814    34.143    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y32         LUT4 (Prop_lut4_I1_O)        0.152    34.295 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.654    37.950    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.722 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.722    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.228ns  (logic 11.686ns (32.256%)  route 24.542ns (67.744%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.029     7.630    L_reg/M_sm_timer[3]
    SLICE_X56Y26         LUT5 (Prop_lut5_I2_O)        0.153     7.783 r  L_reg/L_27641c04_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.977     8.760    L_reg/L_27641c04_remainder0_carry_i_27__1_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.331     9.091 f  L_reg/L_27641c04_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.770     9.861    L_reg/L_27641c04_remainder0_carry_i_13__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.985 f  L_reg/L_27641c04_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.742    10.727    L_reg/L_27641c04_remainder0_carry_i_15__1_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.851 r  L_reg/L_27641c04_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.825    11.676    L_reg/L_27641c04_remainder0_carry_i_8__1_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I0_O)        0.152    11.828 r  L_reg/L_27641c04_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.543    12.371    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X54Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.969 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.969    timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.188 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.846    14.034    L_reg/L_27641c04_remainder0_3[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.321    14.355 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.546    15.902    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.328    16.230 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.663    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.150    16.813 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.865    17.678    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.352    18.030 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.685    18.715    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y31         LUT3 (Prop_lut3_I0_O)        0.354    19.069 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.810    19.880    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.326    20.206 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    20.774    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.294 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.294    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.411 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.411    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.726 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.874    22.601    L_reg/L_27641c04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X57Y31         LUT5 (Prop_lut5_I0_O)        0.307    22.908 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.645    23.553    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124    23.677 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    24.723    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.124    24.847 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.152    25.999    L_reg/i__carry_i_13__3_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.152    26.151 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.741    26.892    L_reg/i__carry_i_23__3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.326    27.218 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.456    27.674    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150    27.824 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.526    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.326    28.852 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.852    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.402    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.516    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.738 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    30.595    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y31         LUT6 (Prop_lut6_I1_O)        0.299    30.894 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.505    31.399    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.523 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.483    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y29         LUT3 (Prop_lut3_I1_O)        0.124    32.607 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.599    33.206    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.330 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.878    34.208    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y32         LUT4 (Prop_lut4_I1_O)        0.124    34.332 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.486    37.818    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.373 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.373    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.183ns  (logic 11.683ns (32.289%)  route 24.500ns (67.711%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.029     7.630    L_reg/M_sm_timer[3]
    SLICE_X56Y26         LUT5 (Prop_lut5_I2_O)        0.153     7.783 r  L_reg/L_27641c04_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.977     8.760    L_reg/L_27641c04_remainder0_carry_i_27__1_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.331     9.091 f  L_reg/L_27641c04_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.770     9.861    L_reg/L_27641c04_remainder0_carry_i_13__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.985 f  L_reg/L_27641c04_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.742    10.727    L_reg/L_27641c04_remainder0_carry_i_15__1_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.851 r  L_reg/L_27641c04_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.825    11.676    L_reg/L_27641c04_remainder0_carry_i_8__1_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I0_O)        0.152    11.828 r  L_reg/L_27641c04_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.543    12.371    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X54Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.969 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.969    timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.188 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.846    14.034    L_reg/L_27641c04_remainder0_3[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.321    14.355 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.546    15.902    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.328    16.230 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.663    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.150    16.813 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.865    17.678    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.352    18.030 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.685    18.715    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y31         LUT3 (Prop_lut3_I0_O)        0.354    19.069 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.810    19.880    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.326    20.206 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    20.774    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.294 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.294    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.411 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.411    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.726 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.874    22.601    L_reg/L_27641c04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X57Y31         LUT5 (Prop_lut5_I0_O)        0.307    22.908 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.645    23.553    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124    23.677 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    24.723    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.124    24.847 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.152    25.999    L_reg/i__carry_i_13__3_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.152    26.151 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.741    26.892    L_reg/i__carry_i_23__3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.326    27.218 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.456    27.674    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150    27.824 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.526    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.326    28.852 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.852    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.402    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.516    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.738 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    30.595    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y31         LUT6 (Prop_lut6_I1_O)        0.299    30.894 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.505    31.399    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.523 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.483    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y29         LUT3 (Prop_lut3_I1_O)        0.124    32.607 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.599    33.206    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.330 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.887    34.217    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.124    34.341 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.434    37.775    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.329 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.329    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.057ns  (logic 11.919ns (33.055%)  route 24.138ns (66.945%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.029     7.630    L_reg/M_sm_timer[3]
    SLICE_X56Y26         LUT5 (Prop_lut5_I2_O)        0.153     7.783 r  L_reg/L_27641c04_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.977     8.760    L_reg/L_27641c04_remainder0_carry_i_27__1_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.331     9.091 f  L_reg/L_27641c04_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.770     9.861    L_reg/L_27641c04_remainder0_carry_i_13__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.985 f  L_reg/L_27641c04_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.742    10.727    L_reg/L_27641c04_remainder0_carry_i_15__1_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.851 r  L_reg/L_27641c04_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.825    11.676    L_reg/L_27641c04_remainder0_carry_i_8__1_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I0_O)        0.152    11.828 r  L_reg/L_27641c04_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.543    12.371    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X54Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.969 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.969    timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.188 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.846    14.034    L_reg/L_27641c04_remainder0_3[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.321    14.355 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.546    15.902    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.328    16.230 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.663    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.150    16.813 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.865    17.678    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.352    18.030 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.685    18.715    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y31         LUT3 (Prop_lut3_I0_O)        0.354    19.069 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.810    19.880    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.326    20.206 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    20.774    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.294 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.294    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.411 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.411    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.726 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.874    22.601    L_reg/L_27641c04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X57Y31         LUT5 (Prop_lut5_I0_O)        0.307    22.908 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.645    23.553    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124    23.677 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    24.723    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.124    24.847 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.152    25.999    L_reg/i__carry_i_13__3_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.152    26.151 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.741    26.892    L_reg/i__carry_i_23__3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.326    27.218 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.456    27.674    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150    27.824 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.526    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.326    28.852 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.852    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.402    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.516    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.738 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    30.595    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y31         LUT6 (Prop_lut6_I1_O)        0.299    30.894 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.505    31.399    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.523 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.483    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y29         LUT3 (Prop_lut3_I1_O)        0.124    32.607 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.599    33.206    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.330 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.613    33.942    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y32         LUT4 (Prop_lut4_I0_O)        0.150    34.092 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.347    37.440    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.202 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.202    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.931ns  (logic 11.674ns (32.491%)  route 24.257ns (67.509%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.029     7.630    L_reg/M_sm_timer[3]
    SLICE_X56Y26         LUT5 (Prop_lut5_I2_O)        0.153     7.783 r  L_reg/L_27641c04_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.977     8.760    L_reg/L_27641c04_remainder0_carry_i_27__1_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.331     9.091 f  L_reg/L_27641c04_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.770     9.861    L_reg/L_27641c04_remainder0_carry_i_13__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.985 f  L_reg/L_27641c04_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.742    10.727    L_reg/L_27641c04_remainder0_carry_i_15__1_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.851 r  L_reg/L_27641c04_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.825    11.676    L_reg/L_27641c04_remainder0_carry_i_8__1_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I0_O)        0.152    11.828 r  L_reg/L_27641c04_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.543    12.371    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X54Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.969 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.969    timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.188 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.846    14.034    L_reg/L_27641c04_remainder0_3[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.321    14.355 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.546    15.902    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.328    16.230 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.663    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.150    16.813 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.865    17.678    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.352    18.030 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.685    18.715    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y31         LUT3 (Prop_lut3_I0_O)        0.354    19.069 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.810    19.880    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.326    20.206 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    20.774    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.294 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.294    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.411 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.411    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.726 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.874    22.601    L_reg/L_27641c04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X57Y31         LUT5 (Prop_lut5_I0_O)        0.307    22.908 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.645    23.553    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124    23.677 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    24.723    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.124    24.847 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.152    25.999    L_reg/i__carry_i_13__3_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.152    26.151 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.741    26.892    L_reg/i__carry_i_23__3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.326    27.218 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.456    27.674    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150    27.824 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.526    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.326    28.852 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.852    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.402    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.516    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.738 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    30.595    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y31         LUT6 (Prop_lut6_I1_O)        0.299    30.894 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.505    31.399    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.523 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.483    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y29         LUT3 (Prop_lut3_I1_O)        0.124    32.607 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.599    33.206    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.330 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.814    34.143    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.124    34.267 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.265    37.532    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.076 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.076    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.909ns  (logic 11.363ns (31.643%)  route 24.546ns (68.357%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.676     8.279    L_reg/M_sm_pac[3]
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.403 r  L_reg/L_27641c04_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.670     9.073    L_reg/L_27641c04_remainder0_carry__1_i_8_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.197 f  L_reg/L_27641c04_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.027    10.224    L_reg/L_27641c04_remainder0_carry__1_i_7_n_0
    SLICE_X56Y21         LUT3 (Prop_lut3_I2_O)        0.150    10.374 f  L_reg/L_27641c04_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    11.058    L_reg/L_27641c04_remainder0_carry_i_20_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.374    11.432 r  L_reg/L_27641c04_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.702    12.134    L_reg/L_27641c04_remainder0_carry_i_10_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.328    12.462 r  L_reg/L_27641c04_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.462    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.042 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    13.843    L_reg/L_27641c04_remainder0[2]
    SLICE_X57Y20         LUT4 (Prop_lut4_I1_O)        0.302    14.145 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.530    15.675    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.152    15.827 f  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           0.916    16.744    L_reg/i__carry__1_i_11_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.326    17.070 r  L_reg/i__carry__1_i_8/O
                         net (fo=3, routed)           0.881    17.950    L_reg/i__carry__1_i_8_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.150    18.100 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.774    18.875    L_reg/i__carry_i_19_n_0
    SLICE_X57Y24         LUT3 (Prop_lut3_I0_O)        0.352    19.227 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.046    20.273    L_reg/i__carry_i_11_n_0
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.332    20.605 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.467    21.072    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.579 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.579    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.693 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.693    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.006 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.676    22.682    L_reg/L_27641c04_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.306    22.988 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.572    23.560    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.684 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.906    24.591    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.715 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.843    25.557    L_reg/i__carry_i_13_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I1_O)        0.124    25.681 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.857    26.538    L_reg/i__carry_i_18_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.124    26.662 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.190    27.852    L_reg/i__carry_i_13_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I1_O)        0.150    28.002 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.703    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.328    29.031 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.031    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.581 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.581    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.820 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    30.655    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.302    30.957 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.239    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.363 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.506    31.869    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.993 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.631    32.624    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.690    33.438    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.152    33.590 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.681    37.272    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.784    41.055 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.055    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.772ns  (logic 11.913ns (33.304%)  route 23.859ns (66.696%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.029     7.630    L_reg/M_sm_timer[3]
    SLICE_X56Y26         LUT5 (Prop_lut5_I2_O)        0.153     7.783 r  L_reg/L_27641c04_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.977     8.760    L_reg/L_27641c04_remainder0_carry_i_27__1_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.331     9.091 f  L_reg/L_27641c04_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.770     9.861    L_reg/L_27641c04_remainder0_carry_i_13__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.985 f  L_reg/L_27641c04_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.742    10.727    L_reg/L_27641c04_remainder0_carry_i_15__1_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.851 r  L_reg/L_27641c04_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.825    11.676    L_reg/L_27641c04_remainder0_carry_i_8__1_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I0_O)        0.152    11.828 r  L_reg/L_27641c04_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.543    12.371    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X54Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.969 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.969    timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.188 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.846    14.034    L_reg/L_27641c04_remainder0_3[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.321    14.355 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.546    15.902    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.328    16.230 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.663    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.150    16.813 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.865    17.678    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.352    18.030 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.685    18.715    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y31         LUT3 (Prop_lut3_I0_O)        0.354    19.069 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.810    19.880    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.326    20.206 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    20.774    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.294 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.294    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.411 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.411    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.726 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.874    22.601    L_reg/L_27641c04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X57Y31         LUT5 (Prop_lut5_I0_O)        0.307    22.908 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.645    23.553    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124    23.677 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    24.723    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.124    24.847 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.152    25.999    L_reg/i__carry_i_13__3_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.152    26.151 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.741    26.892    L_reg/i__carry_i_23__3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.326    27.218 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.456    27.674    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150    27.824 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.526    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.326    28.852 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.852    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.402    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.516    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.738 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    30.595    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y31         LUT6 (Prop_lut6_I1_O)        0.299    30.894 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.505    31.399    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.523 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.483    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y29         LUT3 (Prop_lut3_I1_O)        0.124    32.607 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.599    33.206    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.330 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.878    34.208    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y32         LUT4 (Prop_lut4_I1_O)        0.153    34.361 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.802    37.163    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    40.918 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.918    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.740ns  (logic 11.681ns (32.683%)  route 24.059ns (67.317%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.029     7.630    L_reg/M_sm_timer[3]
    SLICE_X56Y26         LUT5 (Prop_lut5_I2_O)        0.153     7.783 r  L_reg/L_27641c04_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.977     8.760    L_reg/L_27641c04_remainder0_carry_i_27__1_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.331     9.091 f  L_reg/L_27641c04_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.770     9.861    L_reg/L_27641c04_remainder0_carry_i_13__1_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.985 f  L_reg/L_27641c04_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.742    10.727    L_reg/L_27641c04_remainder0_carry_i_15__1_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.851 r  L_reg/L_27641c04_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.825    11.676    L_reg/L_27641c04_remainder0_carry_i_8__1_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I0_O)        0.152    11.828 r  L_reg/L_27641c04_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.543    12.371    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X54Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.969 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.969    timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.188 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.846    14.034    L_reg/L_27641c04_remainder0_3[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.321    14.355 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.546    15.902    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.328    16.230 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.663    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.150    16.813 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.865    17.678    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.352    18.030 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.685    18.715    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y31         LUT3 (Prop_lut3_I0_O)        0.354    19.069 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.810    19.880    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.326    20.206 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    20.774    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.294 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.294    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.411 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.411    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.726 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.874    22.601    L_reg/L_27641c04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X57Y31         LUT5 (Prop_lut5_I0_O)        0.307    22.908 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.645    23.553    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124    23.677 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.046    24.723    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.124    24.847 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.152    25.999    L_reg/i__carry_i_13__3_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.152    26.151 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.741    26.892    L_reg/i__carry_i_23__3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.326    27.218 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.456    27.674    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.150    27.824 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.526    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.326    28.852 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.852    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.402    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.516    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.738 f  timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    30.595    timerseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y31         LUT6 (Prop_lut6_I1_O)        0.299    30.894 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.505    31.399    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.523 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.483    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y29         LUT3 (Prop_lut3_I1_O)        0.124    32.607 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.599    33.206    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.124    33.330 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.626    33.956    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y32         LUT4 (Prop_lut4_I3_O)        0.124    34.080 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.255    37.334    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.885 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.885    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.678ns  (logic 11.119ns (31.166%)  route 24.558ns (68.834%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.676     8.279    L_reg/M_sm_pac[3]
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.403 r  L_reg/L_27641c04_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.670     9.073    L_reg/L_27641c04_remainder0_carry__1_i_8_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.197 f  L_reg/L_27641c04_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.027    10.224    L_reg/L_27641c04_remainder0_carry__1_i_7_n_0
    SLICE_X56Y21         LUT3 (Prop_lut3_I2_O)        0.150    10.374 f  L_reg/L_27641c04_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    11.058    L_reg/L_27641c04_remainder0_carry_i_20_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.374    11.432 r  L_reg/L_27641c04_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.702    12.134    L_reg/L_27641c04_remainder0_carry_i_10_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.328    12.462 r  L_reg/L_27641c04_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.462    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.042 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    13.843    L_reg/L_27641c04_remainder0[2]
    SLICE_X57Y20         LUT4 (Prop_lut4_I1_O)        0.302    14.145 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.530    15.675    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.152    15.827 f  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           0.916    16.744    L_reg/i__carry__1_i_11_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.326    17.070 r  L_reg/i__carry__1_i_8/O
                         net (fo=3, routed)           0.881    17.950    L_reg/i__carry__1_i_8_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.150    18.100 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.774    18.875    L_reg/i__carry_i_19_n_0
    SLICE_X57Y24         LUT3 (Prop_lut3_I0_O)        0.352    19.227 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.046    20.273    L_reg/i__carry_i_11_n_0
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.332    20.605 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.467    21.072    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.579 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.579    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.693 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.693    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.006 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.676    22.682    L_reg/L_27641c04_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.306    22.988 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.572    23.560    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.684 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.906    24.591    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.715 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.843    25.557    L_reg/i__carry_i_13_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I1_O)        0.124    25.681 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.857    26.538    L_reg/i__carry_i_18_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.124    26.662 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.190    27.852    L_reg/i__carry_i_13_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I1_O)        0.150    28.002 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.703    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.328    29.031 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.031    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.581 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.581    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.820 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    30.655    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.302    30.957 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.239    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.363 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.506    31.869    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.993 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.631    32.624    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.690    33.438    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    33.562 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.694    37.256    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.824 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.824    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.499ns  (logic 11.124ns (31.337%)  route 24.375ns (68.663%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.676     8.279    L_reg/M_sm_pac[3]
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.403 r  L_reg/L_27641c04_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.670     9.073    L_reg/L_27641c04_remainder0_carry__1_i_8_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.197 f  L_reg/L_27641c04_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.027    10.224    L_reg/L_27641c04_remainder0_carry__1_i_7_n_0
    SLICE_X56Y21         LUT3 (Prop_lut3_I2_O)        0.150    10.374 f  L_reg/L_27641c04_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    11.058    L_reg/L_27641c04_remainder0_carry_i_20_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.374    11.432 r  L_reg/L_27641c04_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.702    12.134    L_reg/L_27641c04_remainder0_carry_i_10_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.328    12.462 r  L_reg/L_27641c04_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.462    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.042 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    13.843    L_reg/L_27641c04_remainder0[2]
    SLICE_X57Y20         LUT4 (Prop_lut4_I1_O)        0.302    14.145 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.530    15.675    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.152    15.827 f  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           0.916    16.744    L_reg/i__carry__1_i_11_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.326    17.070 r  L_reg/i__carry__1_i_8/O
                         net (fo=3, routed)           0.881    17.950    L_reg/i__carry__1_i_8_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.150    18.100 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.774    18.875    L_reg/i__carry_i_19_n_0
    SLICE_X57Y24         LUT3 (Prop_lut3_I0_O)        0.352    19.227 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.046    20.273    L_reg/i__carry_i_11_n_0
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.332    20.605 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.467    21.072    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.579 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.579    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.693 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.693    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.006 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.676    22.682    L_reg/L_27641c04_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.306    22.988 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.572    23.560    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.684 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.906    24.591    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.715 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.843    25.557    L_reg/i__carry_i_13_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I1_O)        0.124    25.681 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.857    26.538    L_reg/i__carry_i_18_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.124    26.662 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.190    27.852    L_reg/i__carry_i_13_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I1_O)        0.150    28.002 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.703    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.328    29.031 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.031    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.581 r  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.581    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.820 f  aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    30.655    aseg_driver/decimal_renderer/L_27641c04_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.302    30.957 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.239    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.363 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.506    31.869    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.993 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.631    32.624    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    32.748 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.523    33.271    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.124    33.395 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.677    37.072    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.645 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.645    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.350ns (60.552%)  route 0.879ns (39.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X63Y5          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.879     2.559    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.767 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.767    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.383ns (58.328%)  route 0.988ns (41.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X65Y3          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.988     2.668    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.910 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.910    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.355ns (55.413%)  route 1.090ns (44.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  sm/D_debug_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_debug_dff_q_reg[0]/Q
                         net (fo=1, routed)           1.090     2.738    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.952 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.952    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.379ns (55.933%)  route 1.087ns (44.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_debug_dff_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_debug_dff_q_reg[5]/Q
                         net (fo=1, routed)           1.087     2.734    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.973 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.973    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.431ns (57.778%)  route 1.046ns (42.222%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.483     2.161    bseg_driver/ctr/S[1]
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     2.206 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.563     2.768    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.013 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.013    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.475ns (58.917%)  route 1.029ns (41.083%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.188     1.866    L_reg/M_ctr_value_0[1]
    SLICE_X64Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.911 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.231     2.141    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I3_O)        0.045     2.186 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.610     2.796    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         1.244     4.041 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.041    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.367ns (53.881%)  route 1.170ns (46.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  sm/D_debug_dff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_debug_dff_q_reg[6]/Q
                         net (fo=1, routed)           1.170     2.817    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     4.043 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.043    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.357ns (53.497%)  route 1.180ns (46.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_debug_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_debug_dff_q_reg[3]/Q
                         net (fo=1, routed)           1.180     2.828    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     4.044 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.044    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.380ns (54.265%)  route 1.163ns (45.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_debug_dff_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_debug_dff_q_reg[2]/Q
                         net (fo=1, routed)           1.163     2.810    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     4.049 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.049    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.512ns (59.913%)  route 1.012ns (40.087%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.587     1.531    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.672 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.318     1.990    timerseg_driver/ctr/S[0]
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.048     2.038 r  timerseg_driver/ctr/timerseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.693     2.731    timerseg_OBUF[8]
    E1                   OBUF (Prop_obuf_I_O)         1.323     4.054 r  timerseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.054    timerseg[8]
    E1                                                                r  timerseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.294ns  (logic 1.643ns (31.034%)  route 3.651ns (68.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.244     3.762    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.886 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.407     5.294    reset_cond/M_reset_cond_in
    SLICE_X45Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.155ns  (logic 1.643ns (31.867%)  route 3.513ns (68.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.244     3.762    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.886 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.269     5.155    reset_cond/M_reset_cond_in
    SLICE_X45Y17         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y17         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 1.643ns (34.161%)  route 3.166ns (65.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.244     3.762    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.886 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.923     4.809    reset_cond/M_reset_cond_in
    SLICE_X36Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.433     4.838    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 1.643ns (34.161%)  route 3.166ns (65.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.244     3.762    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.886 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.923     4.809    reset_cond/M_reset_cond_in
    SLICE_X36Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.433     4.838    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.360ns  (logic 1.641ns (37.652%)  route 2.718ns (62.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.718     4.236    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.124     4.360 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.360    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X33Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445     4.850    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.639ns (39.110%)  route 2.551ns (60.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.551     4.066    forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.190 r  forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.190    forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X42Y28         FDRE                                         r  forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.435     4.840    forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.630ns (39.055%)  route 2.544ns (60.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.544     4.050    forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.174 r  forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.174    forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.435     4.840    forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.159ns  (logic 1.624ns (39.048%)  route 2.535ns (60.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.535     4.035    forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.159 r  forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.159    forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X40Y24         FDRE                                         r  forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.430     4.835    forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.058ns  (logic 1.640ns (40.422%)  route 2.417ns (59.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.417     3.934    forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.058 r  forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.058    forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X40Y24         FDRE                                         r  forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.430     4.835    forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.744ns  (logic 1.653ns (44.156%)  route 2.091ns (55.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.091     3.620    forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.744 r  forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.744    forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.434     4.839    forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1412711820[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.347ns (29.658%)  route 0.822ns (70.342%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.822     1.124    forLoop_idx_0_1412711820[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.169 r  forLoop_idx_0_1412711820[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.169    forLoop_idx_0_1412711820[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y23         FDRE                                         r  forLoop_idx_0_1412711820[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.817     2.007    forLoop_idx_0_1412711820[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  forLoop_idx_0_1412711820[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.341ns (27.204%)  route 0.914ns (72.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.914     1.210    forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.255 r  forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.255    forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.821     2.011    forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_1412711820[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.329ns (23.880%)  route 1.047ns (76.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.047     1.331    forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.376 r  forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.376    forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X40Y24         FDRE                                         r  forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.817     2.007    forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  forLoop_idx_0_886740086[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.327ns (22.522%)  route 1.125ns (77.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.125     1.407    forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.452 r  forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.452    forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X42Y28         FDRE                                         r  forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.821     2.011    forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  forLoop_idx_0_886740086[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.313ns (21.470%)  route 1.144ns (78.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.144     1.412    forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.457 r  forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.457    forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X40Y24         FDRE                                         r  forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.817     2.007    forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  forLoop_idx_0_1412711820[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.471ns  (logic 0.319ns (21.678%)  route 1.152ns (78.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.152     1.426    forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.471 r  forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.471    forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.821     2.011    forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_1412711820[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.330ns (21.776%)  route 1.185ns (78.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.185     1.470    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.515 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.515    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X33Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.832     2.022    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.661ns  (logic 0.331ns (19.951%)  route 1.329ns (80.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.980     1.266    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.311 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.350     1.661    reset_cond/M_reset_cond_in
    SLICE_X36Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.661ns  (logic 0.331ns (19.951%)  route 1.329ns (80.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.980     1.266    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.311 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.350     1.661    reset_cond/M_reset_cond_in
    SLICE_X36Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.331ns (18.327%)  route 1.477ns (81.673%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.980     1.266    reset_cond/butt_reset_IBUF
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.311 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.497     1.808    reset_cond/M_reset_cond_in
    SLICE_X45Y17         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y17         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





