memory transfer shift ccd optimal block strategy block paper purposes transfer memory composed shift ccd serial registers rate vary definite minimum shift refresh definite rate shift bits rate iin maximum shift registers bits blocks 1 numbered 0 transferred starting bit 0 block strategy transfer shift random time occurring request wait bit reached amount time 0 minimal rate allow minimum shift requirement bit simply transfer park 0 wait slowly involves optimal strategy request shifting passed 0 bit shifting quickly critical boundary bit reached shortly 0 comes called strategy hurry wait field transfer computer known block memory drum ccd viewed paging rotation variable speed bounded devices drum register shift coupled charge paging memory drum hierarchy electronic latency 