===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 19.7241 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2096 ( 16.7%)    4.2096 ( 21.3%)  FIR Parser
   10.8097 ( 42.8%)    7.2625 ( 36.8%)  'firrtl.circuit' Pipeline
    2.0279 (  8.0%)    1.0150 (  5.1%)    'firrtl.module' Pipeline
    1.8384 (  7.3%)    0.9274 (  4.7%)      CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1843 (  0.7%)    0.0996 (  0.5%)      LowerCHIRRTL
    0.1354 (  0.5%)    0.1354 (  0.7%)    InferWidths
    0.7647 (  3.0%)    0.7647 (  3.9%)    InferResets
    0.0505 (  0.2%)    0.0505 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.6692 (  2.6%)    0.6692 (  3.4%)    LowerFIRRTLTypes
    3.3745 ( 13.4%)    1.6904 (  8.6%)    'firrtl.module' Pipeline
    1.1922 (  4.7%)    0.6148 (  3.1%)      ExpandWhens
    2.1774 (  8.6%)    1.1112 (  5.6%)      Canonicalizer
    0.5395 (  2.1%)    0.5395 (  2.7%)    Inliner
    1.5981 (  6.3%)    1.5981 (  8.1%)    IMConstProp
    0.0437 (  0.2%)    0.0437 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.6816 (  6.7%)    0.8438 (  4.3%)    'firrtl.module' Pipeline
    1.6791 (  6.6%)    0.8427 (  4.3%)      Canonicalizer
    1.1059 (  4.4%)    1.1059 (  5.6%)  LowerFIRRTLToHW
    0.2593 (  1.0%)    0.2593 (  1.3%)  HWMemSimImpl
    3.5203 ( 13.9%)    1.7604 (  8.9%)  'hw.module' Pipeline
    0.0613 (  0.2%)    0.0321 (  0.2%)    HWCleanup
    0.8324 (  3.3%)    0.4282 (  2.2%)    CSE
    0.0019 (  0.0%)    0.0010 (  0.0%)      (A) DominanceInfo
    2.6042 ( 10.3%)    1.3152 (  6.7%)    Canonicalizer
    0.0122 (  0.0%)    0.0065 (  0.0%)    HWLegalizeModules
    0.4134 (  1.6%)    0.4134 (  2.1%)  HWLegalizeNames
    0.4545 (  1.8%)    0.2275 (  1.2%)  'hw.module' Pipeline
    0.4509 (  1.8%)    0.2256 (  1.1%)    PrettifyVerilog
    4.4723 ( 17.7%)    4.4723 ( 22.7%)  ExportVerilog emission
    0.0079 (  0.0%)    0.0079 (  0.0%)  Rest
   25.2586 (100.0%)   19.7241 (100.0%)  Total

{
  totalTime: 19.759,
  maxMemory: 850247680
}
