
*** Running vivado
    with args -log FLXG.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FLXG.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source FLXG.tcl -notrace
Command: synth_design -top FLXG -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26480 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.852 ; gain = 234.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FLXG' [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/FLXG.v:23]
	Parameter gaming bound to: 0 - type: integer 
	Parameter success bound to: 1 - type: integer 
	Parameter fail bound to: 2 - type: integer 
	Parameter target bound to: 11 - type: integer 
WARNING: [Synth 8-6090] variable 'LED' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/FLXG.v:107]
INFO: [Synth 8-6157] synthesizing module 'VGA' [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/VGA.v:23]
	Parameter H_SYNC_PULSE bound to: 136 - type: integer 
	Parameter H_BACK_PORCH bound to: 160 - type: integer 
	Parameter H_ACTIVE_TIME bound to: 1024 - type: integer 
	Parameter H_FRONT_PORCH bound to: 24 - type: integer 
	Parameter H_LINE_PERIOD bound to: 1344 - type: integer 
	Parameter V_SYNC_PULSE bound to: 6 - type: integer 
	Parameter V_BACK_PORCH bound to: 29 - type: integer 
	Parameter V_ACTIVE_TIME bound to: 768 - type: integer 
	Parameter V_FRONT_PORCH bound to: 3 - type: integer 
	Parameter V_LINE_PERIOD bound to: 806 - type: integer 
	Parameter IMAGE_START_H bound to: 668 - type: integer 
	Parameter IMAGE_START_V bound to: 284 - type: integer 
	Parameter IMAGE_WIDTH bound to: 200 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 200 - type: integer 
	Parameter IMAGE_PIX_NUM bound to: 40000 - type: integer 
	Parameter IMAGE_RST_START_H bound to: 290 - type: integer 
	Parameter IMAGE_RST_START_V bound to: 580 - type: integer 
	Parameter IMAGE_RST_WIDTH bound to: 445 - type: integer 
	Parameter IMAGE_RST_HEIGHT bound to: 71 - type: integer 
	Parameter IMAGE_RST_PIX_NUM bound to: 31595 - type: integer 
	Parameter BLOCK_WIDTH bound to: 108 - type: integer 
	Parameter BLOCK_PIX_NUM bound to: 11664 - type: integer 
	Parameter LAYOUT_WIDTH bound to: 512 - type: integer 
	Parameter LAYOUT_HEIGHT bound to: 512 - type: integer 
	Parameter FRAME_WIDTH bound to: 16 - type: integer 
	Parameter FRAME_START_H_0 bound to: 0 - type: integer 
	Parameter FRAME_START_H_1 bound to: 124 - type: integer 
	Parameter FRAME_START_H_2 bound to: 248 - type: integer 
	Parameter FRAME_START_H_3 bound to: 372 - type: integer 
	Parameter FRAME_START_H_4 bound to: 496 - type: integer 
	Parameter FRAME_START_V_0 bound to: 0 - type: integer 
	Parameter FRAME_START_V_1 bound to: 124 - type: integer 
	Parameter FRAME_START_V_2 bound to: 248 - type: integer 
	Parameter FRAME_START_V_3 bound to: 372 - type: integer 
	Parameter FRAME_START_V_4 bound to: 496 - type: integer 
	Parameter gaming bound to: 0 - type: integer 
	Parameter success bound to: 1 - type: integer 
	Parameter fail bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_65M' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/clk_wiz_65M_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_65M' (1#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/clk_wiz_65M_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'img_cwk' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/img_cwk_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'img_cwk' (2#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/img_cwk_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'img_success' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/img_success_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'img_success' (3#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/img_success_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'img_fail' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/img_fail_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'img_fail' (4#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/img_fail_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'img_rst' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/img_rst_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'img_rst' (5#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/img_rst_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_num_none' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_num_none_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_num_none' (6#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_num_none_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_2' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_2' (7#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_4' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_4' (8#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_8' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_8' (9#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_16' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_16' (10#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_32' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_32' (11#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_32_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_64' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_64' (12#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_64_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_128' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_128' (13#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_128_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_256' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_256' (14#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_256_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_512' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_512' (15#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_512_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1024' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_1024_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1024' (16#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_1024_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_2048' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_2048_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_2048' (17#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/blk_mem_gen_2048_stub.v:6]
WARNING: [Synth 8-324] index 11 out of range [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/VGA.v:177]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (18#1) [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Keyboard' [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Keyboard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Keyboard' (19#1) [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Keyboard.v:23]
INFO: [Synth 8-6157] synthesizing module 'Up_Move' [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Up_Move.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Up_Move' (20#1) [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Up_Move.v:23]
INFO: [Synth 8-6157] synthesizing module 'Down_Move' [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Down_Move.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Down_Move' (21#1) [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Down_Move.v:23]
INFO: [Synth 8-6157] synthesizing module 'Left_Move' [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Left_Move.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Left_Move' (22#1) [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Left_Move.v:23]
INFO: [Synth 8-6157] synthesizing module 'Right_Move' [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Right_Move.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Right_Move' (23#1) [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Right_Move.v:23]
INFO: [Synth 8-6157] synthesizing module 'Nixietube' [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Nixietube.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Nixietube.v:69]
WARNING: [Synth 8-5788] Register dec_4_reg in module Nixietube is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Nixietube.v:60]
INFO: [Synth 8-6155] done synthesizing module 'Nixietube' (24#1) [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Nixietube.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (25#1) [D:/VivadoProject/FLXG/FLXG.runs/synth_1/.Xil/Vivado-15264-DESKTOP-FPAAR5U/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FLXG' (26#1) [D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/FLXG.v:23]
WARNING: [Synth 8-3331] design VGA has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.332 ; gain = 340.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1113.332 ; gain = 340.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1113.332 ; gain = 340.148
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1113.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_0'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_0'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_1'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_1'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_2'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_2'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_3'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_3'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_4'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_4'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_5'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_5'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_6'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_6'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_7'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_7'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_8'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_8'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_9'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_9'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_10'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_10'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_11'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_11'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_12'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_12'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_13'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_13'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_14'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_14'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_15'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0_15'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/clk_wiz_65M/clk_wiz_65M/clk_wiz_65M_in_context.xdc] for cell 'VGA/clk_wiz_65M'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/clk_wiz_65M/clk_wiz_65M/clk_wiz_65M_in_context.xdc] for cell 'VGA/clk_wiz_65M'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_none/blk_mem_gen_num_none/blk_mem_gen_num_none_in_context.xdc] for cell 'VGA/blk_mem_gen_num_none'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_none/blk_mem_gen_num_none/blk_mem_gen_num_none_in_context.xdc] for cell 'VGA/blk_mem_gen_num_none'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/img_cwk/img_cwk/img_cwk_in_context.xdc] for cell 'VGA/img_cwk'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/img_cwk/img_cwk/img_cwk_in_context.xdc] for cell 'VGA/img_cwk'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_2048/blk_mem_gen_2048/blk_mem_gen_2048_in_context.xdc] for cell 'VGA/blk_mem_gen_2048'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_2048/blk_mem_gen_2048/blk_mem_gen_2048_in_context.xdc] for cell 'VGA/blk_mem_gen_2048'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_256/blk_mem_gen_256/blk_mem_gen_256_in_context.xdc] for cell 'VGA/blk_mem_gen_256'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_256/blk_mem_gen_256/blk_mem_gen_256_in_context.xdc] for cell 'VGA/blk_mem_gen_256'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_64/blk_mem_gen_64/blk_mem_gen_64_in_context.xdc] for cell 'VGA/blk_mem_gen_64'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_64/blk_mem_gen_64/blk_mem_gen_64_in_context.xdc] for cell 'VGA/blk_mem_gen_64'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/img_rst/img_rst/img_rst_in_context.xdc] for cell 'VGA/img_rst'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/img_rst/img_rst/img_rst_in_context.xdc] for cell 'VGA/img_rst'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_32/blk_mem_gen_32/blk_mem_gen_32_in_context.xdc] for cell 'VGA/blk_mem_gen_32'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_32/blk_mem_gen_32/blk_mem_gen_32_in_context.xdc] for cell 'VGA/blk_mem_gen_32'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_128/blk_mem_gen_128/blk_mem_gen_128_in_context.xdc] for cell 'VGA/blk_mem_gen_128'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_128/blk_mem_gen_128/blk_mem_gen_128_in_context.xdc] for cell 'VGA/blk_mem_gen_128'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_512/blk_mem_gen_512/blk_mem_gen_512_in_context.xdc] for cell 'VGA/blk_mem_gen_512'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_512/blk_mem_gen_512/blk_mem_gen_512_in_context.xdc] for cell 'VGA/blk_mem_gen_512'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/img_fail/img_fail/img_fail_in_context.xdc] for cell 'VGA/img_fail'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/img_fail/img_fail/img_fail_in_context.xdc] for cell 'VGA/img_fail'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/img_success/img_success/img_success_in_context.xdc] for cell 'VGA/img_success'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/img_success/img_success/img_success_in_context.xdc] for cell 'VGA/img_success'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'VGA/blk_mem_gen_2'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'VGA/blk_mem_gen_2'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_1024/blk_mem_gen_1024/blk_mem_gen_1024_in_context.xdc] for cell 'VGA/blk_mem_gen_1024'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_1024/blk_mem_gen_1024/blk_mem_gen_1024_in_context.xdc] for cell 'VGA/blk_mem_gen_1024'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8/blk_mem_gen_8_in_context.xdc] for cell 'VGA/blk_mem_gen_8'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8/blk_mem_gen_8_in_context.xdc] for cell 'VGA/blk_mem_gen_8'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_16/blk_mem_gen_16/blk_mem_gen_16_in_context.xdc] for cell 'VGA/blk_mem_gen_16'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_16/blk_mem_gen_16/blk_mem_gen_16_in_context.xdc] for cell 'VGA/blk_mem_gen_16'
Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'VGA/blk_mem_gen_4'
Finished Parsing XDC File [d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'VGA/blk_mem_gen_4'
Parsing XDC File [D:/VivadoProject/FLXG/FLXG.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'tx'. [D:/VivadoProject/FLXG/FLXG.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'rx'. [D:/VivadoProject/FLXG/FLXG.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc:220]
Finished Parsing XDC File [D:/VivadoProject/FLXG/FLXG.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/VivadoProject/FLXG/FLXG.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/FLXG_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivadoProject/FLXG/FLXG.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FLXG_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FLXG_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1240.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1240.555 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/blk_mem_gen_1024' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/blk_mem_gen_128' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/blk_mem_gen_16' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/blk_mem_gen_2' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/blk_mem_gen_2048' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/blk_mem_gen_256' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/blk_mem_gen_32' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/blk_mem_gen_4' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/blk_mem_gen_512' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/blk_mem_gen_64' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/blk_mem_gen_8' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/blk_mem_gen_num_none' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/img_cwk' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/img_fail' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/img_rst' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VGA/img_success' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1242.953 ; gain = 469.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1242.953 ; gain = 469.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/clk_wiz_65M/clk_wiz_65M/clk_wiz_65M_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/clk_wiz_65M/clk_wiz_65M/clk_wiz_65M_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dist_mem_gen_0_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/clk_wiz_65M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/blk_mem_gen_num_none. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/img_cwk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/blk_mem_gen_2048. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/blk_mem_gen_256. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/blk_mem_gen_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/img_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/blk_mem_gen_32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/blk_mem_gen_128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/blk_mem_gen_512. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/img_fail. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/img_success. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/blk_mem_gen_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/blk_mem_gen_1024. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/blk_mem_gen_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/blk_mem_gen_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA/blk_mem_gen_4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1242.953 ; gain = 469.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1242.953 ; gain = 469.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |FLXG__GB0     |           1|     42677|
|2     |Down_Move     |           1|     18057|
|3     |FLXG__GB2     |           1|     18593|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	  16 Input     27 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 16    
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 189   
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 9     
	               59 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 17    
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 227   
	   2 Input     59 Bit        Muxes := 24    
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     18 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 25    
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 140   
	   3 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FLXG 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     27 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Down_Move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 54    
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Up_Move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 54    
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Right_Move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 58    
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Left_Move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 58    
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Nixietube 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 124   
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               59 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     59 Bit        Muxes := 24    
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 110   
	   8 Input      1 Bit        Muxes := 2     
Module Keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 16    
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 17    
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'i_1/LED_reg[4]' (FDE_1) to 'i_1/LED_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/LED_reg[5]' (FDE_1) to 'i_1/LED_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/LED_reg[6]' (FDE_1) to 'i_1/LED_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/LED_reg[8]' (FDE_1) to 'i_1/LED_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/LED_reg[9]' (FDE_1) to 'i_1/LED_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/LED_reg[10]' (FDE_1) to 'i_1/LED_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:38 ; elapsed = 00:05:41 . Memory (MB): peak = 1701.551 ; gain = 928.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |FLXG__GB0     |           1|      6336|
|2     |Down_Move     |           1|      2110|
|3     |FLXG__GB2     |           1|      8564|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:48 ; elapsed = 00:05:51 . Memory (MB): peak = 1701.551 ; gain = 928.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:20 ; elapsed = 00:06:23 . Memory (MB): peak = 1701.551 ; gain = 928.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |FLXG__GB0     |           1|      6336|
|2     |Down_Move     |           1|      2110|
|3     |FLXG__GB2     |           1|      8570|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:27 ; elapsed = 00:06:30 . Memory (MB): peak = 1701.551 ; gain = 928.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:33 ; elapsed = 00:06:36 . Memory (MB): peak = 1701.551 ; gain = 928.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:33 ; elapsed = 00:06:36 . Memory (MB): peak = 1701.551 ; gain = 928.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:33 ; elapsed = 00:06:37 . Memory (MB): peak = 1701.551 ; gain = 928.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:33 ; elapsed = 00:06:37 . Memory (MB): peak = 1701.551 ; gain = 928.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:34 ; elapsed = 00:06:37 . Memory (MB): peak = 1701.551 ; gain = 928.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:34 ; elapsed = 00:06:37 . Memory (MB): peak = 1701.551 ; gain = 928.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |dist_mem_gen_0       |        16|
|2     |clk_wiz_65M          |         1|
|3     |img_cwk              |         1|
|4     |img_success          |         1|
|5     |img_fail             |         1|
|6     |img_rst              |         1|
|7     |blk_mem_gen_num_none |         1|
|8     |blk_mem_gen_2        |         1|
|9     |blk_mem_gen_4        |         1|
|10    |blk_mem_gen_8        |         1|
|11    |blk_mem_gen_16       |         1|
|12    |blk_mem_gen_32       |         1|
|13    |blk_mem_gen_64       |         1|
|14    |blk_mem_gen_128      |         1|
|15    |blk_mem_gen_256      |         1|
|16    |blk_mem_gen_512      |         1|
|17    |blk_mem_gen_1024     |         1|
|18    |blk_mem_gen_2048     |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_1024     |     1|
|2     |blk_mem_gen_128      |     1|
|3     |blk_mem_gen_16       |     1|
|4     |blk_mem_gen_2        |     1|
|5     |blk_mem_gen_2048     |     1|
|6     |blk_mem_gen_256      |     1|
|7     |blk_mem_gen_32       |     1|
|8     |blk_mem_gen_4        |     1|
|9     |blk_mem_gen_512      |     1|
|10    |blk_mem_gen_64       |     1|
|11    |blk_mem_gen_8        |     1|
|12    |blk_mem_gen_num_none |     1|
|13    |clk_wiz_65M          |     1|
|14    |dist_mem_gen_0       |     1|
|15    |dist_mem_gen_0__1    |     1|
|16    |dist_mem_gen_0__10   |     1|
|17    |dist_mem_gen_0__11   |     1|
|18    |dist_mem_gen_0__12   |     1|
|19    |dist_mem_gen_0__13   |     1|
|20    |dist_mem_gen_0__14   |     1|
|21    |dist_mem_gen_0__15   |     1|
|22    |dist_mem_gen_0__2    |     1|
|23    |dist_mem_gen_0__3    |     1|
|24    |dist_mem_gen_0__4    |     1|
|25    |dist_mem_gen_0__5    |     1|
|26    |dist_mem_gen_0__6    |     1|
|27    |dist_mem_gen_0__7    |     1|
|28    |dist_mem_gen_0__8    |     1|
|29    |dist_mem_gen_0__9    |     1|
|30    |img_cwk              |     1|
|31    |img_fail             |     1|
|32    |img_rst              |     1|
|33    |img_success          |     1|
|34    |CARRY4               |   263|
|35    |LUT1                 |    28|
|36    |LUT2                 |   492|
|37    |LUT3                 |   652|
|38    |LUT4                 |   514|
|39    |LUT5                 |   931|
|40    |LUT6                 |  2168|
|41    |MUXF7                |   110|
|42    |FDCE                 |    76|
|43    |FDPE                 |    29|
|44    |FDRE                 |  1203|
|45    |FDSE                 |    49|
|46    |LDC                  |     4|
|47    |IBUF                 |     7|
|48    |OBUF                 |    46|
+------+---------------------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |  7198|
|2     |  Down_Move       |Down_Move  |   852|
|3     |  Keyboard        |Keyboard   |    76|
|4     |  Left_Move       |Left_Move  |   931|
|5     |  Right_Move      |Right_Move |   845|
|6     |  Up_Move         |Up_Move    |   901|
|7     |  VGA             |VGA        |  1936|
|8     |  nolabel_line194 |Nixietube  |   433|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:34 ; elapsed = 00:06:37 . Memory (MB): peak = 1701.551 ; gain = 928.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:15 ; elapsed = 00:06:31 . Memory (MB): peak = 1701.551 ; gain = 798.746
Synthesis Optimization Complete : Time (s): cpu = 00:06:34 ; elapsed = 00:06:38 . Memory (MB): peak = 1701.551 ; gain = 928.367
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1701.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 377 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1701.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:43 ; elapsed = 00:06:48 . Memory (MB): peak = 1701.551 ; gain = 1220.098
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1701.551 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProject/FLXG/FLXG.runs/synth_1/FLXG.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FLXG_utilization_synth.rpt -pb FLXG_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 13:14:24 2020...
