<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32-BALL-BALANCE-GAME: Core/Inc/STM32F429i.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32-BALL-BALANCE-GAME
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c6310732a22f63c0c2fc5595561e68f1.html">Core</a></li><li class="navelem"><a class="el" href="dir_e2489e887f17afa3cbc07a4ec152cdd2.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">STM32F429i.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;stdint.h&quot;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;string.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for STM32F429i.h:</div>
<div class="dyncontent">
<div class="center"><img src="STM32F429i_8h__incl.png" border="0" usemap="#aCore_2Inc_2STM32F429i_8h" alt=""/></div>
<map name="aCore_2Inc_2STM32F429i_8h" id="aCore_2Inc_2STM32F429i_8h">
<area shape="rect" title=" " alt="" coords="57,5,227,32"/>
<area shape="rect" title=" " alt="" coords="5,80,76,107"/>
<area shape="rect" title=" " alt="" coords="101,80,183,107"/>
<area shape="rect" title=" " alt="" coords="208,80,279,107"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="STM32F429i_8h__dep__incl.png" border="0" usemap="#aCore_2Inc_2STM32F429i_8hdep" alt=""/></div>
<map name="aCore_2Inc_2STM32F429i_8hdep" id="aCore_2Inc_2STM32F429i_8hdep">
<area shape="rect" title=" " alt="" coords="361,5,531,32"/>
<area shape="rect" href="RNG__Driver_8h.html" title="Header file for the Random Number Generator (RNG) driver on STM32F429i." alt="" coords="363,80,529,107"/>
<area shape="rect" href="ApplicationCode_8h.html" title="Header file for the application code, defining game logic, display, and sensor interaction." alt="" coords="245,155,442,181"/>
<area shape="rect" href="RNG__Driver_8c.html" title="Implementation of Random Number Generator (RNG) driver functions." alt="" coords="467,155,633,181"/>
<area shape="rect" href="main_8h.html" title=" " alt="" coords="167,304,291,331"/>
<area shape="rect" href="Scheduler_8h.html" title=" " alt="" coords="266,229,421,256"/>
<area shape="rect" href="ApplicationCode_8c.html" title="Implementation of application&#45;level functions for gyro control, LCD display, and game logic." alt="" coords="445,229,642,256"/>
<area shape="rect" href="main_8c.html" title="Main game loop and related functionalities for the LCD&#45;based game." alt="" coords="5,386,129,413"/>
<area shape="rect" href="stm32f4xx__hal__msp_8c.html" title="This file provides code for the MSP Initialization and de&#45;Initialization codes." alt="" coords="153,379,304,420"/>
<area shape="rect" href="stm32f4xx__it_8c.html" title="Interrupt Service Routines." alt="" coords="328,386,505,413"/>
<area shape="rect" href="Scheduler_8c.html" title="Implementation of scheduler functions for event management." alt="" coords="315,304,470,331"/>
</map>
</div>
</div>
<p><a href="STM32F429i_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGPIO__RegDef__t.html">GPIO_RegDef_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMY__RCC__RegDef__t.html">MY_RCC_RegDef_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSYSCFG__RegDef__t.html">SYSCFG_RegDef_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEXTI__RegDef__t.html">EXTI_RegDef_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGPTIMR__RegDef__t.html">GPTIMR_RegDef_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMY__RNG__RegDef__t.html">MY_RNG_RegDef_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad86c51679cc59bdd00875b58cf836c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#ad86c51679cc59bdd00875b58cf836c6f">BASE_ADDR</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:ad86c51679cc59bdd00875b58cf836c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6126f8f52d0dc8cb09e57eae0d54ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a2e6126f8f52d0dc8cb09e57eae0d54ce">AHB1_BASE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#ad86c51679cc59bdd00875b58cf836c6f">BASE_ADDR</a> + 0x20000)</td></tr>
<tr class="separator:a2e6126f8f52d0dc8cb09e57eae0d54ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b564956fc347fb3ce12ff94452a441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a94b564956fc347fb3ce12ff94452a441">AHB2_BASE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#ad86c51679cc59bdd00875b58cf836c6f">BASE_ADDR</a> + 0x10000000)</td></tr>
<tr class="separator:a94b564956fc347fb3ce12ff94452a441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e02a39bc1af52a9f01e52266da4e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a78e02a39bc1af52a9f01e52266da4e93">APB2_BASE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#ad86c51679cc59bdd00875b58cf836c6f">BASE_ADDR</a> + 0x10000)</td></tr>
<tr class="separator:a78e02a39bc1af52a9f01e52266da4e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79822c173f6d5368db4ad923be97678c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a79822c173f6d5368db4ad923be97678c">APB1_BASE_ADDR</a>&#160;&#160;&#160;<a class="el" href="STM32F429i_8h.html#ad86c51679cc59bdd00875b58cf836c6f">BASE_ADDR</a></td></tr>
<tr class="separator:a79822c173f6d5368db4ad923be97678c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b2c878d62b1c19edf42ba948542ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#aa7b2c878d62b1c19edf42ba948542ee2">GPIOG_BASE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#a2e6126f8f52d0dc8cb09e57eae0d54ce">AHB1_BASE_ADDR</a> + 0x1800)</td></tr>
<tr class="separator:aa7b2c878d62b1c19edf42ba948542ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312c4a0ecb7f7df814b6dc660acff0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a312c4a0ecb7f7df814b6dc660acff0e1">GPIOA_BASE_ADDR</a>&#160;&#160;&#160;<a class="el" href="STM32F429i_8h.html#a2e6126f8f52d0dc8cb09e57eae0d54ce">AHB1_BASE_ADDR</a></td></tr>
<tr class="separator:a312c4a0ecb7f7df814b6dc660acff0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa918567a93fe95a5e24ba45dcbb89afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#aa918567a93fe95a5e24ba45dcbb89afa">RCC_BASE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#a2e6126f8f52d0dc8cb09e57eae0d54ce">AHB1_BASE_ADDR</a> + 0x3800)</td></tr>
<tr class="separator:aa918567a93fe95a5e24ba45dcbb89afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a358c2cfd856852a70108aed1104161fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a358c2cfd856852a70108aed1104161fe">RNG_BASE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#a94b564956fc347fb3ce12ff94452a441">AHB2_BASE_ADDR</a> + 0x60800)</td></tr>
<tr class="separator:a358c2cfd856852a70108aed1104161fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178af247859ffadcac6dc6ca09105a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a178af247859ffadcac6dc6ca09105a19">SYSCFG_BASE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#a78e02a39bc1af52a9f01e52266da4e93">APB2_BASE_ADDR</a> + 0x3800)</td></tr>
<tr class="separator:a178af247859ffadcac6dc6ca09105a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34dbd8b8960cf53983854f03af4cb5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#aa34dbd8b8960cf53983854f03af4cb5a">EXTI_BASE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#a78e02a39bc1af52a9f01e52266da4e93">APB2_BASE_ADDR</a> + 0x3c00)</td></tr>
<tr class="separator:aa34dbd8b8960cf53983854f03af4cb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc63fc12658580dba063d2e6a4a69b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#acc63fc12658580dba063d2e6a4a69b06">TIM2_BASE_ADDR</a>&#160;&#160;&#160;<a class="el" href="STM32F429i_8h.html#a79822c173f6d5368db4ad923be97678c">APB1_BASE_ADDR</a></td></tr>
<tr class="separator:acc63fc12658580dba063d2e6a4a69b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4f4c694952859ff81c31a9f20da8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#aba4f4c694952859ff81c31a9f20da8d4">TIM5_BASE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#a79822c173f6d5368db4ad923be97678c">APB1_BASE_ADDR</a> + 0x0c00)</td></tr>
<tr class="separator:aba4f4c694952859ff81c31a9f20da8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195e614ddf90e8c95dec6cae7eb45386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a195e614ddf90e8c95dec6cae7eb45386">MY_RCC</a>&#160;&#160;&#160;((<a class="el" href="structMY__RCC__RegDef__t.html">MY_RCC_RegDef_t</a>*)<a class="el" href="STM32F429i_8h.html#aa918567a93fe95a5e24ba45dcbb89afa">RCC_BASE_ADDR</a>)</td></tr>
<tr class="separator:a195e614ddf90e8c95dec6cae7eb45386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa310d9bd1f1e9cca57559aa51717a79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#aa310d9bd1f1e9cca57559aa51717a79f">MY_RNG</a>&#160;&#160;&#160;((<a class="el" href="structMY__RNG__RegDef__t.html">MY_RNG_RegDef_t</a>*)<a class="el" href="STM32F429i_8h.html#a358c2cfd856852a70108aed1104161fe">RNG_BASE_ADDR</a>)</td></tr>
<tr class="separator:aa310d9bd1f1e9cca57559aa51717a79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8590fc975799cce983be77f81ba5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a9b8590fc975799cce983be77f81ba5a9">TIMx_ENABLE</a>(x)&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RCC_APB1ENR |= (1 &lt;&lt; x))</td></tr>
<tr class="separator:a9b8590fc975799cce983be77f81ba5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7653825004acd1f6425eaf1255c9effa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a7653825004acd1f6425eaf1255c9effa">TIMx_Disable</a>(x)&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RCC_APB1ENR &amp;= ~(1 &lt;&lt; x))</td></tr>
<tr class="separator:a7653825004acd1f6425eaf1255c9effa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913fe52f823ff9e868ba19b3638db201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a913fe52f823ff9e868ba19b3638db201">SYSCFG_ENABLE</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RCC_APB2ENR |= (1 &lt;&lt; 14))</td></tr>
<tr class="separator:a913fe52f823ff9e868ba19b3638db201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722339ae6de778294b16e66371395390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a722339ae6de778294b16e66371395390">SYSCFG_DISABLE</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RCC_APB2ENR &amp;= ~(1 &lt;&lt; 14))</td></tr>
<tr class="separator:a722339ae6de778294b16e66371395390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad9924ae8ef83385daf1b57f24a61de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#aad9924ae8ef83385daf1b57f24a61de4">TIM2_APB1ENR</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aad9924ae8ef83385daf1b57f24a61de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63af697a4f8ccc47dea09a39fcb93978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a63af697a4f8ccc47dea09a39fcb93978">TIM5_APB1ENR</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a63af697a4f8ccc47dea09a39fcb93978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d13cf844311516ec9735a41d8e73a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a91d13cf844311516ec9735a41d8e73a3">RNG_AHB2ENR</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a91d13cf844311516ec9735a41d8e73a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac89e68ca38ac14b1b003efca8f3f1844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#ac89e68ca38ac14b1b003efca8f3f1844">GPIOG_AHB1ENR</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ac89e68ca38ac14b1b003efca8f3f1844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb860ea692edc4e5bee06428548e9d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#abb860ea692edc4e5bee06428548e9d1e">GPIOA_AHB1ENR</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abb860ea692edc4e5bee06428548e9d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a6d3cd70078e6046471ec528a09cd19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a3a6d3cd70078e6046471ec528a09cd19">ACTIVE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a3a6d3cd70078e6046471ec528a09cd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8dd98b5550e5cc901d4e804177f79b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#ad8dd98b5550e5cc901d4e804177f79b7">NON_ACTIVE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad8dd98b5550e5cc901d4e804177f79b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59da1d65e87a723efe808dbabb4fc205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a59da1d65e87a723efe808dbabb4fc205">SET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a59da1d65e87a723efe808dbabb4fc205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab702106cf3b3e96750b6845ded4e0299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#ab702106cf3b3e96750b6845ded4e0299">RESET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab702106cf3b3e96750b6845ded4e0299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514ad415fb6125ba296793df7d1a468a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></td></tr>
<tr class="separator:a514ad415fb6125ba296793df7d1a468a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99496f7308834e8b220f7894efa0b6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a99496f7308834e8b220f7894efa0b6ab">DISABLE</a>&#160;&#160;&#160;<a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></td></tr>
<tr class="separator:a99496f7308834e8b220f7894efa0b6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37d21c2e44fe7e3967deaf10e30a763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#ab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a>&#160;&#160;&#160;((volatile uint32_t*) 0xE000E100)</td></tr>
<tr class="separator:ab37d21c2e44fe7e3967deaf10e30a763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea822ab87e3ef3b207f26c6176a746c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#aeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a>&#160;&#160;&#160;((volatile uint32_t*) 0xE000E104)</td></tr>
<tr class="separator:aeea822ab87e3ef3b207f26c6176a746c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11cfe60b26fed9d1df48860d0274983b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a>&#160;&#160;&#160;((volatile uint32_t*) 0xE000E180)</td></tr>
<tr class="separator:a11cfe60b26fed9d1df48860d0274983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65a09923e3fb94e67ea4642b7f85ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#ab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a>&#160;&#160;&#160;((volatile uint32_t*) 0xE000E184)</td></tr>
<tr class="separator:ab65a09923e3fb94e67ea4642b7f85ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5c4c22865b33441cb6feb9cc7cc921e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#ac5c4c22865b33441cb6feb9cc7cc921e">NVIC_ISPR0</a>&#160;&#160;&#160;((volatile uint32_t*) 0xE000E200)</td></tr>
<tr class="separator:ac5c4c22865b33441cb6feb9cc7cc921e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50b0bf3244a15085b11885d05f5a774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#aa50b0bf3244a15085b11885d05f5a774">NVIC_ISPR1</a>&#160;&#160;&#160;((volatile uint32_t*) 0xE000E204)</td></tr>
<tr class="separator:aa50b0bf3244a15085b11885d05f5a774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb09517cca2787f10d91a2e25ebd41db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#aeb09517cca2787f10d91a2e25ebd41db">NVIC_ICPR0</a>&#160;&#160;&#160;((volatile uint32_t*) 0xE000E280)</td></tr>
<tr class="separator:aeb09517cca2787f10d91a2e25ebd41db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d5a0d0442bf3f5f7f6017536ce530e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#a58d5a0d0442bf3f5f7f6017536ce530e">NVIC_ICPR1</a>&#160;&#160;&#160;((volatile uint32_t*) 0xE000E284)</td></tr>
<tr class="separator:a58d5a0d0442bf3f5f7f6017536ce530e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26e25813c32e9797c4e43a223e6f20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#aa26e25813c32e9797c4e43a223e6f20e">NVIC_IPR0</a>&#160;&#160;&#160;((volatile uint32_t*) 0xE000E400)</td></tr>
<tr class="separator:aa26e25813c32e9797c4e43a223e6f20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea31ee09a6c16a6000123d7b2285b9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F429i_8h.html#aea31ee09a6c16a6000123d7b2285b9df">NVIC_IPR1</a>&#160;&#160;&#160;((volatile uint32_t*) 0xE000E404)</td></tr>
<tr class="separator:aea31ee09a6c16a6000123d7b2285b9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a3a6d3cd70078e6046471ec528a09cd19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a6d3cd70078e6046471ec528a09cd19">&#9670;&nbsp;</a></span>ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACTIVE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e6126f8f52d0dc8cb09e57eae0d54ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6126f8f52d0dc8cb09e57eae0d54ce">&#9670;&nbsp;</a></span>AHB1_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1_BASE_ADDR&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#ad86c51679cc59bdd00875b58cf836c6f">BASE_ADDR</a> + 0x20000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94b564956fc347fb3ce12ff94452a441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b564956fc347fb3ce12ff94452a441">&#9670;&nbsp;</a></span>AHB2_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB2_BASE_ADDR&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#ad86c51679cc59bdd00875b58cf836c6f">BASE_ADDR</a> + 0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79822c173f6d5368db4ad923be97678c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79822c173f6d5368db4ad923be97678c">&#9670;&nbsp;</a></span>APB1_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1_BASE_ADDR&#160;&#160;&#160;<a class="el" href="STM32F429i_8h.html#ad86c51679cc59bdd00875b58cf836c6f">BASE_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78e02a39bc1af52a9f01e52266da4e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e02a39bc1af52a9f01e52266da4e93">&#9670;&nbsp;</a></span>APB2_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2_BASE_ADDR&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#ad86c51679cc59bdd00875b58cf836c6f">BASE_ADDR</a> + 0x10000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad86c51679cc59bdd00875b58cf836c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad86c51679cc59bdd00875b58cf836c6f">&#9670;&nbsp;</a></span>BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BASE_ADDR&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99496f7308834e8b220f7894efa0b6ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99496f7308834e8b220f7894efa0b6ab">&#9670;&nbsp;</a></span>DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE&#160;&#160;&#160;<a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a514ad415fb6125ba296793df7d1a468a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514ad415fb6125ba296793df7d1a468a">&#9670;&nbsp;</a></span>ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE&#160;&#160;&#160;<a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa34dbd8b8960cf53983854f03af4cb5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa34dbd8b8960cf53983854f03af4cb5a">&#9670;&nbsp;</a></span>EXTI_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_BASE_ADDR&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#a78e02a39bc1af52a9f01e52266da4e93">APB2_BASE_ADDR</a> + 0x3c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb860ea692edc4e5bee06428548e9d1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb860ea692edc4e5bee06428548e9d1e">&#9670;&nbsp;</a></span>GPIOA_AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_AHB1ENR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a312c4a0ecb7f7df814b6dc660acff0e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a312c4a0ecb7f7df814b6dc660acff0e1">&#9670;&nbsp;</a></span>GPIOA_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_BASE_ADDR&#160;&#160;&#160;<a class="el" href="STM32F429i_8h.html#a2e6126f8f52d0dc8cb09e57eae0d54ce">AHB1_BASE_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac89e68ca38ac14b1b003efca8f3f1844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac89e68ca38ac14b1b003efca8f3f1844">&#9670;&nbsp;</a></span>GPIOG_AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOG_AHB1ENR&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7b2c878d62b1c19edf42ba948542ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b2c878d62b1c19edf42ba948542ee2">&#9670;&nbsp;</a></span>GPIOG_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOG_BASE_ADDR&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#a2e6126f8f52d0dc8cb09e57eae0d54ce">AHB1_BASE_ADDR</a> + 0x1800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a195e614ddf90e8c95dec6cae7eb45386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195e614ddf90e8c95dec6cae7eb45386">&#9670;&nbsp;</a></span>MY_RCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MY_RCC&#160;&#160;&#160;((<a class="el" href="structMY__RCC__RegDef__t.html">MY_RCC_RegDef_t</a>*)<a class="el" href="STM32F429i_8h.html#aa918567a93fe95a5e24ba45dcbb89afa">RCC_BASE_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa310d9bd1f1e9cca57559aa51717a79f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa310d9bd1f1e9cca57559aa51717a79f">&#9670;&nbsp;</a></span>MY_RNG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MY_RNG&#160;&#160;&#160;((<a class="el" href="structMY__RNG__RegDef__t.html">MY_RNG_RegDef_t</a>*)<a class="el" href="STM32F429i_8h.html#a358c2cfd856852a70108aed1104161fe">RNG_BASE_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8dd98b5550e5cc901d4e804177f79b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8dd98b5550e5cc901d4e804177f79b7">&#9670;&nbsp;</a></span>NON_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NON_ACTIVE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11cfe60b26fed9d1df48860d0274983b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11cfe60b26fed9d1df48860d0274983b">&#9670;&nbsp;</a></span>NVIC_ICER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER0&#160;&#160;&#160;((volatile uint32_t*) 0xE000E180)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab65a09923e3fb94e67ea4642b7f85ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65a09923e3fb94e67ea4642b7f85ccf">&#9670;&nbsp;</a></span>NVIC_ICER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER1&#160;&#160;&#160;((volatile uint32_t*) 0xE000E184)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb09517cca2787f10d91a2e25ebd41db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb09517cca2787f10d91a2e25ebd41db">&#9670;&nbsp;</a></span>NVIC_ICPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR0&#160;&#160;&#160;((volatile uint32_t*) 0xE000E280)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58d5a0d0442bf3f5f7f6017536ce530e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58d5a0d0442bf3f5f7f6017536ce530e">&#9670;&nbsp;</a></span>NVIC_ICPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR1&#160;&#160;&#160;((volatile uint32_t*) 0xE000E284)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa26e25813c32e9797c4e43a223e6f20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa26e25813c32e9797c4e43a223e6f20e">&#9670;&nbsp;</a></span>NVIC_IPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR0&#160;&#160;&#160;((volatile uint32_t*) 0xE000E400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea31ee09a6c16a6000123d7b2285b9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea31ee09a6c16a6000123d7b2285b9df">&#9670;&nbsp;</a></span>NVIC_IPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR1&#160;&#160;&#160;((volatile uint32_t*) 0xE000E404)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab37d21c2e44fe7e3967deaf10e30a763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab37d21c2e44fe7e3967deaf10e30a763">&#9670;&nbsp;</a></span>NVIC_ISER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER0&#160;&#160;&#160;((volatile uint32_t*) 0xE000E100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeea822ab87e3ef3b207f26c6176a746c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeea822ab87e3ef3b207f26c6176a746c">&#9670;&nbsp;</a></span>NVIC_ISER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER1&#160;&#160;&#160;((volatile uint32_t*) 0xE000E104)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5c4c22865b33441cb6feb9cc7cc921e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5c4c22865b33441cb6feb9cc7cc921e">&#9670;&nbsp;</a></span>NVIC_ISPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR0&#160;&#160;&#160;((volatile uint32_t*) 0xE000E200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa50b0bf3244a15085b11885d05f5a774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50b0bf3244a15085b11885d05f5a774">&#9670;&nbsp;</a></span>NVIC_ISPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR1&#160;&#160;&#160;((volatile uint32_t*) 0xE000E204)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa918567a93fe95a5e24ba45dcbb89afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa918567a93fe95a5e24ba45dcbb89afa">&#9670;&nbsp;</a></span>RCC_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BASE_ADDR&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#a2e6126f8f52d0dc8cb09e57eae0d54ce">AHB1_BASE_ADDR</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab702106cf3b3e96750b6845ded4e0299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab702106cf3b3e96750b6845ded4e0299">&#9670;&nbsp;</a></span>RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RESET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91d13cf844311516ec9735a41d8e73a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91d13cf844311516ec9735a41d8e73a3">&#9670;&nbsp;</a></span>RNG_AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RNG_AHB2ENR&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a358c2cfd856852a70108aed1104161fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a358c2cfd856852a70108aed1104161fe">&#9670;&nbsp;</a></span>RNG_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RNG_BASE_ADDR&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#a94b564956fc347fb3ce12ff94452a441">AHB2_BASE_ADDR</a> + 0x60800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59da1d65e87a723efe808dbabb4fc205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59da1d65e87a723efe808dbabb4fc205">&#9670;&nbsp;</a></span>SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a178af247859ffadcac6dc6ca09105a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178af247859ffadcac6dc6ca09105a19">&#9670;&nbsp;</a></span>SYSCFG_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_BASE_ADDR&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#a78e02a39bc1af52a9f01e52266da4e93">APB2_BASE_ADDR</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a722339ae6de778294b16e66371395390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a722339ae6de778294b16e66371395390">&#9670;&nbsp;</a></span>SYSCFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_DISABLE&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RCC_APB2ENR &amp;= ~(1 &lt;&lt; 14))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a913fe52f823ff9e868ba19b3638db201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a913fe52f823ff9e868ba19b3638db201">&#9670;&nbsp;</a></span>SYSCFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_ENABLE&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RCC_APB2ENR |= (1 &lt;&lt; 14))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad9924ae8ef83385daf1b57f24a61de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad9924ae8ef83385daf1b57f24a61de4">&#9670;&nbsp;</a></span>TIM2_APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_APB1ENR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc63fc12658580dba063d2e6a4a69b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc63fc12658580dba063d2e6a4a69b06">&#9670;&nbsp;</a></span>TIM2_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_BASE_ADDR&#160;&#160;&#160;<a class="el" href="STM32F429i_8h.html#a79822c173f6d5368db4ad923be97678c">APB1_BASE_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63af697a4f8ccc47dea09a39fcb93978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63af697a4f8ccc47dea09a39fcb93978">&#9670;&nbsp;</a></span>TIM5_APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM5_APB1ENR&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba4f4c694952859ff81c31a9f20da8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4f4c694952859ff81c31a9f20da8d4">&#9670;&nbsp;</a></span>TIM5_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM5_BASE_ADDR&#160;&#160;&#160;(<a class="el" href="STM32F429i_8h.html#a79822c173f6d5368db4ad923be97678c">APB1_BASE_ADDR</a> + 0x0c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7653825004acd1f6425eaf1255c9effa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7653825004acd1f6425eaf1255c9effa">&#9670;&nbsp;</a></span>TIMx_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_Disable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RCC_APB1ENR &amp;= ~(1 &lt;&lt; x))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b8590fc975799cce983be77f81ba5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8590fc975799cce983be77f81ba5a9">&#9670;&nbsp;</a></span>TIMx_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_ENABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RCC_APB1ENR |= (1 &lt;&lt; x))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
