
dht11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000168c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e8  0800181c  0800181c  0000281c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002204  08002204  00004050  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002204  08002204  00003204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800220c  0800220c  00004050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800220c  0800220c  0000320c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002210  08002210  00003210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  08002214  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00004050  2**0
                  CONTENTS
 10 .bss          00000168  20000050  20000050  00004050  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001b8  200001b8  00004050  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004050  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001c8b  00000000  00000000  00004080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000009c9  00000000  00000000  00005d0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000200  00000000  00000000  000066d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000014d  00000000  00000000  000068d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019613  00000000  00000000  00006a25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000293d  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c0b7  00000000  00000000  00022975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000aea2c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000a88  00000000  00000000  000aea70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000af4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000045  00000000  00000000  000af51d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000050 	.word	0x20000050
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001804 	.word	0x08001804

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000054 	.word	0x20000054
 80001cc:	08001804 	.word	0x08001804

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <delay_us>:
 #include "dht11.h"
#include "uart.h"   // For debug output

/********** Local delay in microseconds (approx) **********/
static void delay_us(uint32_t us)
{
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
    for(volatile uint32_t i=0; i<us*16; i++);  // approx 1us per loop at 16MHz
 8000278:	2300      	movs	r3, #0
 800027a:	60fb      	str	r3, [r7, #12]
 800027c:	e002      	b.n	8000284 <delay_us+0x14>
 800027e:	68fb      	ldr	r3, [r7, #12]
 8000280:	3301      	adds	r3, #1
 8000282:	60fb      	str	r3, [r7, #12]
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	011a      	lsls	r2, r3, #4
 8000288:	68fb      	ldr	r3, [r7, #12]
 800028a:	429a      	cmp	r2, r3
 800028c:	d8f7      	bhi.n	800027e <delay_us+0xe>
}
 800028e:	bf00      	nop
 8000290:	bf00      	nop
 8000292:	3714      	adds	r7, #20
 8000294:	46bd      	mov	sp, r7
 8000296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029a:	4770      	bx	lr

0800029c <DHT11_PinOutput>:

/********** Configure pin as output **********/
static void DHT11_PinOutput(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
    DHT11_PORT->MODER &= ~(3 << (DHT11_PIN*2));
 80002a0:	4b08      	ldr	r3, [pc, #32]	@ (80002c4 <DHT11_PinOutput+0x28>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a07      	ldr	r2, [pc, #28]	@ (80002c4 <DHT11_PinOutput+0x28>)
 80002a6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80002aa:	6013      	str	r3, [r2, #0]
    DHT11_PORT->MODER |=  (1 << (DHT11_PIN*2));  // output mode
 80002ac:	4b05      	ldr	r3, [pc, #20]	@ (80002c4 <DHT11_PinOutput+0x28>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a04      	ldr	r2, [pc, #16]	@ (80002c4 <DHT11_PinOutput+0x28>)
 80002b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80002b6:	6013      	str	r3, [r2, #0]
}
 80002b8:	bf00      	nop
 80002ba:	46bd      	mov	sp, r7
 80002bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	40020800 	.word	0x40020800

080002c8 <DHT11_PinInput>:

/********** Configure pin as input with internal pull-up **********/
static void DHT11_PinInput(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
    DHT11_PORT->MODER &= ~(3 << (DHT11_PIN*2));   // input mode
 80002cc:	4b0b      	ldr	r3, [pc, #44]	@ (80002fc <DHT11_PinInput+0x34>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a0a      	ldr	r2, [pc, #40]	@ (80002fc <DHT11_PinInput+0x34>)
 80002d2:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80002d6:	6013      	str	r3, [r2, #0]
    DHT11_PORT->PUPDR &= ~(3 << (DHT11_PIN*2));   // clear
 80002d8:	4b08      	ldr	r3, [pc, #32]	@ (80002fc <DHT11_PinInput+0x34>)
 80002da:	68db      	ldr	r3, [r3, #12]
 80002dc:	4a07      	ldr	r2, [pc, #28]	@ (80002fc <DHT11_PinInput+0x34>)
 80002de:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80002e2:	60d3      	str	r3, [r2, #12]
    DHT11_PORT->PUPDR |=  (1 << (DHT11_PIN*2));   // enable internal pull-up
 80002e4:	4b05      	ldr	r3, [pc, #20]	@ (80002fc <DHT11_PinInput+0x34>)
 80002e6:	68db      	ldr	r3, [r3, #12]
 80002e8:	4a04      	ldr	r2, [pc, #16]	@ (80002fc <DHT11_PinInput+0x34>)
 80002ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80002ee:	60d3      	str	r3, [r2, #12]
}
 80002f0:	bf00      	nop
 80002f2:	46bd      	mov	sp, r7
 80002f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f8:	4770      	bx	lr
 80002fa:	bf00      	nop
 80002fc:	40020800 	.word	0x40020800

08000300 <DHT11_Init>:

/********** Public functions **********/
void DHT11_Init(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
    DHT11_CLK_EN();
 8000304:	4b06      	ldr	r3, [pc, #24]	@ (8000320 <DHT11_Init+0x20>)
 8000306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000308:	4a05      	ldr	r2, [pc, #20]	@ (8000320 <DHT11_Init+0x20>)
 800030a:	f043 0304 	orr.w	r3, r3, #4
 800030e:	6313      	str	r3, [r2, #48]	@ 0x30
    DHT11_PinInput();   // default input pull-up
 8000310:	f7ff ffda 	bl	80002c8 <DHT11_PinInput>
    UartPuts("DHT11: Initialized with internal pull-up on DATA pin.\r\n");
 8000314:	4803      	ldr	r0, [pc, #12]	@ (8000324 <DHT11_Init+0x24>)
 8000316:	f000 fd97 	bl	8000e48 <UartPuts>
}
 800031a:	bf00      	nop
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	40023800 	.word	0x40023800
 8000324:	0800181c 	.word	0x0800181c

08000328 <DHT11_Read>:
 * 0 = OK
 * 1 = No response
 * 2 = Checksum error
 */
uint8_t DHT11_Read(uint8_t *temperature, uint8_t *humidity)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b086      	sub	sp, #24
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
 8000330:	6039      	str	r1, [r7, #0]
    uint8_t data[5] = {0};
 8000332:	f107 030c 	add.w	r3, r7, #12
 8000336:	2200      	movs	r2, #0
 8000338:	601a      	str	r2, [r3, #0]
 800033a:	711a      	strb	r2, [r3, #4]
    UartPuts("DHT11: Starting read sequence...\r\n");
 800033c:	4857      	ldr	r0, [pc, #348]	@ (800049c <DHT11_Read+0x174>)
 800033e:	f000 fd83 	bl	8000e48 <UartPuts>

    // ---- Start signal ----
    DHT11_PinOutput();
 8000342:	f7ff ffab 	bl	800029c <DHT11_PinOutput>
    DHT11_PORT->ODR &= ~(1 << DHT11_PIN);  // Drive LOW
 8000346:	4b56      	ldr	r3, [pc, #344]	@ (80004a0 <DHT11_Read+0x178>)
 8000348:	695b      	ldr	r3, [r3, #20]
 800034a:	4a55      	ldr	r2, [pc, #340]	@ (80004a0 <DHT11_Read+0x178>)
 800034c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000350:	6153      	str	r3, [r2, #20]
    UartPuts("DHT11: Sent start signal (LOW 18ms)\r\n");
 8000352:	4854      	ldr	r0, [pc, #336]	@ (80004a4 <DHT11_Read+0x17c>)
 8000354:	f000 fd78 	bl	8000e48 <UartPuts>
    delay_us(18000);
 8000358:	f244 6050 	movw	r0, #18000	@ 0x4650
 800035c:	f7ff ff88 	bl	8000270 <delay_us>

    DHT11_PORT->ODR |= (1 << DHT11_PIN);   // Drive HIGH
 8000360:	4b4f      	ldr	r3, [pc, #316]	@ (80004a0 <DHT11_Read+0x178>)
 8000362:	695b      	ldr	r3, [r3, #20]
 8000364:	4a4e      	ldr	r2, [pc, #312]	@ (80004a0 <DHT11_Read+0x178>)
 8000366:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800036a:	6153      	str	r3, [r2, #20]
    delay_us(20);
 800036c:	2014      	movs	r0, #20
 800036e:	f7ff ff7f 	bl	8000270 <delay_us>

    DHT11_PinInput();                       // Release pin to input with pull-up
 8000372:	f7ff ffa9 	bl	80002c8 <DHT11_PinInput>
    UartPuts("DHT11: Released pin, waiting for sensor response...\r\n");
 8000376:	484c      	ldr	r0, [pc, #304]	@ (80004a8 <DHT11_Read+0x180>)
 8000378:	f000 fd66 	bl	8000e48 <UartPuts>

    // ---- Check response ----
    delay_us(40);
 800037c:	2028      	movs	r0, #40	@ 0x28
 800037e:	f7ff ff77 	bl	8000270 <delay_us>
    if ((DHT11_PORT->IDR & (1 << DHT11_PIN)) != 0)
 8000382:	4b47      	ldr	r3, [pc, #284]	@ (80004a0 <DHT11_Read+0x178>)
 8000384:	691b      	ldr	r3, [r3, #16]
 8000386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800038a:	2b00      	cmp	r3, #0
 800038c:	d004      	beq.n	8000398 <DHT11_Read+0x70>
    {
        UartPuts("DHT11: ERROR - no LOW response from sensor.\r\n");
 800038e:	4847      	ldr	r0, [pc, #284]	@ (80004ac <DHT11_Read+0x184>)
 8000390:	f000 fd5a 	bl	8000e48 <UartPuts>
        return 1;
 8000394:	2301      	movs	r3, #1
 8000396:	e07c      	b.n	8000492 <DHT11_Read+0x16a>
    }

    delay_us(80);
 8000398:	2050      	movs	r0, #80	@ 0x50
 800039a:	f7ff ff69 	bl	8000270 <delay_us>
    if ((DHT11_PORT->IDR & (1 << DHT11_PIN)) == 0)
 800039e:	4b40      	ldr	r3, [pc, #256]	@ (80004a0 <DHT11_Read+0x178>)
 80003a0:	691b      	ldr	r3, [r3, #16]
 80003a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d104      	bne.n	80003b4 <DHT11_Read+0x8c>
    {
        UartPuts("DHT11: ERROR - no HIGH response from sensor.\r\n");
 80003aa:	4841      	ldr	r0, [pc, #260]	@ (80004b0 <DHT11_Read+0x188>)
 80003ac:	f000 fd4c 	bl	8000e48 <UartPuts>
        return 1;
 80003b0:	2301      	movs	r3, #1
 80003b2:	e06e      	b.n	8000492 <DHT11_Read+0x16a>
    }

    delay_us(80);
 80003b4:	2050      	movs	r0, #80	@ 0x50
 80003b6:	f7ff ff5b 	bl	8000270 <delay_us>
    UartPuts("DHT11: Sensor response OK, reading 40 bits...\r\n");
 80003ba:	483e      	ldr	r0, [pc, #248]	@ (80004b4 <DHT11_Read+0x18c>)
 80003bc:	f000 fd44 	bl	8000e48 <UartPuts>

    // ---- Read 40 bits ----
    for (int i = 0; i < 40; i++)
 80003c0:	2300      	movs	r3, #0
 80003c2:	617b      	str	r3, [r7, #20]
 80003c4:	e043      	b.n	800044e <DHT11_Read+0x126>
    {
        // wait for LOW -> HIGH transition
        while ((DHT11_PORT->IDR & (1 << DHT11_PIN)) == 0);
 80003c6:	bf00      	nop
 80003c8:	4b35      	ldr	r3, [pc, #212]	@ (80004a0 <DHT11_Read+0x178>)
 80003ca:	691b      	ldr	r3, [r3, #16]
 80003cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d0f9      	beq.n	80003c8 <DHT11_Read+0xa0>

        delay_us(40); // wait 40us to sample bit
 80003d4:	2028      	movs	r0, #40	@ 0x28
 80003d6:	f7ff ff4b 	bl	8000270 <delay_us>

        if (DHT11_PORT->IDR & (1 << DHT11_PIN))
 80003da:	4b31      	ldr	r3, [pc, #196]	@ (80004a0 <DHT11_Read+0x178>)
 80003dc:	691b      	ldr	r3, [r3, #16]
 80003de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d026      	beq.n	8000434 <DHT11_Read+0x10c>
        {
            data[i/8] |= (1 << (7 - (i%8)));
 80003e6:	697b      	ldr	r3, [r7, #20]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	da00      	bge.n	80003ee <DHT11_Read+0xc6>
 80003ec:	3307      	adds	r3, #7
 80003ee:	10db      	asrs	r3, r3, #3
 80003f0:	461a      	mov	r2, r3
 80003f2:	f102 0318 	add.w	r3, r2, #24
 80003f6:	443b      	add	r3, r7
 80003f8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80003fc:	b259      	sxtb	r1, r3
 80003fe:	697b      	ldr	r3, [r7, #20]
 8000400:	4258      	negs	r0, r3
 8000402:	f003 0307 	and.w	r3, r3, #7
 8000406:	f000 0007 	and.w	r0, r0, #7
 800040a:	bf58      	it	pl
 800040c:	4243      	negpl	r3, r0
 800040e:	f1c3 0307 	rsb	r3, r3, #7
 8000412:	2001      	movs	r0, #1
 8000414:	fa00 f303 	lsl.w	r3, r0, r3
 8000418:	b25b      	sxtb	r3, r3
 800041a:	430b      	orrs	r3, r1
 800041c:	b25b      	sxtb	r3, r3
 800041e:	b2d9      	uxtb	r1, r3
 8000420:	f102 0318 	add.w	r3, r2, #24
 8000424:	443b      	add	r3, r7
 8000426:	460a      	mov	r2, r1
 8000428:	f803 2c0c 	strb.w	r2, [r3, #-12]
            UartPuts("1");
 800042c:	4822      	ldr	r0, [pc, #136]	@ (80004b8 <DHT11_Read+0x190>)
 800042e:	f000 fd0b 	bl	8000e48 <UartPuts>
 8000432:	e002      	b.n	800043a <DHT11_Read+0x112>
        }
        else
        {
            UartPuts("0");
 8000434:	4821      	ldr	r0, [pc, #132]	@ (80004bc <DHT11_Read+0x194>)
 8000436:	f000 fd07 	bl	8000e48 <UartPuts>
        }

        // wait for HIGH -> LOW transition
        while ((DHT11_PORT->IDR & (1 << DHT11_PIN)) != 0);
 800043a:	bf00      	nop
 800043c:	4b18      	ldr	r3, [pc, #96]	@ (80004a0 <DHT11_Read+0x178>)
 800043e:	691b      	ldr	r3, [r3, #16]
 8000440:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000444:	2b00      	cmp	r3, #0
 8000446:	d1f9      	bne.n	800043c <DHT11_Read+0x114>
    for (int i = 0; i < 40; i++)
 8000448:	697b      	ldr	r3, [r7, #20]
 800044a:	3301      	adds	r3, #1
 800044c:	617b      	str	r3, [r7, #20]
 800044e:	697b      	ldr	r3, [r7, #20]
 8000450:	2b27      	cmp	r3, #39	@ 0x27
 8000452:	ddb8      	ble.n	80003c6 <DHT11_Read+0x9e>
    }

    UartPuts("\r\nDHT11: Finished reading 40 bits.\r\n");
 8000454:	481a      	ldr	r0, [pc, #104]	@ (80004c0 <DHT11_Read+0x198>)
 8000456:	f000 fcf7 	bl	8000e48 <UartPuts>

    // ---- Checksum ----
    if (data[4] != (uint8_t)(data[0]+data[1]+data[2]+data[3]))
 800045a:	7c3a      	ldrb	r2, [r7, #16]
 800045c:	7b39      	ldrb	r1, [r7, #12]
 800045e:	7b7b      	ldrb	r3, [r7, #13]
 8000460:	440b      	add	r3, r1
 8000462:	b2d9      	uxtb	r1, r3
 8000464:	7bbb      	ldrb	r3, [r7, #14]
 8000466:	440b      	add	r3, r1
 8000468:	b2d9      	uxtb	r1, r3
 800046a:	7bfb      	ldrb	r3, [r7, #15]
 800046c:	440b      	add	r3, r1
 800046e:	b2db      	uxtb	r3, r3
 8000470:	429a      	cmp	r2, r3
 8000472:	d004      	beq.n	800047e <DHT11_Read+0x156>
    {
        UartPuts("DHT11: ERROR - Checksum mismatch.\r\n");
 8000474:	4813      	ldr	r0, [pc, #76]	@ (80004c4 <DHT11_Read+0x19c>)
 8000476:	f000 fce7 	bl	8000e48 <UartPuts>
        return 2;
 800047a:	2302      	movs	r3, #2
 800047c:	e009      	b.n	8000492 <DHT11_Read+0x16a>
    }

    *humidity    = data[0];
 800047e:	7b3a      	ldrb	r2, [r7, #12]
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	701a      	strb	r2, [r3, #0]
    *temperature = data[2];
 8000484:	7bba      	ldrb	r2, [r7, #14]
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	701a      	strb	r2, [r3, #0]

    UartPuts("DHT11: Read successful.\r\n");
 800048a:	480f      	ldr	r0, [pc, #60]	@ (80004c8 <DHT11_Read+0x1a0>)
 800048c:	f000 fcdc 	bl	8000e48 <UartPuts>
    return 0;
 8000490:	2300      	movs	r3, #0
}
 8000492:	4618      	mov	r0, r3
 8000494:	3718      	adds	r7, #24
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
 800049a:	bf00      	nop
 800049c:	08001854 	.word	0x08001854
 80004a0:	40020800 	.word	0x40020800
 80004a4:	08001878 	.word	0x08001878
 80004a8:	080018a0 	.word	0x080018a0
 80004ac:	080018d8 	.word	0x080018d8
 80004b0:	08001908 	.word	0x08001908
 80004b4:	08001938 	.word	0x08001938
 80004b8:	08001968 	.word	0x08001968
 80004bc:	0800196c 	.word	0x0800196c
 80004c0:	08001970 	.word	0x08001970
 80004c4:	08001998 	.word	0x08001998
 80004c8:	080019bc 	.word	0x080019bc

080004cc <delay_ms_approx>:
#include "dht11.h"
#include <stdio.h>

/* tiny delay */
static void delay_ms_approx(uint32_t ms)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b085      	sub	sp, #20
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
    for (volatile uint32_t j = 0; j < ms * 2000; j++);
 80004d4:	2300      	movs	r3, #0
 80004d6:	60fb      	str	r3, [r7, #12]
 80004d8:	e002      	b.n	80004e0 <delay_ms_approx+0x14>
 80004da:	68fb      	ldr	r3, [r7, #12]
 80004dc:	3301      	adds	r3, #1
 80004de:	60fb      	str	r3, [r7, #12]
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80004e6:	fb03 f202 	mul.w	r2, r3, r2
 80004ea:	68fb      	ldr	r3, [r7, #12]
 80004ec:	429a      	cmp	r2, r3
 80004ee:	d8f4      	bhi.n	80004da <delay_ms_approx+0xe>
}
 80004f0:	bf00      	nop
 80004f2:	bf00      	nop
 80004f4:	3714      	adds	r7, #20
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
	...

08000500 <main>:

int main(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b0a2      	sub	sp, #136	@ 0x88
 8000504:	af00      	add	r7, sp, #0
    char dbg[128];
    uint8_t t = 0, h = 0;
 8000506:	2300      	movs	r3, #0
 8000508:	70fb      	strb	r3, [r7, #3]
 800050a:	2300      	movs	r3, #0
 800050c:	70bb      	strb	r3, [r7, #2]
    uint8_t status;

    /* Initialize UART for debug */
    UartInit(115200);
 800050e:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8000512:	f000 fc23 	bl	8000d5c <UartInit>
    UartPuts("\r\n========================================\r\n");
 8000516:	4862      	ldr	r0, [pc, #392]	@ (80006a0 <main+0x1a0>)
 8000518:	f000 fc96 	bl	8000e48 <UartPuts>
    UartPuts("STM32F407 - SSD1306 SPI OLED - DEBUG\n");
 800051c:	4861      	ldr	r0, [pc, #388]	@ (80006a4 <main+0x1a4>)
 800051e:	f000 fc93 	bl	8000e48 <UartPuts>
    UartPuts("Author: Sagar\n");
 8000522:	4861      	ldr	r0, [pc, #388]	@ (80006a8 <main+0x1a8>)
 8000524:	f000 fc90 	bl	8000e48 <UartPuts>
    UartPuts("========================================\r\n");
 8000528:	4860      	ldr	r0, [pc, #384]	@ (80006ac <main+0x1ac>)
 800052a:	f000 fc8d 	bl	8000e48 <UartPuts>

    /* Basic CPU alive check */
    UartPuts("Main: Starting hardware init sequence...\r\n");
 800052e:	4860      	ldr	r0, [pc, #384]	@ (80006b0 <main+0x1b0>)
 8000530:	f000 fc8a 	bl	8000e48 <UartPuts>

    /* Initialize SPI (SpiInit also prints message if coded) */
    UartPuts("Main: Initializing SPI (SpiInit)...\r\n");
 8000534:	485f      	ldr	r0, [pc, #380]	@ (80006b4 <main+0x1b4>)
 8000536:	f000 fc87 	bl	8000e48 <UartPuts>
    SpiInit();
 800053a:	f000 fab5 	bl	8000aa8 <SpiInit>
    UartPuts("Main: SPI initialized.\r\n");
 800053e:	485e      	ldr	r0, [pc, #376]	@ (80006b8 <main+0x1b8>)
 8000540:	f000 fc82 	bl	8000e48 <UartPuts>

    /* Initialize DHT11 (GPIO clock + default pin mode) */
    UartPuts("Main: Initializing DHT11 (DHT11_Init)...\r\n");
 8000544:	485d      	ldr	r0, [pc, #372]	@ (80006bc <main+0x1bc>)
 8000546:	f000 fc7f 	bl	8000e48 <UartPuts>
    DHT11_Init();
 800054a:	f7ff fed9 	bl	8000300 <DHT11_Init>
    UartPuts("Main: DHT11 init done.\r\n");
 800054e:	485c      	ldr	r0, [pc, #368]	@ (80006c0 <main+0x1c0>)
 8000550:	f000 fc7a 	bl	8000e48 <UartPuts>

    /* Initialize OLED */
    UartPuts("Main: Calling OLED_Init()...\r\n");
 8000554:	485b      	ldr	r0, [pc, #364]	@ (80006c4 <main+0x1c4>)
 8000556:	f000 fc77 	bl	8000e48 <UartPuts>
    OLED_Init();
 800055a:	f000 f9ab 	bl	80008b4 <OLED_Init>
    UartPuts("Main: OLED_Init() complete.\r\n");
 800055e:	485a      	ldr	r0, [pc, #360]	@ (80006c8 <main+0x1c8>)
 8000560:	f000 fc72 	bl	8000e48 <UartPuts>

    /* Clear and print greeting */
    UartPuts("Main: Clearing display (OLED_Clear)...\r\n");
 8000564:	4859      	ldr	r0, [pc, #356]	@ (80006cc <main+0x1cc>)
 8000566:	f000 fc6f 	bl	8000e48 <UartPuts>
    OLED_Clear();
 800056a:	f000 fa2d 	bl	80009c8 <OLED_Clear>
    UartPuts("Main: Display cleared.\r\n");
 800056e:	4858      	ldr	r0, [pc, #352]	@ (80006d0 <main+0x1d0>)
 8000570:	f000 fc6a 	bl	8000e48 <UartPuts>

    /* Print name on top (page 0) */
    UartPuts("Main: Printing 'Hello Sagar' on page 0, col 0...\r\n");
 8000574:	4857      	ldr	r0, [pc, #348]	@ (80006d4 <main+0x1d4>)
 8000576:	f000 fc67 	bl	8000e48 <UartPuts>
    OLED_SetCursor(0, 0);
 800057a:	2100      	movs	r1, #0
 800057c:	2000      	movs	r0, #0
 800057e:	f000 f971 	bl	8000864 <OLED_SetCursor>
    OLED_PrintString("Hello Sagar");
 8000582:	4855      	ldr	r0, [pc, #340]	@ (80006d8 <main+0x1d8>)
 8000584:	f000 fa7a 	bl	8000a7c <OLED_PrintString>
    UartPuts("Main: 'Hello Sagar' printed.\r\n");
 8000588:	4854      	ldr	r0, [pc, #336]	@ (80006dc <main+0x1dc>)
 800058a:	f000 fc5d 	bl	8000e48 <UartPuts>

    /* Also print an initial placeholder for Temp/Hum */
    OLED_SetCursor(2, 0); OLED_PrintString("Temp: --C");
 800058e:	2100      	movs	r1, #0
 8000590:	2002      	movs	r0, #2
 8000592:	f000 f967 	bl	8000864 <OLED_SetCursor>
 8000596:	4852      	ldr	r0, [pc, #328]	@ (80006e0 <main+0x1e0>)
 8000598:	f000 fa70 	bl	8000a7c <OLED_PrintString>
    OLED_SetCursor(3, 0); OLED_PrintString("Hum:  --%");
 800059c:	2100      	movs	r1, #0
 800059e:	2003      	movs	r0, #3
 80005a0:	f000 f960 	bl	8000864 <OLED_SetCursor>
 80005a4:	484f      	ldr	r0, [pc, #316]	@ (80006e4 <main+0x1e4>)
 80005a6:	f000 fa69 	bl	8000a7c <OLED_PrintString>

    UartPuts("Main: Initial display setup complete. Entering main loop.\r\n");
 80005aa:	484f      	ldr	r0, [pc, #316]	@ (80006e8 <main+0x1e8>)
 80005ac:	f000 fc4c 	bl	8000e48 <UartPuts>
    UartPuts("========================================\r\n");
 80005b0:	483e      	ldr	r0, [pc, #248]	@ (80006ac <main+0x1ac>)
 80005b2:	f000 fc49 	bl	8000e48 <UartPuts>

    while (1)
    {
        UartPuts("Main: Starting DHT11 read sequence...\r\n");
 80005b6:	484d      	ldr	r0, [pc, #308]	@ (80006ec <main+0x1ec>)
 80005b8:	f000 fc46 	bl	8000e48 <UartPuts>

        /* Read DHT11 */
        status = DHT11_Read(&t, &h);
 80005bc:	1cba      	adds	r2, r7, #2
 80005be:	1cfb      	adds	r3, r7, #3
 80005c0:	4611      	mov	r1, r2
 80005c2:	4618      	mov	r0, r3
 80005c4:	f7ff feb0 	bl	8000328 <DHT11_Read>
 80005c8:	4603      	mov	r3, r0
 80005ca:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

        if (status == 0)
 80005ce:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d12c      	bne.n	8000630 <main+0x130>
        {
            /* Format and show on OLED */
            sprintf(dbg, "Main: DHT11 read OK -> Temp=%d C, Hum=%d %%\r\n", t, h);
 80005d6:	78fb      	ldrb	r3, [r7, #3]
 80005d8:	461a      	mov	r2, r3
 80005da:	78bb      	ldrb	r3, [r7, #2]
 80005dc:	1d38      	adds	r0, r7, #4
 80005de:	4944      	ldr	r1, [pc, #272]	@ (80006f0 <main+0x1f0>)
 80005e0:	f000 fc78 	bl	8000ed4 <siprintf>
            UartPuts(dbg);
 80005e4:	1d3b      	adds	r3, r7, #4
 80005e6:	4618      	mov	r0, r3
 80005e8:	f000 fc2e 	bl	8000e48 <UartPuts>

            /* Update Temp line (page 2) */
            OLED_SetCursor(2, 0);
 80005ec:	2100      	movs	r1, #0
 80005ee:	2002      	movs	r0, #2
 80005f0:	f000 f938 	bl	8000864 <OLED_SetCursor>
            sprintf(dbg, "Temp: %dC  ", t);   // trailing spaces to clear previous digits
 80005f4:	78fb      	ldrb	r3, [r7, #3]
 80005f6:	461a      	mov	r2, r3
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	493e      	ldr	r1, [pc, #248]	@ (80006f4 <main+0x1f4>)
 80005fc:	4618      	mov	r0, r3
 80005fe:	f000 fc69 	bl	8000ed4 <siprintf>
            OLED_PrintString(dbg);
 8000602:	1d3b      	adds	r3, r7, #4
 8000604:	4618      	mov	r0, r3
 8000606:	f000 fa39 	bl	8000a7c <OLED_PrintString>

            /* Update Hum line (page 3) */
            OLED_SetCursor(3, 0);
 800060a:	2100      	movs	r1, #0
 800060c:	2003      	movs	r0, #3
 800060e:	f000 f929 	bl	8000864 <OLED_SetCursor>
            sprintf(dbg, "Hum:  %d%%  ", h);
 8000612:	78bb      	ldrb	r3, [r7, #2]
 8000614:	461a      	mov	r2, r3
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	4937      	ldr	r1, [pc, #220]	@ (80006f8 <main+0x1f8>)
 800061a:	4618      	mov	r0, r3
 800061c:	f000 fc5a 	bl	8000ed4 <siprintf>
            OLED_PrintString(dbg);
 8000620:	1d3b      	adds	r3, r7, #4
 8000622:	4618      	mov	r0, r3
 8000624:	f000 fa2a 	bl	8000a7c <OLED_PrintString>

            UartPuts("Main: OLED updated with new values.\r\n");
 8000628:	4834      	ldr	r0, [pc, #208]	@ (80006fc <main+0x1fc>)
 800062a:	f000 fc0d 	bl	8000e48 <UartPuts>
 800062e:	e02e      	b.n	800068e <main+0x18e>
        }
        else if (status == 1)
 8000630:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000634:	2b01      	cmp	r3, #1
 8000636:	d111      	bne.n	800065c <main+0x15c>
        {
            UartPuts("Main: DHT11 read error - no response from sensor.\r\n");
 8000638:	4831      	ldr	r0, [pc, #196]	@ (8000700 <main+0x200>)
 800063a:	f000 fc05 	bl	8000e48 <UartPuts>
            /* show error on OLED page 2 */
            OLED_SetCursor(2, 0);
 800063e:	2100      	movs	r1, #0
 8000640:	2002      	movs	r0, #2
 8000642:	f000 f90f 	bl	8000864 <OLED_SetCursor>
            OLED_PrintString("Temp: ERR   ");
 8000646:	482f      	ldr	r0, [pc, #188]	@ (8000704 <main+0x204>)
 8000648:	f000 fa18 	bl	8000a7c <OLED_PrintString>
            OLED_SetCursor(3, 0);
 800064c:	2100      	movs	r1, #0
 800064e:	2003      	movs	r0, #3
 8000650:	f000 f908 	bl	8000864 <OLED_SetCursor>
            OLED_PrintString("Hum:  ERR   ");
 8000654:	482c      	ldr	r0, [pc, #176]	@ (8000708 <main+0x208>)
 8000656:	f000 fa11 	bl	8000a7c <OLED_PrintString>
 800065a:	e018      	b.n	800068e <main+0x18e>
        }
        else if (status == 2)
 800065c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000660:	2b02      	cmp	r3, #2
 8000662:	d111      	bne.n	8000688 <main+0x188>
        {
            UartPuts("Main: DHT11 read error - checksum mismatch.\r\n");
 8000664:	4829      	ldr	r0, [pc, #164]	@ (800070c <main+0x20c>)
 8000666:	f000 fbef 	bl	8000e48 <UartPuts>
            OLED_SetCursor(2, 0);
 800066a:	2100      	movs	r1, #0
 800066c:	2002      	movs	r0, #2
 800066e:	f000 f8f9 	bl	8000864 <OLED_SetCursor>
            OLED_PrintString("Temp: CHK?  ");
 8000672:	4827      	ldr	r0, [pc, #156]	@ (8000710 <main+0x210>)
 8000674:	f000 fa02 	bl	8000a7c <OLED_PrintString>
            OLED_SetCursor(3, 0);
 8000678:	2100      	movs	r1, #0
 800067a:	2003      	movs	r0, #3
 800067c:	f000 f8f2 	bl	8000864 <OLED_SetCursor>
            OLED_PrintString("Hum:  CHK?  ");
 8000680:	4824      	ldr	r0, [pc, #144]	@ (8000714 <main+0x214>)
 8000682:	f000 f9fb 	bl	8000a7c <OLED_PrintString>
 8000686:	e002      	b.n	800068e <main+0x18e>
        }
        else
        {
            UartPuts("Main: DHT11 read error - unknown status.\r\n");
 8000688:	4823      	ldr	r0, [pc, #140]	@ (8000718 <main+0x218>)
 800068a:	f000 fbdd 	bl	8000e48 <UartPuts>
        }

        /* Heartbeat / wait */
        UartPuts("Main: Sleeping for 2 seconds before next read...\r\n");
 800068e:	4823      	ldr	r0, [pc, #140]	@ (800071c <main+0x21c>)
 8000690:	f000 fbda 	bl	8000e48 <UartPuts>
        delay_ms_approx(2000);
 8000694:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000698:	f7ff ff18 	bl	80004cc <delay_ms_approx>
        UartPuts("Main: Starting DHT11 read sequence...\r\n");
 800069c:	e78b      	b.n	80005b6 <main+0xb6>
 800069e:	bf00      	nop
 80006a0:	080019d8 	.word	0x080019d8
 80006a4:	08001a08 	.word	0x08001a08
 80006a8:	08001a30 	.word	0x08001a30
 80006ac:	08001a40 	.word	0x08001a40
 80006b0:	08001a6c 	.word	0x08001a6c
 80006b4:	08001a98 	.word	0x08001a98
 80006b8:	08001ac0 	.word	0x08001ac0
 80006bc:	08001adc 	.word	0x08001adc
 80006c0:	08001b08 	.word	0x08001b08
 80006c4:	08001b24 	.word	0x08001b24
 80006c8:	08001b44 	.word	0x08001b44
 80006cc:	08001b64 	.word	0x08001b64
 80006d0:	08001b90 	.word	0x08001b90
 80006d4:	08001bac 	.word	0x08001bac
 80006d8:	08001be0 	.word	0x08001be0
 80006dc:	08001bec 	.word	0x08001bec
 80006e0:	08001c0c 	.word	0x08001c0c
 80006e4:	08001c18 	.word	0x08001c18
 80006e8:	08001c24 	.word	0x08001c24
 80006ec:	08001c60 	.word	0x08001c60
 80006f0:	08001c88 	.word	0x08001c88
 80006f4:	08001cb8 	.word	0x08001cb8
 80006f8:	08001cc4 	.word	0x08001cc4
 80006fc:	08001cd4 	.word	0x08001cd4
 8000700:	08001cfc 	.word	0x08001cfc
 8000704:	08001d30 	.word	0x08001d30
 8000708:	08001d40 	.word	0x08001d40
 800070c:	08001d50 	.word	0x08001d50
 8000710:	08001d80 	.word	0x08001d80
 8000714:	08001d90 	.word	0x08001d90
 8000718:	08001da0 	.word	0x08001da0
 800071c:	08001dcc 	.word	0x08001dcc

08000720 <oled_delay_short>:
 #include "oled.h"

/* small delay used for reset/timing */
static void oled_delay_short(void)
{
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
    for (volatile int i = 0; i < 20000; i++); /* ~ short */
 8000726:	2300      	movs	r3, #0
 8000728:	607b      	str	r3, [r7, #4]
 800072a:	e002      	b.n	8000732 <oled_delay_short+0x12>
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	3301      	adds	r3, #1
 8000730:	607b      	str	r3, [r7, #4]
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000738:	4293      	cmp	r3, r2
 800073a:	ddf7      	ble.n	800072c <oled_delay_short+0xc>
}
 800073c:	bf00      	nop
 800073e:	bf00      	nop
 8000740:	370c      	adds	r7, #12
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
	...

0800074c <oled_delay_long>:

static void oled_delay_long(void)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
    for (volatile int i = 0; i < 400000; i++); /* ~ longer */
 8000752:	2300      	movs	r3, #0
 8000754:	607b      	str	r3, [r7, #4]
 8000756:	e002      	b.n	800075e <oled_delay_long+0x12>
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	3301      	adds	r3, #1
 800075c:	607b      	str	r3, [r7, #4]
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	4a04      	ldr	r2, [pc, #16]	@ (8000774 <oled_delay_long+0x28>)
 8000762:	4293      	cmp	r3, r2
 8000764:	ddf8      	ble.n	8000758 <oled_delay_long+0xc>
}
 8000766:	bf00      	nop
 8000768:	bf00      	nop
 800076a:	370c      	adds	r7, #12
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr
 8000774:	00061a7f 	.word	0x00061a7f

08000778 <OLED_GPIO_Init>:

/* Initialize PB0 (DC) and PB1 (RES) as outputs */
void OLED_GPIO_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
    UartPuts("OLED: Enabling GPIOB for DC/RES...\r\n");
 800077c:	481b      	ldr	r0, [pc, #108]	@ (80007ec <OLED_GPIO_Init+0x74>)
 800077e:	f000 fb63 	bl	8000e48 <UartPuts>
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000782:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <OLED_GPIO_Init+0x78>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	4a1a      	ldr	r2, [pc, #104]	@ (80007f0 <OLED_GPIO_Init+0x78>)
 8000788:	f043 0302 	orr.w	r3, r3, #2
 800078c:	6313      	str	r3, [r2, #48]	@ 0x30

    /* PB0 and PB1 -> General purpose output (01) */
    GPIOB->MODER &= ~((3U << (0*2)) | (3U << (1*2)));
 800078e:	4b19      	ldr	r3, [pc, #100]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	4a18      	ldr	r2, [pc, #96]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 8000794:	f023 030f 	bic.w	r3, r3, #15
 8000798:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  ((1U << (0*2)) | (1U << (1*2)));
 800079a:	4b16      	ldr	r3, [pc, #88]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a15      	ldr	r2, [pc, #84]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 80007a0:	f043 0305 	orr.w	r3, r3, #5
 80007a4:	6013      	str	r3, [r2, #0]

    /* push-pull */
    GPIOB->OTYPER &= ~((1U<<0) | (1U<<1));
 80007a6:	4b13      	ldr	r3, [pc, #76]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	4a12      	ldr	r2, [pc, #72]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 80007ac:	f023 0303 	bic.w	r3, r3, #3
 80007b0:	6053      	str	r3, [r2, #4]

    /* high speed */
    GPIOB->OSPEEDR |= (3U << (0*2)) | (3U << (1*2));
 80007b2:	4b10      	ldr	r3, [pc, #64]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 80007b4:	689b      	ldr	r3, [r3, #8]
 80007b6:	4a0f      	ldr	r2, [pc, #60]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 80007b8:	f043 030f 	orr.w	r3, r3, #15
 80007bc:	6093      	str	r3, [r2, #8]

    /* no pull-up/pull-down */
    GPIOB->PUPDR &= ~((3U << (0*2)) | (3U << (1*2)));
 80007be:	4b0d      	ldr	r3, [pc, #52]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 80007c0:	68db      	ldr	r3, [r3, #12]
 80007c2:	4a0c      	ldr	r2, [pc, #48]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 80007c4:	f023 030f 	bic.w	r3, r3, #15
 80007c8:	60d3      	str	r3, [r2, #12]

    OLED_DC_LOW();
 80007ca:	4b0a      	ldr	r3, [pc, #40]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 80007cc:	695b      	ldr	r3, [r3, #20]
 80007ce:	4a09      	ldr	r2, [pc, #36]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 80007d0:	f023 0301 	bic.w	r3, r3, #1
 80007d4:	6153      	str	r3, [r2, #20]
    OLED_RES_HIGH();
 80007d6:	4b07      	ldr	r3, [pc, #28]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 80007d8:	695b      	ldr	r3, [r3, #20]
 80007da:	4a06      	ldr	r2, [pc, #24]	@ (80007f4 <OLED_GPIO_Init+0x7c>)
 80007dc:	f043 0302 	orr.w	r3, r3, #2
 80007e0:	6153      	str	r3, [r2, #20]

    UartPuts("OLED: GPIOB configured (PB0=DC, PB1=RES).\r\n");
 80007e2:	4805      	ldr	r0, [pc, #20]	@ (80007f8 <OLED_GPIO_Init+0x80>)
 80007e4:	f000 fb30 	bl	8000e48 <UartPuts>
}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	08001e00 	.word	0x08001e00
 80007f0:	40023800 	.word	0x40023800
 80007f4:	40020400 	.word	0x40020400
 80007f8:	08001e28 	.word	0x08001e28

080007fc <OLED_SendCommand>:

/* Send single command byte over SPI */
void OLED_SendCommand(uint8_t cmd)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
 8000802:	4603      	mov	r3, r0
 8000804:	71fb      	strb	r3, [r7, #7]
    OLED_DC_LOW();          /* command mode */
 8000806:	4b09      	ldr	r3, [pc, #36]	@ (800082c <OLED_SendCommand+0x30>)
 8000808:	695b      	ldr	r3, [r3, #20]
 800080a:	4a08      	ldr	r2, [pc, #32]	@ (800082c <OLED_SendCommand+0x30>)
 800080c:	f023 0301 	bic.w	r3, r3, #1
 8000810:	6153      	str	r3, [r2, #20]
    SpiCSEnable();
 8000812:	f000 f9dd 	bl	8000bd0 <SpiCSEnable>
    SpiTransmit(cmd);
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	4618      	mov	r0, r3
 800081a:	f000 fa1b 	bl	8000c54 <SpiTransmit>
    SpiCSDisable();
 800081e:	f000 f9e7 	bl	8000bf0 <SpiCSDisable>
}
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40020400 	.word	0x40020400

08000830 <OLED_SendData>:

/* Send single data byte over SPI */
void OLED_SendData(uint8_t data)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	4603      	mov	r3, r0
 8000838:	71fb      	strb	r3, [r7, #7]
    OLED_DC_HIGH();         /* data mode */
 800083a:	4b09      	ldr	r3, [pc, #36]	@ (8000860 <OLED_SendData+0x30>)
 800083c:	695b      	ldr	r3, [r3, #20]
 800083e:	4a08      	ldr	r2, [pc, #32]	@ (8000860 <OLED_SendData+0x30>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6153      	str	r3, [r2, #20]
    SpiCSEnable();
 8000846:	f000 f9c3 	bl	8000bd0 <SpiCSEnable>
    SpiTransmit(data);
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	4618      	mov	r0, r3
 800084e:	f000 fa01 	bl	8000c54 <SpiTransmit>
    SpiCSDisable();
 8000852:	f000 f9cd 	bl	8000bf0 <SpiCSDisable>
}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40020400 	.word	0x40020400

08000864 <OLED_SetCursor>:

/* Set page and column cursor (0..7 pages, 0..127 columns) */
void OLED_SetCursor(uint8_t page, uint8_t column)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	4603      	mov	r3, r0
 800086c:	460a      	mov	r2, r1
 800086e:	71fb      	strb	r3, [r7, #7]
 8000870:	4613      	mov	r3, r2
 8000872:	71bb      	strb	r3, [r7, #6]
    OLED_SendCommand(0xB0 + (page & 0x07));            // set page
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	f003 0307 	and.w	r3, r3, #7
 800087a:	b2db      	uxtb	r3, r3
 800087c:	3b50      	subs	r3, #80	@ 0x50
 800087e:	b2db      	uxtb	r3, r3
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff ffbb 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(column & 0x0F);                   // set low column
 8000886:	79bb      	ldrb	r3, [r7, #6]
 8000888:	f003 030f 	and.w	r3, r3, #15
 800088c:	b2db      	uxtb	r3, r3
 800088e:	4618      	mov	r0, r3
 8000890:	f7ff ffb4 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0x10 | ((column >> 4) & 0x0F));   // set high column
 8000894:	79bb      	ldrb	r3, [r7, #6]
 8000896:	091b      	lsrs	r3, r3, #4
 8000898:	b2db      	uxtb	r3, r3
 800089a:	b25b      	sxtb	r3, r3
 800089c:	f043 0310 	orr.w	r3, r3, #16
 80008a0:	b25b      	sxtb	r3, r3
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff ffa9 	bl	80007fc <OLED_SendCommand>
}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
	...

080008b4 <OLED_Init>:

/* Initialize SSD1306 via SPI */
void OLED_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
    UartPuts("OLED: Init start...\r\n");
 80008b8:	483b      	ldr	r0, [pc, #236]	@ (80009a8 <OLED_Init+0xf4>)
 80008ba:	f000 fac5 	bl	8000e48 <UartPuts>

    /* init GPIOs for DC/RES and ensure SPI is initialized by caller or here */
    OLED_GPIO_Init();
 80008be:	f7ff ff5b 	bl	8000778 <OLED_GPIO_Init>

    UartPuts("OLED: Calling SpiInit()...\r\n");
 80008c2:	483a      	ldr	r0, [pc, #232]	@ (80009ac <OLED_Init+0xf8>)
 80008c4:	f000 fac0 	bl	8000e48 <UartPuts>
    SpiInit();
 80008c8:	f000 f8ee 	bl	8000aa8 <SpiInit>
    UartPuts("OLED: SpiInit() returned.\r\n");
 80008cc:	4838      	ldr	r0, [pc, #224]	@ (80009b0 <OLED_Init+0xfc>)
 80008ce:	f000 fabb 	bl	8000e48 <UartPuts>

    /* Reset pulse */
    UartPuts("OLED: Asserting RESET (low) ...\r\n");
 80008d2:	4838      	ldr	r0, [pc, #224]	@ (80009b4 <OLED_Init+0x100>)
 80008d4:	f000 fab8 	bl	8000e48 <UartPuts>
    OLED_RES_LOW();
 80008d8:	4b37      	ldr	r3, [pc, #220]	@ (80009b8 <OLED_Init+0x104>)
 80008da:	695b      	ldr	r3, [r3, #20]
 80008dc:	4a36      	ldr	r2, [pc, #216]	@ (80009b8 <OLED_Init+0x104>)
 80008de:	f023 0302 	bic.w	r3, r3, #2
 80008e2:	6153      	str	r3, [r2, #20]
    oled_delay_short();
 80008e4:	f7ff ff1c 	bl	8000720 <oled_delay_short>
    OLED_RES_HIGH();
 80008e8:	4b33      	ldr	r3, [pc, #204]	@ (80009b8 <OLED_Init+0x104>)
 80008ea:	695b      	ldr	r3, [r3, #20]
 80008ec:	4a32      	ldr	r2, [pc, #200]	@ (80009b8 <OLED_Init+0x104>)
 80008ee:	f043 0302 	orr.w	r3, r3, #2
 80008f2:	6153      	str	r3, [r2, #20]
    oled_delay_long();
 80008f4:	f7ff ff2a 	bl	800074c <oled_delay_long>
    UartPuts("OLED: RESET complete.\r\n");
 80008f8:	4830      	ldr	r0, [pc, #192]	@ (80009bc <OLED_Init+0x108>)
 80008fa:	f000 faa5 	bl	8000e48 <UartPuts>

    UartPuts("OLED: Sending initialization command sequence...\r\n");
 80008fe:	4830      	ldr	r0, [pc, #192]	@ (80009c0 <OLED_Init+0x10c>)
 8000900:	f000 faa2 	bl	8000e48 <UartPuts>

    OLED_SendCommand(0xAE);             // Display OFF
 8000904:	20ae      	movs	r0, #174	@ 0xae
 8000906:	f7ff ff79 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0xD5); OLED_SendCommand(0x80); // Set display clock divide ratio
 800090a:	20d5      	movs	r0, #213	@ 0xd5
 800090c:	f7ff ff76 	bl	80007fc <OLED_SendCommand>
 8000910:	2080      	movs	r0, #128	@ 0x80
 8000912:	f7ff ff73 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0xA8); OLED_SendCommand(0x3F); // Multiplex ratio 1/64
 8000916:	20a8      	movs	r0, #168	@ 0xa8
 8000918:	f7ff ff70 	bl	80007fc <OLED_SendCommand>
 800091c:	203f      	movs	r0, #63	@ 0x3f
 800091e:	f7ff ff6d 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0xD3); OLED_SendCommand(0x00); // Display offset
 8000922:	20d3      	movs	r0, #211	@ 0xd3
 8000924:	f7ff ff6a 	bl	80007fc <OLED_SendCommand>
 8000928:	2000      	movs	r0, #0
 800092a:	f7ff ff67 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0x40);             // Set start line to 0
 800092e:	2040      	movs	r0, #64	@ 0x40
 8000930:	f7ff ff64 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0x8D); OLED_SendCommand(0x14); // Charge pump ON
 8000934:	208d      	movs	r0, #141	@ 0x8d
 8000936:	f7ff ff61 	bl	80007fc <OLED_SendCommand>
 800093a:	2014      	movs	r0, #20
 800093c:	f7ff ff5e 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0x20); OLED_SendCommand(0x00); // Memory addressing mode: Horizontal
 8000940:	2020      	movs	r0, #32
 8000942:	f7ff ff5b 	bl	80007fc <OLED_SendCommand>
 8000946:	2000      	movs	r0, #0
 8000948:	f7ff ff58 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0xA1);             // Segment remap
 800094c:	20a1      	movs	r0, #161	@ 0xa1
 800094e:	f7ff ff55 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0xC8);             // COM output scan direction remapped
 8000952:	20c8      	movs	r0, #200	@ 0xc8
 8000954:	f7ff ff52 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0xDA); OLED_SendCommand(0x12); // COM pins hardware configuration
 8000958:	20da      	movs	r0, #218	@ 0xda
 800095a:	f7ff ff4f 	bl	80007fc <OLED_SendCommand>
 800095e:	2012      	movs	r0, #18
 8000960:	f7ff ff4c 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0x81); OLED_SendCommand(0xCF); // Contrast
 8000964:	2081      	movs	r0, #129	@ 0x81
 8000966:	f7ff ff49 	bl	80007fc <OLED_SendCommand>
 800096a:	20cf      	movs	r0, #207	@ 0xcf
 800096c:	f7ff ff46 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0xD9); OLED_SendCommand(0xF1); // Pre-charge period
 8000970:	20d9      	movs	r0, #217	@ 0xd9
 8000972:	f7ff ff43 	bl	80007fc <OLED_SendCommand>
 8000976:	20f1      	movs	r0, #241	@ 0xf1
 8000978:	f7ff ff40 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0xDB); OLED_SendCommand(0x40); // VCOMH deselect level
 800097c:	20db      	movs	r0, #219	@ 0xdb
 800097e:	f7ff ff3d 	bl	80007fc <OLED_SendCommand>
 8000982:	2040      	movs	r0, #64	@ 0x40
 8000984:	f7ff ff3a 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0xA4);             // Entire display ON (resume)
 8000988:	20a4      	movs	r0, #164	@ 0xa4
 800098a:	f7ff ff37 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0xA6);             // Normal display (not inverted)
 800098e:	20a6      	movs	r0, #166	@ 0xa6
 8000990:	f7ff ff34 	bl	80007fc <OLED_SendCommand>
    OLED_SendCommand(0xAF);             // Display ON
 8000994:	20af      	movs	r0, #175	@ 0xaf
 8000996:	f7ff ff31 	bl	80007fc <OLED_SendCommand>

    UartPuts("OLED: Initialization commands sent.\r\n");
 800099a:	480a      	ldr	r0, [pc, #40]	@ (80009c4 <OLED_Init+0x110>)
 800099c:	f000 fa54 	bl	8000e48 <UartPuts>
    oled_delay_short();
 80009a0:	f7ff febe 	bl	8000720 <oled_delay_short>
}
 80009a4:	bf00      	nop
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	08001e54 	.word	0x08001e54
 80009ac:	08001e6c 	.word	0x08001e6c
 80009b0:	08001e8c 	.word	0x08001e8c
 80009b4:	08001ea8 	.word	0x08001ea8
 80009b8:	40020400 	.word	0x40020400
 80009bc:	08001ecc 	.word	0x08001ecc
 80009c0:	08001ee4 	.word	0x08001ee4
 80009c4:	08001f18 	.word	0x08001f18

080009c8 <OLED_Clear>:

/* Clear full display RAM */
void OLED_Clear(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
    UartPuts("OLED: Clearing display (all pages)...\r\n");
 80009ce:	4812      	ldr	r0, [pc, #72]	@ (8000a18 <OLED_Clear+0x50>)
 80009d0:	f000 fa3a 	bl	8000e48 <UartPuts>
    for (uint8_t page = 0; page < 8; page++)
 80009d4:	2300      	movs	r3, #0
 80009d6:	71fb      	strb	r3, [r7, #7]
 80009d8:	e014      	b.n	8000a04 <OLED_Clear+0x3c>
    {
        OLED_SetCursor(page, 0);
 80009da:	79fb      	ldrb	r3, [r7, #7]
 80009dc:	2100      	movs	r1, #0
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff ff40 	bl	8000864 <OLED_SetCursor>
        for (uint8_t col = 0; col < 128; col++)
 80009e4:	2300      	movs	r3, #0
 80009e6:	71bb      	strb	r3, [r7, #6]
 80009e8:	e005      	b.n	80009f6 <OLED_Clear+0x2e>
            OLED_SendData(0x00);
 80009ea:	2000      	movs	r0, #0
 80009ec:	f7ff ff20 	bl	8000830 <OLED_SendData>
        for (uint8_t col = 0; col < 128; col++)
 80009f0:	79bb      	ldrb	r3, [r7, #6]
 80009f2:	3301      	adds	r3, #1
 80009f4:	71bb      	strb	r3, [r7, #6]
 80009f6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	daf5      	bge.n	80009ea <OLED_Clear+0x22>
    for (uint8_t page = 0; page < 8; page++)
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	3301      	adds	r3, #1
 8000a02:	71fb      	strb	r3, [r7, #7]
 8000a04:	79fb      	ldrb	r3, [r7, #7]
 8000a06:	2b07      	cmp	r3, #7
 8000a08:	d9e7      	bls.n	80009da <OLED_Clear+0x12>
    }
    UartPuts("OLED: Clear done.\r\n");
 8000a0a:	4804      	ldr	r0, [pc, #16]	@ (8000a1c <OLED_Clear+0x54>)
 8000a0c:	f000 fa1c 	bl	8000e48 <UartPuts>
}
 8000a10:	bf00      	nop
 8000a12:	3708      	adds	r7, #8
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	08001f40 	.word	0x08001f40
 8000a1c:	08001f68 	.word	0x08001f68

08000a20 <OLED_PrintChar>:

/* Print one 6x8 char */
void OLED_PrintChar(char c)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	71fb      	strb	r3, [r7, #7]
    if (c < 32 || c > 127) c = '?';
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	2b1f      	cmp	r3, #31
 8000a2e:	d903      	bls.n	8000a38 <OLED_PrintChar+0x18>
 8000a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	da01      	bge.n	8000a3c <OLED_PrintChar+0x1c>
 8000a38:	233f      	movs	r3, #63	@ 0x3f
 8000a3a:	71fb      	strb	r3, [r7, #7]
    uint8_t idx = (uint8_t)(c - 32);
 8000a3c:	79fb      	ldrb	r3, [r7, #7]
 8000a3e:	3b20      	subs	r3, #32
 8000a40:	72fb      	strb	r3, [r7, #11]
    for (int i = 0; i < 6; i++)
 8000a42:	2300      	movs	r3, #0
 8000a44:	60fb      	str	r3, [r7, #12]
 8000a46:	e00f      	b.n	8000a68 <OLED_PrintChar+0x48>
    {
        OLED_SendData(font6x8[idx][i]);
 8000a48:	7afa      	ldrb	r2, [r7, #11]
 8000a4a:	490b      	ldr	r1, [pc, #44]	@ (8000a78 <OLED_PrintChar+0x58>)
 8000a4c:	4613      	mov	r3, r2
 8000a4e:	005b      	lsls	r3, r3, #1
 8000a50:	4413      	add	r3, r2
 8000a52:	005b      	lsls	r3, r3, #1
 8000a54:	18ca      	adds	r2, r1, r3
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	4413      	add	r3, r2
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff fee7 	bl	8000830 <OLED_SendData>
    for (int i = 0; i < 6; i++)
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	3301      	adds	r3, #1
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	2b05      	cmp	r3, #5
 8000a6c:	ddec      	ble.n	8000a48 <OLED_PrintChar+0x28>
    }
}
 8000a6e:	bf00      	nop
 8000a70:	bf00      	nop
 8000a72:	3710      	adds	r7, #16
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	08001f90 	.word	0x08001f90

08000a7c <OLED_PrintString>:

/* Print ASCII string (no wrapping management) */
void OLED_PrintString(const char *str)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
    while (*str)
 8000a84:	e006      	b.n	8000a94 <OLED_PrintString+0x18>
    {
        OLED_PrintChar(*str++);
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	1c5a      	adds	r2, r3, #1
 8000a8a:	607a      	str	r2, [r7, #4]
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f7ff ffc6 	bl	8000a20 <OLED_PrintChar>
    while (*str)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d1f4      	bne.n	8000a86 <OLED_PrintString+0xa>
    }
}
 8000a9c:	bf00      	nop
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
	...

08000aa8 <SpiInit>:
 #include "spi.h"

void SpiInit(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
    // ---- Enable Clocks ----
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;  // PA5 PA6 PA7
 8000aac:	4b43      	ldr	r3, [pc, #268]	@ (8000bbc <SpiInit+0x114>)
 8000aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab0:	4a42      	ldr	r2, [pc, #264]	@ (8000bbc <SpiInit+0x114>)
 8000ab2:	f043 0301 	orr.w	r3, r3, #1
 8000ab6:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;  // PE3 CS
 8000ab8:	4b40      	ldr	r3, [pc, #256]	@ (8000bbc <SpiInit+0x114>)
 8000aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000abc:	4a3f      	ldr	r2, [pc, #252]	@ (8000bbc <SpiInit+0x114>)
 8000abe:	f043 0310 	orr.w	r3, r3, #16
 8000ac2:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;   // SPI1 clock
 8000ac4:	4b3d      	ldr	r3, [pc, #244]	@ (8000bbc <SpiInit+0x114>)
 8000ac6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ac8:	4a3c      	ldr	r2, [pc, #240]	@ (8000bbc <SpiInit+0x114>)
 8000aca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ace:	6453      	str	r3, [r2, #68]	@ 0x44

    // ---- Configure PE3 as CS ----
    GPIOE->MODER &= ~(3 << (3 * 2));
 8000ad0:	4b3b      	ldr	r3, [pc, #236]	@ (8000bc0 <SpiInit+0x118>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a3a      	ldr	r2, [pc, #232]	@ (8000bc0 <SpiInit+0x118>)
 8000ad6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000ada:	6013      	str	r3, [r2, #0]
    GPIOE->MODER |=  (1 << (3 * 2));  // Output
 8000adc:	4b38      	ldr	r3, [pc, #224]	@ (8000bc0 <SpiInit+0x118>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a37      	ldr	r2, [pc, #220]	@ (8000bc0 <SpiInit+0x118>)
 8000ae2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ae6:	6013      	str	r3, [r2, #0]
    GPIOE->OTYPER &= ~(1 << 3);
 8000ae8:	4b35      	ldr	r3, [pc, #212]	@ (8000bc0 <SpiInit+0x118>)
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	4a34      	ldr	r2, [pc, #208]	@ (8000bc0 <SpiInit+0x118>)
 8000aee:	f023 0308 	bic.w	r3, r3, #8
 8000af2:	6053      	str	r3, [r2, #4]
    GPIOE->OSPEEDR |= (3 << (3 * 2)); // High speed
 8000af4:	4b32      	ldr	r3, [pc, #200]	@ (8000bc0 <SpiInit+0x118>)
 8000af6:	689b      	ldr	r3, [r3, #8]
 8000af8:	4a31      	ldr	r2, [pc, #196]	@ (8000bc0 <SpiInit+0x118>)
 8000afa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000afe:	6093      	str	r3, [r2, #8]
    GPIOE->ODR |= (1 << 3);           // CS HIGH (inactive)
 8000b00:	4b2f      	ldr	r3, [pc, #188]	@ (8000bc0 <SpiInit+0x118>)
 8000b02:	695b      	ldr	r3, [r3, #20]
 8000b04:	4a2e      	ldr	r2, [pc, #184]	@ (8000bc0 <SpiInit+0x118>)
 8000b06:	f043 0308 	orr.w	r3, r3, #8
 8000b0a:	6153      	str	r3, [r2, #20]

    // ---- Configure PA5(SCK), PA6(MISO), PA7(MOSI) as AF5 ----
    GPIOA->MODER &= ~((3<<(5*2)) | (3<<(6*2)) | (3<<(7*2)));
 8000b0c:	4b2d      	ldr	r3, [pc, #180]	@ (8000bc4 <SpiInit+0x11c>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a2c      	ldr	r2, [pc, #176]	@ (8000bc4 <SpiInit+0x11c>)
 8000b12:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8000b16:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  ((2<<(5*2)) | (2<<(6*2)) | (2<<(7*2)));  // AF mode
 8000b18:	4b2a      	ldr	r3, [pc, #168]	@ (8000bc4 <SpiInit+0x11c>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a29      	ldr	r2, [pc, #164]	@ (8000bc4 <SpiInit+0x11c>)
 8000b1e:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 8000b22:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[0] |= (5<<(5*4)) | (5<<(6*4)) | (5<<(7*4));    // AF5 = SPI1
 8000b24:	4b27      	ldr	r3, [pc, #156]	@ (8000bc4 <SpiInit+0x11c>)
 8000b26:	6a1b      	ldr	r3, [r3, #32]
 8000b28:	4a26      	ldr	r2, [pc, #152]	@ (8000bc4 <SpiInit+0x11c>)
 8000b2a:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 8000b2e:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000b32:	6213      	str	r3, [r2, #32]

    GPIOA->OSPEEDR |= (3<<(5*2)) | (3<<(6*2)) | (3<<(7*2));   // High speed
 8000b34:	4b23      	ldr	r3, [pc, #140]	@ (8000bc4 <SpiInit+0x11c>)
 8000b36:	689b      	ldr	r3, [r3, #8]
 8000b38:	4a22      	ldr	r2, [pc, #136]	@ (8000bc4 <SpiInit+0x11c>)
 8000b3a:	f443 437c 	orr.w	r3, r3, #64512	@ 0xfc00
 8000b3e:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER &= ~((1<<5) | (1<<6) | (1<<7));
 8000b40:	4b20      	ldr	r3, [pc, #128]	@ (8000bc4 <SpiInit+0x11c>)
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	4a1f      	ldr	r2, [pc, #124]	@ (8000bc4 <SpiInit+0x11c>)
 8000b46:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8000b4a:	6053      	str	r3, [r2, #4]

    // ---- SPI1 Config ----
    SPI1->CR1 = 0;
 8000b4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bc8 <SpiInit+0x120>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
    SPI1->CR1 |= (1<<2);     // Master mode
 8000b52:	4b1d      	ldr	r3, [pc, #116]	@ (8000bc8 <SpiInit+0x120>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a1c      	ldr	r2, [pc, #112]	@ (8000bc8 <SpiInit+0x120>)
 8000b58:	f043 0304 	orr.w	r3, r3, #4
 8000b5c:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (3<<3);     // Baud rate = fPCLK/16 (safe)
 8000b5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc8 <SpiInit+0x120>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4a19      	ldr	r2, [pc, #100]	@ (8000bc8 <SpiInit+0x120>)
 8000b64:	f043 0318 	orr.w	r3, r3, #24
 8000b68:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (1<<1);     // CPOL = 0
 8000b6a:	4b17      	ldr	r3, [pc, #92]	@ (8000bc8 <SpiInit+0x120>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4a16      	ldr	r2, [pc, #88]	@ (8000bc8 <SpiInit+0x120>)
 8000b70:	f043 0302 	orr.w	r3, r3, #2
 8000b74:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (1<<0);     // CPHA = 0   Mode 0 (SSD1306 supports it)
 8000b76:	4b14      	ldr	r3, [pc, #80]	@ (8000bc8 <SpiInit+0x120>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4a13      	ldr	r2, [pc, #76]	@ (8000bc8 <SpiInit+0x120>)
 8000b7c:	f043 0301 	orr.w	r3, r3, #1
 8000b80:	6013      	str	r3, [r2, #0]
    SPI1->CR1 &= ~(1<<11);   // 8-bit data frame
 8000b82:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <SpiInit+0x120>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4a10      	ldr	r2, [pc, #64]	@ (8000bc8 <SpiInit+0x120>)
 8000b88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000b8c:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (1<<9);     // Software slave mgmt
 8000b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc8 <SpiInit+0x120>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a0d      	ldr	r2, [pc, #52]	@ (8000bc8 <SpiInit+0x120>)
 8000b94:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b98:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (1<<8);     // SSI = 1
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc8 <SpiInit+0x120>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc8 <SpiInit+0x120>)
 8000ba0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ba4:	6013      	str	r3, [r2, #0]

    SPI1->CR1 |= (1<<6);     // Enable SPI
 8000ba6:	4b08      	ldr	r3, [pc, #32]	@ (8000bc8 <SpiInit+0x120>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a07      	ldr	r2, [pc, #28]	@ (8000bc8 <SpiInit+0x120>)
 8000bac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bb0:	6013      	str	r3, [r2, #0]

    UartPuts("SPI1 Init Done\r\n");
 8000bb2:	4806      	ldr	r0, [pc, #24]	@ (8000bcc <SpiInit+0x124>)
 8000bb4:	f000 f948 	bl	8000e48 <UartPuts>
}
 8000bb8:	bf00      	nop
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	40023800 	.word	0x40023800
 8000bc0:	40021000 	.word	0x40021000
 8000bc4:	40020000 	.word	0x40020000
 8000bc8:	40013000 	.word	0x40013000
 8000bcc:	08001f7c 	.word	0x08001f7c

08000bd0 <SpiCSEnable>:

void SpiCSEnable(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
    GPIOE->ODR &= ~(1<<3);
 8000bd4:	4b05      	ldr	r3, [pc, #20]	@ (8000bec <SpiCSEnable+0x1c>)
 8000bd6:	695b      	ldr	r3, [r3, #20]
 8000bd8:	4a04      	ldr	r2, [pc, #16]	@ (8000bec <SpiCSEnable+0x1c>)
 8000bda:	f023 0308 	bic.w	r3, r3, #8
 8000bde:	6153      	str	r3, [r2, #20]
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	40021000 	.word	0x40021000

08000bf0 <SpiCSDisable>:

void SpiCSDisable(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
    GPIOE->ODR |= (1<<3);
 8000bf4:	4b05      	ldr	r3, [pc, #20]	@ (8000c0c <SpiCSDisable+0x1c>)
 8000bf6:	695b      	ldr	r3, [r3, #20]
 8000bf8:	4a04      	ldr	r2, [pc, #16]	@ (8000c0c <SpiCSDisable+0x1c>)
 8000bfa:	f043 0308 	orr.w	r3, r3, #8
 8000bfe:	6153      	str	r3, [r2, #20]
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	40021000 	.word	0x40021000

08000c10 <SpiTransfer>:

uint16_t SpiTransfer(uint16_t data)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	80fb      	strh	r3, [r7, #6]
    while(!(SPI1->SR & SPI_SR_TXE));
 8000c1a:	bf00      	nop
 8000c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c50 <SpiTransfer+0x40>)
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	f003 0302 	and.w	r3, r3, #2
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d0f9      	beq.n	8000c1c <SpiTransfer+0xc>
    SPI1->DR = data;
 8000c28:	4a09      	ldr	r2, [pc, #36]	@ (8000c50 <SpiTransfer+0x40>)
 8000c2a:	88fb      	ldrh	r3, [r7, #6]
 8000c2c:	60d3      	str	r3, [r2, #12]
    while(!(SPI1->SR & SPI_SR_RXNE));
 8000c2e:	bf00      	nop
 8000c30:	4b07      	ldr	r3, [pc, #28]	@ (8000c50 <SpiTransfer+0x40>)
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	f003 0301 	and.w	r3, r3, #1
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d0f9      	beq.n	8000c30 <SpiTransfer+0x20>
    return SPI1->DR;
 8000c3c:	4b04      	ldr	r3, [pc, #16]	@ (8000c50 <SpiTransfer+0x40>)
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	b29b      	uxth	r3, r3
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	370c      	adds	r7, #12
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	40013000 	.word	0x40013000

08000c54 <SpiTransmit>:

void SpiTransmit(uint8_t data)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	71fb      	strb	r3, [r7, #7]
    SpiTransfer(data);
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	b29b      	uxth	r3, r3
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff ffd4 	bl	8000c10 <SpiTransfer>
}
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b086      	sub	sp, #24
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c78:	4a14      	ldr	r2, [pc, #80]	@ (8000ccc <_sbrk+0x5c>)
 8000c7a:	4b15      	ldr	r3, [pc, #84]	@ (8000cd0 <_sbrk+0x60>)
 8000c7c:	1ad3      	subs	r3, r2, r3
 8000c7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c84:	4b13      	ldr	r3, [pc, #76]	@ (8000cd4 <_sbrk+0x64>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d102      	bne.n	8000c92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c8c:	4b11      	ldr	r3, [pc, #68]	@ (8000cd4 <_sbrk+0x64>)
 8000c8e:	4a12      	ldr	r2, [pc, #72]	@ (8000cd8 <_sbrk+0x68>)
 8000c90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c92:	4b10      	ldr	r3, [pc, #64]	@ (8000cd4 <_sbrk+0x64>)
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4413      	add	r3, r2
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	d207      	bcs.n	8000cb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ca0:	f000 f93a 	bl	8000f18 <__errno>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	220c      	movs	r2, #12
 8000ca8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000caa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cae:	e009      	b.n	8000cc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cb0:	4b08      	ldr	r3, [pc, #32]	@ (8000cd4 <_sbrk+0x64>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cb6:	4b07      	ldr	r3, [pc, #28]	@ (8000cd4 <_sbrk+0x64>)
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4413      	add	r3, r2
 8000cbe:	4a05      	ldr	r2, [pc, #20]	@ (8000cd4 <_sbrk+0x64>)
 8000cc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cc2:	68fb      	ldr	r3, [r7, #12]
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3718      	adds	r7, #24
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20020000 	.word	0x20020000
 8000cd0:	00000400 	.word	0x00000400
 8000cd4:	2000006c 	.word	0x2000006c
 8000cd8:	200001b8 	.word	0x200001b8

08000cdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ce0:	4b05      	ldr	r3, [pc, #20]	@ (8000cf8 <SystemInit+0x1c>)
 8000ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ce6:	4a04      	ldr	r2, [pc, #16]	@ (8000cf8 <SystemInit+0x1c>)
 8000ce8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 8000cf0:	f000 f804 	bl	8000cfc <DWT_Init>
}
 8000cf4:	bf00      	nop
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	e000ed00 	.word	0xe000ed00

08000cfc <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000d00:	4b14      	ldr	r3, [pc, #80]	@ (8000d54 <DWT_Init+0x58>)
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	4a13      	ldr	r2, [pc, #76]	@ (8000d54 <DWT_Init+0x58>)
 8000d06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000d0a:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000d0c:	4b11      	ldr	r3, [pc, #68]	@ (8000d54 <DWT_Init+0x58>)
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	4a10      	ldr	r2, [pc, #64]	@ (8000d54 <DWT_Init+0x58>)
 8000d12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000d16:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000d18:	4b0f      	ldr	r3, [pc, #60]	@ (8000d58 <DWT_Init+0x5c>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a0e      	ldr	r2, [pc, #56]	@ (8000d58 <DWT_Init+0x5c>)
 8000d1e:	f023 0301 	bic.w	r3, r3, #1
 8000d22:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000d24:	4b0c      	ldr	r3, [pc, #48]	@ (8000d58 <DWT_Init+0x5c>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a0b      	ldr	r2, [pc, #44]	@ (8000d58 <DWT_Init+0x5c>)
 8000d2a:	f043 0301 	orr.w	r3, r3, #1
 8000d2e:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000d30:	4b09      	ldr	r3, [pc, #36]	@ (8000d58 <DWT_Init+0x5c>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000d36:	bf00      	nop
    __ASM volatile ("NOP");
 8000d38:	bf00      	nop
    __ASM volatile ("NOP");
 8000d3a:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000d3c:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <DWT_Init+0x5c>)
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	bf0c      	ite	eq
 8000d44:	2301      	moveq	r3, #1
 8000d46:	2300      	movne	r3, #0
 8000d48:	b2db      	uxtb	r3, r3
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	e000edf0 	.word	0xe000edf0
 8000d58:	e0001000 	.word	0xe0001000

08000d5c <UartInit>:
 *      Author: Sunbeam
 */

#include "uart.h"

void UartInit(uint32_t baud) {
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
	// GPIO config (Tx (PA.2) Rx (PA.3)) - clock en, set alt fn, pupd, ...
	// enable clock of gpioa
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000d64:	4b29      	ldr	r3, [pc, #164]	@ (8000e0c <UartInit+0xb0>)
 8000d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d68:	4a28      	ldr	r2, [pc, #160]	@ (8000e0c <UartInit+0xb0>)
 8000d6a:	f043 0301 	orr.w	r3, r3, #1
 8000d6e:	6313      	str	r3, [r2, #48]	@ 0x30
	// set pupd regr -- no pullup/pulldown
	GPIOA->PUPDR &= ~(BV(4)|BV(5)|BV(6)|BV(7));
 8000d70:	4b27      	ldr	r3, [pc, #156]	@ (8000e10 <UartInit+0xb4>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	4a26      	ldr	r2, [pc, #152]	@ (8000e10 <UartInit+0xb4>)
 8000d76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000d7a:	60d3      	str	r3, [r2, #12]
	// set mode regr - alt fn mode (10)
	GPIOA->MODER &= ~(BV(4)|BV(6));
 8000d7c:	4b24      	ldr	r3, [pc, #144]	@ (8000e10 <UartInit+0xb4>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a23      	ldr	r2, [pc, #140]	@ (8000e10 <UartInit+0xb4>)
 8000d82:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8000d86:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (BV(5)|BV(7));
 8000d88:	4b21      	ldr	r3, [pc, #132]	@ (8000e10 <UartInit+0xb4>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a20      	ldr	r2, [pc, #128]	@ (8000e10 <UartInit+0xb4>)
 8000d8e:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000d92:	6013      	str	r3, [r2, #0]
	// set alt fn AF7 for USART2
	GPIOA->AFR[0] &= ~(BV(15) | BV(11));
 8000d94:	4b1e      	ldr	r3, [pc, #120]	@ (8000e10 <UartInit+0xb4>)
 8000d96:	6a1b      	ldr	r3, [r3, #32]
 8000d98:	4a1d      	ldr	r2, [pc, #116]	@ (8000e10 <UartInit+0xb4>)
 8000d9a:	f423 4308 	bic.w	r3, r3, #34816	@ 0x8800
 8000d9e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (BV(14)|BV(13)|BV(12)|BV(10)|BV(9)|BV(8));
 8000da0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e10 <UartInit+0xb4>)
 8000da2:	6a1b      	ldr	r3, [r3, #32]
 8000da4:	4a1a      	ldr	r2, [pc, #104]	@ (8000e10 <UartInit+0xb4>)
 8000da6:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000daa:	6213      	str	r3, [r2, #32]
	// Uart config - clock en, baud rate, enable uart tx & rx, wordlen, parity, stop bits ...
	// enable uart clock
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8000dac:	4b17      	ldr	r3, [pc, #92]	@ (8000e0c <UartInit+0xb0>)
 8000dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db0:	4a16      	ldr	r2, [pc, #88]	@ (8000e0c <UartInit+0xb0>)
 8000db2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000db6:	6413      	str	r3, [r2, #64]	@ 0x40
	// uart enable
	USART2->CR1 = USART_CR1_UE;
 8000db8:	4b16      	ldr	r3, [pc, #88]	@ (8000e14 <UartInit+0xb8>)
 8000dba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dbe:	60da      	str	r2, [r3, #12]
	// set the baud rate
	if(baud == 9600)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 8000dc6:	d104      	bne.n	8000dd2 <UartInit+0x76>
		USART2->BRR = BRR_9600;
 8000dc8:	4b12      	ldr	r3, [pc, #72]	@ (8000e14 <UartInit+0xb8>)
 8000dca:	f240 6283 	movw	r2, #1667	@ 0x683
 8000dce:	609a      	str	r2, [r3, #8]
 8000dd0:	e00f      	b.n	8000df2 <UartInit+0x96>
	else if(baud == 38400)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8000dd8:	d104      	bne.n	8000de4 <UartInit+0x88>
		USART2->BRR = BRR_38400;
 8000dda:	4b0e      	ldr	r3, [pc, #56]	@ (8000e14 <UartInit+0xb8>)
 8000ddc:	f240 12a1 	movw	r2, #417	@ 0x1a1
 8000de0:	609a      	str	r2, [r3, #8]
 8000de2:	e006      	b.n	8000df2 <UartInit+0x96>
	else if(baud == 115200)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000dea:	d102      	bne.n	8000df2 <UartInit+0x96>
		USART2->BRR = BRR_115200;
 8000dec:	4b09      	ldr	r3, [pc, #36]	@ (8000e14 <UartInit+0xb8>)
 8000dee:	228b      	movs	r2, #139	@ 0x8b
 8000df0:	609a      	str	r2, [r3, #8]
	// enable uart, tx, rx
	USART2->CR1 |= USART_CR1_TE | USART_CR1_RE;
 8000df2:	4b08      	ldr	r3, [pc, #32]	@ (8000e14 <UartInit+0xb8>)
 8000df4:	68db      	ldr	r3, [r3, #12]
 8000df6:	4a07      	ldr	r2, [pc, #28]	@ (8000e14 <UartInit+0xb8>)
 8000df8:	f043 030c 	orr.w	r3, r3, #12
 8000dfc:	60d3      	str	r3, [r2, #12]
}
 8000dfe:	bf00      	nop
 8000e00:	370c      	adds	r7, #12
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	40023800 	.word	0x40023800
 8000e10:	40020000 	.word	0x40020000
 8000e14:	40004400 	.word	0x40004400

08000e18 <UartPutch>:

void UartPutch(int ch) {
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
	// write the char in DR regr
	USART2->DR = ch;
 8000e20:	4a08      	ldr	r2, [pc, #32]	@ (8000e44 <UartPutch+0x2c>)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6053      	str	r3, [r2, #4]
	// wait for TXE bit
	while((USART2->SR & USART_SR_TXE) == 0)
 8000e26:	bf00      	nop
 8000e28:	4b06      	ldr	r3, [pc, #24]	@ (8000e44 <UartPutch+0x2c>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d0f9      	beq.n	8000e28 <UartPutch+0x10>
		;
}
 8000e34:	bf00      	nop
 8000e36:	bf00      	nop
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	40004400 	.word	0x40004400

08000e48 <UartPuts>:

void UartPuts(char str[]) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 8000e50:	2300      	movs	r3, #0
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	e009      	b.n	8000e6a <UartPuts+0x22>
		UartPutch(str[i]);
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff ffda 	bl	8000e18 <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	3301      	adds	r3, #1
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	4413      	add	r3, r2
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d1ef      	bne.n	8000e56 <UartPuts+0xe>
}
 8000e76:	bf00      	nop
 8000e78:	bf00      	nop
 8000e7a:	3710      	adds	r7, #16
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e80:	480d      	ldr	r0, [pc, #52]	@ (8000eb8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e82:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e84:	f7ff ff2a 	bl	8000cdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e88:	480c      	ldr	r0, [pc, #48]	@ (8000ebc <LoopForever+0x6>)
  ldr r1, =_edata
 8000e8a:	490d      	ldr	r1, [pc, #52]	@ (8000ec0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ec4 <LoopForever+0xe>)
  movs r3, #0
 8000e8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e90:	e002      	b.n	8000e98 <LoopCopyDataInit>

08000e92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e96:	3304      	adds	r3, #4

08000e98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e9c:	d3f9      	bcc.n	8000e92 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ea0:	4c0a      	ldr	r4, [pc, #40]	@ (8000ecc <LoopForever+0x16>)
  movs r3, #0
 8000ea2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ea4:	e001      	b.n	8000eaa <LoopFillZerobss>

08000ea6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ea6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ea8:	3204      	adds	r2, #4

08000eaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eac:	d3fb      	bcc.n	8000ea6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000eae:	f000 f839 	bl	8000f24 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000eb2:	f7ff fb25 	bl	8000500 <main>

08000eb6 <LoopForever>:

LoopForever:
  b LoopForever
 8000eb6:	e7fe      	b.n	8000eb6 <LoopForever>
  ldr   r0, =_estack
 8000eb8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ebc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ec0:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 8000ec4:	08002214 	.word	0x08002214
  ldr r2, =_sbss
 8000ec8:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8000ecc:	200001b8 	.word	0x200001b8

08000ed0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ed0:	e7fe      	b.n	8000ed0 <ADC_IRQHandler>
	...

08000ed4 <siprintf>:
 8000ed4:	b40e      	push	{r1, r2, r3}
 8000ed6:	b510      	push	{r4, lr}
 8000ed8:	b09d      	sub	sp, #116	@ 0x74
 8000eda:	ab1f      	add	r3, sp, #124	@ 0x7c
 8000edc:	9002      	str	r0, [sp, #8]
 8000ede:	9006      	str	r0, [sp, #24]
 8000ee0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000ee4:	480a      	ldr	r0, [pc, #40]	@ (8000f10 <siprintf+0x3c>)
 8000ee6:	9107      	str	r1, [sp, #28]
 8000ee8:	9104      	str	r1, [sp, #16]
 8000eea:	490a      	ldr	r1, [pc, #40]	@ (8000f14 <siprintf+0x40>)
 8000eec:	f853 2b04 	ldr.w	r2, [r3], #4
 8000ef0:	9105      	str	r1, [sp, #20]
 8000ef2:	2400      	movs	r4, #0
 8000ef4:	a902      	add	r1, sp, #8
 8000ef6:	6800      	ldr	r0, [r0, #0]
 8000ef8:	9301      	str	r3, [sp, #4]
 8000efa:	941b      	str	r4, [sp, #108]	@ 0x6c
 8000efc:	f000 f98c 	bl	8001218 <_svfiprintf_r>
 8000f00:	9b02      	ldr	r3, [sp, #8]
 8000f02:	701c      	strb	r4, [r3, #0]
 8000f04:	b01d      	add	sp, #116	@ 0x74
 8000f06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000f0a:	b003      	add	sp, #12
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	20000000 	.word	0x20000000
 8000f14:	ffff0208 	.word	0xffff0208

08000f18 <__errno>:
 8000f18:	4b01      	ldr	r3, [pc, #4]	@ (8000f20 <__errno+0x8>)
 8000f1a:	6818      	ldr	r0, [r3, #0]
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	20000000 	.word	0x20000000

08000f24 <__libc_init_array>:
 8000f24:	b570      	push	{r4, r5, r6, lr}
 8000f26:	4d0d      	ldr	r5, [pc, #52]	@ (8000f5c <__libc_init_array+0x38>)
 8000f28:	4c0d      	ldr	r4, [pc, #52]	@ (8000f60 <__libc_init_array+0x3c>)
 8000f2a:	1b64      	subs	r4, r4, r5
 8000f2c:	10a4      	asrs	r4, r4, #2
 8000f2e:	2600      	movs	r6, #0
 8000f30:	42a6      	cmp	r6, r4
 8000f32:	d109      	bne.n	8000f48 <__libc_init_array+0x24>
 8000f34:	4d0b      	ldr	r5, [pc, #44]	@ (8000f64 <__libc_init_array+0x40>)
 8000f36:	4c0c      	ldr	r4, [pc, #48]	@ (8000f68 <__libc_init_array+0x44>)
 8000f38:	f000 fc64 	bl	8001804 <_init>
 8000f3c:	1b64      	subs	r4, r4, r5
 8000f3e:	10a4      	asrs	r4, r4, #2
 8000f40:	2600      	movs	r6, #0
 8000f42:	42a6      	cmp	r6, r4
 8000f44:	d105      	bne.n	8000f52 <__libc_init_array+0x2e>
 8000f46:	bd70      	pop	{r4, r5, r6, pc}
 8000f48:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f4c:	4798      	blx	r3
 8000f4e:	3601      	adds	r6, #1
 8000f50:	e7ee      	b.n	8000f30 <__libc_init_array+0xc>
 8000f52:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f56:	4798      	blx	r3
 8000f58:	3601      	adds	r6, #1
 8000f5a:	e7f2      	b.n	8000f42 <__libc_init_array+0x1e>
 8000f5c:	0800220c 	.word	0x0800220c
 8000f60:	0800220c 	.word	0x0800220c
 8000f64:	0800220c 	.word	0x0800220c
 8000f68:	08002210 	.word	0x08002210

08000f6c <__retarget_lock_acquire_recursive>:
 8000f6c:	4770      	bx	lr

08000f6e <__retarget_lock_release_recursive>:
 8000f6e:	4770      	bx	lr

08000f70 <_free_r>:
 8000f70:	b538      	push	{r3, r4, r5, lr}
 8000f72:	4605      	mov	r5, r0
 8000f74:	2900      	cmp	r1, #0
 8000f76:	d041      	beq.n	8000ffc <_free_r+0x8c>
 8000f78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000f7c:	1f0c      	subs	r4, r1, #4
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	bfb8      	it	lt
 8000f82:	18e4      	addlt	r4, r4, r3
 8000f84:	f000 f8e0 	bl	8001148 <__malloc_lock>
 8000f88:	4a1d      	ldr	r2, [pc, #116]	@ (8001000 <_free_r+0x90>)
 8000f8a:	6813      	ldr	r3, [r2, #0]
 8000f8c:	b933      	cbnz	r3, 8000f9c <_free_r+0x2c>
 8000f8e:	6063      	str	r3, [r4, #4]
 8000f90:	6014      	str	r4, [r2, #0]
 8000f92:	4628      	mov	r0, r5
 8000f94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f98:	f000 b8dc 	b.w	8001154 <__malloc_unlock>
 8000f9c:	42a3      	cmp	r3, r4
 8000f9e:	d908      	bls.n	8000fb2 <_free_r+0x42>
 8000fa0:	6820      	ldr	r0, [r4, #0]
 8000fa2:	1821      	adds	r1, r4, r0
 8000fa4:	428b      	cmp	r3, r1
 8000fa6:	bf01      	itttt	eq
 8000fa8:	6819      	ldreq	r1, [r3, #0]
 8000faa:	685b      	ldreq	r3, [r3, #4]
 8000fac:	1809      	addeq	r1, r1, r0
 8000fae:	6021      	streq	r1, [r4, #0]
 8000fb0:	e7ed      	b.n	8000f8e <_free_r+0x1e>
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	b10b      	cbz	r3, 8000fbc <_free_r+0x4c>
 8000fb8:	42a3      	cmp	r3, r4
 8000fba:	d9fa      	bls.n	8000fb2 <_free_r+0x42>
 8000fbc:	6811      	ldr	r1, [r2, #0]
 8000fbe:	1850      	adds	r0, r2, r1
 8000fc0:	42a0      	cmp	r0, r4
 8000fc2:	d10b      	bne.n	8000fdc <_free_r+0x6c>
 8000fc4:	6820      	ldr	r0, [r4, #0]
 8000fc6:	4401      	add	r1, r0
 8000fc8:	1850      	adds	r0, r2, r1
 8000fca:	4283      	cmp	r3, r0
 8000fcc:	6011      	str	r1, [r2, #0]
 8000fce:	d1e0      	bne.n	8000f92 <_free_r+0x22>
 8000fd0:	6818      	ldr	r0, [r3, #0]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	6053      	str	r3, [r2, #4]
 8000fd6:	4408      	add	r0, r1
 8000fd8:	6010      	str	r0, [r2, #0]
 8000fda:	e7da      	b.n	8000f92 <_free_r+0x22>
 8000fdc:	d902      	bls.n	8000fe4 <_free_r+0x74>
 8000fde:	230c      	movs	r3, #12
 8000fe0:	602b      	str	r3, [r5, #0]
 8000fe2:	e7d6      	b.n	8000f92 <_free_r+0x22>
 8000fe4:	6820      	ldr	r0, [r4, #0]
 8000fe6:	1821      	adds	r1, r4, r0
 8000fe8:	428b      	cmp	r3, r1
 8000fea:	bf04      	itt	eq
 8000fec:	6819      	ldreq	r1, [r3, #0]
 8000fee:	685b      	ldreq	r3, [r3, #4]
 8000ff0:	6063      	str	r3, [r4, #4]
 8000ff2:	bf04      	itt	eq
 8000ff4:	1809      	addeq	r1, r1, r0
 8000ff6:	6021      	streq	r1, [r4, #0]
 8000ff8:	6054      	str	r4, [r2, #4]
 8000ffa:	e7ca      	b.n	8000f92 <_free_r+0x22>
 8000ffc:	bd38      	pop	{r3, r4, r5, pc}
 8000ffe:	bf00      	nop
 8001000:	200001b4 	.word	0x200001b4

08001004 <sbrk_aligned>:
 8001004:	b570      	push	{r4, r5, r6, lr}
 8001006:	4e0f      	ldr	r6, [pc, #60]	@ (8001044 <sbrk_aligned+0x40>)
 8001008:	460c      	mov	r4, r1
 800100a:	6831      	ldr	r1, [r6, #0]
 800100c:	4605      	mov	r5, r0
 800100e:	b911      	cbnz	r1, 8001016 <sbrk_aligned+0x12>
 8001010:	f000 fba4 	bl	800175c <_sbrk_r>
 8001014:	6030      	str	r0, [r6, #0]
 8001016:	4621      	mov	r1, r4
 8001018:	4628      	mov	r0, r5
 800101a:	f000 fb9f 	bl	800175c <_sbrk_r>
 800101e:	1c43      	adds	r3, r0, #1
 8001020:	d103      	bne.n	800102a <sbrk_aligned+0x26>
 8001022:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001026:	4620      	mov	r0, r4
 8001028:	bd70      	pop	{r4, r5, r6, pc}
 800102a:	1cc4      	adds	r4, r0, #3
 800102c:	f024 0403 	bic.w	r4, r4, #3
 8001030:	42a0      	cmp	r0, r4
 8001032:	d0f8      	beq.n	8001026 <sbrk_aligned+0x22>
 8001034:	1a21      	subs	r1, r4, r0
 8001036:	4628      	mov	r0, r5
 8001038:	f000 fb90 	bl	800175c <_sbrk_r>
 800103c:	3001      	adds	r0, #1
 800103e:	d1f2      	bne.n	8001026 <sbrk_aligned+0x22>
 8001040:	e7ef      	b.n	8001022 <sbrk_aligned+0x1e>
 8001042:	bf00      	nop
 8001044:	200001b0 	.word	0x200001b0

08001048 <_malloc_r>:
 8001048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800104c:	1ccd      	adds	r5, r1, #3
 800104e:	f025 0503 	bic.w	r5, r5, #3
 8001052:	3508      	adds	r5, #8
 8001054:	2d0c      	cmp	r5, #12
 8001056:	bf38      	it	cc
 8001058:	250c      	movcc	r5, #12
 800105a:	2d00      	cmp	r5, #0
 800105c:	4606      	mov	r6, r0
 800105e:	db01      	blt.n	8001064 <_malloc_r+0x1c>
 8001060:	42a9      	cmp	r1, r5
 8001062:	d904      	bls.n	800106e <_malloc_r+0x26>
 8001064:	230c      	movs	r3, #12
 8001066:	6033      	str	r3, [r6, #0]
 8001068:	2000      	movs	r0, #0
 800106a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800106e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001144 <_malloc_r+0xfc>
 8001072:	f000 f869 	bl	8001148 <__malloc_lock>
 8001076:	f8d8 3000 	ldr.w	r3, [r8]
 800107a:	461c      	mov	r4, r3
 800107c:	bb44      	cbnz	r4, 80010d0 <_malloc_r+0x88>
 800107e:	4629      	mov	r1, r5
 8001080:	4630      	mov	r0, r6
 8001082:	f7ff ffbf 	bl	8001004 <sbrk_aligned>
 8001086:	1c43      	adds	r3, r0, #1
 8001088:	4604      	mov	r4, r0
 800108a:	d158      	bne.n	800113e <_malloc_r+0xf6>
 800108c:	f8d8 4000 	ldr.w	r4, [r8]
 8001090:	4627      	mov	r7, r4
 8001092:	2f00      	cmp	r7, #0
 8001094:	d143      	bne.n	800111e <_malloc_r+0xd6>
 8001096:	2c00      	cmp	r4, #0
 8001098:	d04b      	beq.n	8001132 <_malloc_r+0xea>
 800109a:	6823      	ldr	r3, [r4, #0]
 800109c:	4639      	mov	r1, r7
 800109e:	4630      	mov	r0, r6
 80010a0:	eb04 0903 	add.w	r9, r4, r3
 80010a4:	f000 fb5a 	bl	800175c <_sbrk_r>
 80010a8:	4581      	cmp	r9, r0
 80010aa:	d142      	bne.n	8001132 <_malloc_r+0xea>
 80010ac:	6821      	ldr	r1, [r4, #0]
 80010ae:	1a6d      	subs	r5, r5, r1
 80010b0:	4629      	mov	r1, r5
 80010b2:	4630      	mov	r0, r6
 80010b4:	f7ff ffa6 	bl	8001004 <sbrk_aligned>
 80010b8:	3001      	adds	r0, #1
 80010ba:	d03a      	beq.n	8001132 <_malloc_r+0xea>
 80010bc:	6823      	ldr	r3, [r4, #0]
 80010be:	442b      	add	r3, r5
 80010c0:	6023      	str	r3, [r4, #0]
 80010c2:	f8d8 3000 	ldr.w	r3, [r8]
 80010c6:	685a      	ldr	r2, [r3, #4]
 80010c8:	bb62      	cbnz	r2, 8001124 <_malloc_r+0xdc>
 80010ca:	f8c8 7000 	str.w	r7, [r8]
 80010ce:	e00f      	b.n	80010f0 <_malloc_r+0xa8>
 80010d0:	6822      	ldr	r2, [r4, #0]
 80010d2:	1b52      	subs	r2, r2, r5
 80010d4:	d420      	bmi.n	8001118 <_malloc_r+0xd0>
 80010d6:	2a0b      	cmp	r2, #11
 80010d8:	d917      	bls.n	800110a <_malloc_r+0xc2>
 80010da:	1961      	adds	r1, r4, r5
 80010dc:	42a3      	cmp	r3, r4
 80010de:	6025      	str	r5, [r4, #0]
 80010e0:	bf18      	it	ne
 80010e2:	6059      	strne	r1, [r3, #4]
 80010e4:	6863      	ldr	r3, [r4, #4]
 80010e6:	bf08      	it	eq
 80010e8:	f8c8 1000 	streq.w	r1, [r8]
 80010ec:	5162      	str	r2, [r4, r5]
 80010ee:	604b      	str	r3, [r1, #4]
 80010f0:	4630      	mov	r0, r6
 80010f2:	f000 f82f 	bl	8001154 <__malloc_unlock>
 80010f6:	f104 000b 	add.w	r0, r4, #11
 80010fa:	1d23      	adds	r3, r4, #4
 80010fc:	f020 0007 	bic.w	r0, r0, #7
 8001100:	1ac2      	subs	r2, r0, r3
 8001102:	bf1c      	itt	ne
 8001104:	1a1b      	subne	r3, r3, r0
 8001106:	50a3      	strne	r3, [r4, r2]
 8001108:	e7af      	b.n	800106a <_malloc_r+0x22>
 800110a:	6862      	ldr	r2, [r4, #4]
 800110c:	42a3      	cmp	r3, r4
 800110e:	bf0c      	ite	eq
 8001110:	f8c8 2000 	streq.w	r2, [r8]
 8001114:	605a      	strne	r2, [r3, #4]
 8001116:	e7eb      	b.n	80010f0 <_malloc_r+0xa8>
 8001118:	4623      	mov	r3, r4
 800111a:	6864      	ldr	r4, [r4, #4]
 800111c:	e7ae      	b.n	800107c <_malloc_r+0x34>
 800111e:	463c      	mov	r4, r7
 8001120:	687f      	ldr	r7, [r7, #4]
 8001122:	e7b6      	b.n	8001092 <_malloc_r+0x4a>
 8001124:	461a      	mov	r2, r3
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	42a3      	cmp	r3, r4
 800112a:	d1fb      	bne.n	8001124 <_malloc_r+0xdc>
 800112c:	2300      	movs	r3, #0
 800112e:	6053      	str	r3, [r2, #4]
 8001130:	e7de      	b.n	80010f0 <_malloc_r+0xa8>
 8001132:	230c      	movs	r3, #12
 8001134:	6033      	str	r3, [r6, #0]
 8001136:	4630      	mov	r0, r6
 8001138:	f000 f80c 	bl	8001154 <__malloc_unlock>
 800113c:	e794      	b.n	8001068 <_malloc_r+0x20>
 800113e:	6005      	str	r5, [r0, #0]
 8001140:	e7d6      	b.n	80010f0 <_malloc_r+0xa8>
 8001142:	bf00      	nop
 8001144:	200001b4 	.word	0x200001b4

08001148 <__malloc_lock>:
 8001148:	4801      	ldr	r0, [pc, #4]	@ (8001150 <__malloc_lock+0x8>)
 800114a:	f7ff bf0f 	b.w	8000f6c <__retarget_lock_acquire_recursive>
 800114e:	bf00      	nop
 8001150:	200001ac 	.word	0x200001ac

08001154 <__malloc_unlock>:
 8001154:	4801      	ldr	r0, [pc, #4]	@ (800115c <__malloc_unlock+0x8>)
 8001156:	f7ff bf0a 	b.w	8000f6e <__retarget_lock_release_recursive>
 800115a:	bf00      	nop
 800115c:	200001ac 	.word	0x200001ac

08001160 <__ssputs_r>:
 8001160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001164:	688e      	ldr	r6, [r1, #8]
 8001166:	461f      	mov	r7, r3
 8001168:	42be      	cmp	r6, r7
 800116a:	680b      	ldr	r3, [r1, #0]
 800116c:	4682      	mov	sl, r0
 800116e:	460c      	mov	r4, r1
 8001170:	4690      	mov	r8, r2
 8001172:	d82d      	bhi.n	80011d0 <__ssputs_r+0x70>
 8001174:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001178:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800117c:	d026      	beq.n	80011cc <__ssputs_r+0x6c>
 800117e:	6965      	ldr	r5, [r4, #20]
 8001180:	6909      	ldr	r1, [r1, #16]
 8001182:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001186:	eba3 0901 	sub.w	r9, r3, r1
 800118a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800118e:	1c7b      	adds	r3, r7, #1
 8001190:	444b      	add	r3, r9
 8001192:	106d      	asrs	r5, r5, #1
 8001194:	429d      	cmp	r5, r3
 8001196:	bf38      	it	cc
 8001198:	461d      	movcc	r5, r3
 800119a:	0553      	lsls	r3, r2, #21
 800119c:	d527      	bpl.n	80011ee <__ssputs_r+0x8e>
 800119e:	4629      	mov	r1, r5
 80011a0:	f7ff ff52 	bl	8001048 <_malloc_r>
 80011a4:	4606      	mov	r6, r0
 80011a6:	b360      	cbz	r0, 8001202 <__ssputs_r+0xa2>
 80011a8:	6921      	ldr	r1, [r4, #16]
 80011aa:	464a      	mov	r2, r9
 80011ac:	f000 fae6 	bl	800177c <memcpy>
 80011b0:	89a3      	ldrh	r3, [r4, #12]
 80011b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80011b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011ba:	81a3      	strh	r3, [r4, #12]
 80011bc:	6126      	str	r6, [r4, #16]
 80011be:	6165      	str	r5, [r4, #20]
 80011c0:	444e      	add	r6, r9
 80011c2:	eba5 0509 	sub.w	r5, r5, r9
 80011c6:	6026      	str	r6, [r4, #0]
 80011c8:	60a5      	str	r5, [r4, #8]
 80011ca:	463e      	mov	r6, r7
 80011cc:	42be      	cmp	r6, r7
 80011ce:	d900      	bls.n	80011d2 <__ssputs_r+0x72>
 80011d0:	463e      	mov	r6, r7
 80011d2:	6820      	ldr	r0, [r4, #0]
 80011d4:	4632      	mov	r2, r6
 80011d6:	4641      	mov	r1, r8
 80011d8:	f000 faa6 	bl	8001728 <memmove>
 80011dc:	68a3      	ldr	r3, [r4, #8]
 80011de:	1b9b      	subs	r3, r3, r6
 80011e0:	60a3      	str	r3, [r4, #8]
 80011e2:	6823      	ldr	r3, [r4, #0]
 80011e4:	4433      	add	r3, r6
 80011e6:	6023      	str	r3, [r4, #0]
 80011e8:	2000      	movs	r0, #0
 80011ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011ee:	462a      	mov	r2, r5
 80011f0:	f000 fad2 	bl	8001798 <_realloc_r>
 80011f4:	4606      	mov	r6, r0
 80011f6:	2800      	cmp	r0, #0
 80011f8:	d1e0      	bne.n	80011bc <__ssputs_r+0x5c>
 80011fa:	6921      	ldr	r1, [r4, #16]
 80011fc:	4650      	mov	r0, sl
 80011fe:	f7ff feb7 	bl	8000f70 <_free_r>
 8001202:	230c      	movs	r3, #12
 8001204:	f8ca 3000 	str.w	r3, [sl]
 8001208:	89a3      	ldrh	r3, [r4, #12]
 800120a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800120e:	81a3      	strh	r3, [r4, #12]
 8001210:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001214:	e7e9      	b.n	80011ea <__ssputs_r+0x8a>
	...

08001218 <_svfiprintf_r>:
 8001218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800121c:	4698      	mov	r8, r3
 800121e:	898b      	ldrh	r3, [r1, #12]
 8001220:	061b      	lsls	r3, r3, #24
 8001222:	b09d      	sub	sp, #116	@ 0x74
 8001224:	4607      	mov	r7, r0
 8001226:	460d      	mov	r5, r1
 8001228:	4614      	mov	r4, r2
 800122a:	d510      	bpl.n	800124e <_svfiprintf_r+0x36>
 800122c:	690b      	ldr	r3, [r1, #16]
 800122e:	b973      	cbnz	r3, 800124e <_svfiprintf_r+0x36>
 8001230:	2140      	movs	r1, #64	@ 0x40
 8001232:	f7ff ff09 	bl	8001048 <_malloc_r>
 8001236:	6028      	str	r0, [r5, #0]
 8001238:	6128      	str	r0, [r5, #16]
 800123a:	b930      	cbnz	r0, 800124a <_svfiprintf_r+0x32>
 800123c:	230c      	movs	r3, #12
 800123e:	603b      	str	r3, [r7, #0]
 8001240:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001244:	b01d      	add	sp, #116	@ 0x74
 8001246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800124a:	2340      	movs	r3, #64	@ 0x40
 800124c:	616b      	str	r3, [r5, #20]
 800124e:	2300      	movs	r3, #0
 8001250:	9309      	str	r3, [sp, #36]	@ 0x24
 8001252:	2320      	movs	r3, #32
 8001254:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001258:	f8cd 800c 	str.w	r8, [sp, #12]
 800125c:	2330      	movs	r3, #48	@ 0x30
 800125e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80013fc <_svfiprintf_r+0x1e4>
 8001262:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001266:	f04f 0901 	mov.w	r9, #1
 800126a:	4623      	mov	r3, r4
 800126c:	469a      	mov	sl, r3
 800126e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001272:	b10a      	cbz	r2, 8001278 <_svfiprintf_r+0x60>
 8001274:	2a25      	cmp	r2, #37	@ 0x25
 8001276:	d1f9      	bne.n	800126c <_svfiprintf_r+0x54>
 8001278:	ebba 0b04 	subs.w	fp, sl, r4
 800127c:	d00b      	beq.n	8001296 <_svfiprintf_r+0x7e>
 800127e:	465b      	mov	r3, fp
 8001280:	4622      	mov	r2, r4
 8001282:	4629      	mov	r1, r5
 8001284:	4638      	mov	r0, r7
 8001286:	f7ff ff6b 	bl	8001160 <__ssputs_r>
 800128a:	3001      	adds	r0, #1
 800128c:	f000 80a7 	beq.w	80013de <_svfiprintf_r+0x1c6>
 8001290:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001292:	445a      	add	r2, fp
 8001294:	9209      	str	r2, [sp, #36]	@ 0x24
 8001296:	f89a 3000 	ldrb.w	r3, [sl]
 800129a:	2b00      	cmp	r3, #0
 800129c:	f000 809f 	beq.w	80013de <_svfiprintf_r+0x1c6>
 80012a0:	2300      	movs	r3, #0
 80012a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80012a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80012aa:	f10a 0a01 	add.w	sl, sl, #1
 80012ae:	9304      	str	r3, [sp, #16]
 80012b0:	9307      	str	r3, [sp, #28]
 80012b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80012b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80012b8:	4654      	mov	r4, sl
 80012ba:	2205      	movs	r2, #5
 80012bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80012c0:	484e      	ldr	r0, [pc, #312]	@ (80013fc <_svfiprintf_r+0x1e4>)
 80012c2:	f7fe ff85 	bl	80001d0 <memchr>
 80012c6:	9a04      	ldr	r2, [sp, #16]
 80012c8:	b9d8      	cbnz	r0, 8001302 <_svfiprintf_r+0xea>
 80012ca:	06d0      	lsls	r0, r2, #27
 80012cc:	bf44      	itt	mi
 80012ce:	2320      	movmi	r3, #32
 80012d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80012d4:	0711      	lsls	r1, r2, #28
 80012d6:	bf44      	itt	mi
 80012d8:	232b      	movmi	r3, #43	@ 0x2b
 80012da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80012de:	f89a 3000 	ldrb.w	r3, [sl]
 80012e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80012e4:	d015      	beq.n	8001312 <_svfiprintf_r+0xfa>
 80012e6:	9a07      	ldr	r2, [sp, #28]
 80012e8:	4654      	mov	r4, sl
 80012ea:	2000      	movs	r0, #0
 80012ec:	f04f 0c0a 	mov.w	ip, #10
 80012f0:	4621      	mov	r1, r4
 80012f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80012f6:	3b30      	subs	r3, #48	@ 0x30
 80012f8:	2b09      	cmp	r3, #9
 80012fa:	d94b      	bls.n	8001394 <_svfiprintf_r+0x17c>
 80012fc:	b1b0      	cbz	r0, 800132c <_svfiprintf_r+0x114>
 80012fe:	9207      	str	r2, [sp, #28]
 8001300:	e014      	b.n	800132c <_svfiprintf_r+0x114>
 8001302:	eba0 0308 	sub.w	r3, r0, r8
 8001306:	fa09 f303 	lsl.w	r3, r9, r3
 800130a:	4313      	orrs	r3, r2
 800130c:	9304      	str	r3, [sp, #16]
 800130e:	46a2      	mov	sl, r4
 8001310:	e7d2      	b.n	80012b8 <_svfiprintf_r+0xa0>
 8001312:	9b03      	ldr	r3, [sp, #12]
 8001314:	1d19      	adds	r1, r3, #4
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	9103      	str	r1, [sp, #12]
 800131a:	2b00      	cmp	r3, #0
 800131c:	bfbb      	ittet	lt
 800131e:	425b      	neglt	r3, r3
 8001320:	f042 0202 	orrlt.w	r2, r2, #2
 8001324:	9307      	strge	r3, [sp, #28]
 8001326:	9307      	strlt	r3, [sp, #28]
 8001328:	bfb8      	it	lt
 800132a:	9204      	strlt	r2, [sp, #16]
 800132c:	7823      	ldrb	r3, [r4, #0]
 800132e:	2b2e      	cmp	r3, #46	@ 0x2e
 8001330:	d10a      	bne.n	8001348 <_svfiprintf_r+0x130>
 8001332:	7863      	ldrb	r3, [r4, #1]
 8001334:	2b2a      	cmp	r3, #42	@ 0x2a
 8001336:	d132      	bne.n	800139e <_svfiprintf_r+0x186>
 8001338:	9b03      	ldr	r3, [sp, #12]
 800133a:	1d1a      	adds	r2, r3, #4
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	9203      	str	r2, [sp, #12]
 8001340:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001344:	3402      	adds	r4, #2
 8001346:	9305      	str	r3, [sp, #20]
 8001348:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800140c <_svfiprintf_r+0x1f4>
 800134c:	7821      	ldrb	r1, [r4, #0]
 800134e:	2203      	movs	r2, #3
 8001350:	4650      	mov	r0, sl
 8001352:	f7fe ff3d 	bl	80001d0 <memchr>
 8001356:	b138      	cbz	r0, 8001368 <_svfiprintf_r+0x150>
 8001358:	9b04      	ldr	r3, [sp, #16]
 800135a:	eba0 000a 	sub.w	r0, r0, sl
 800135e:	2240      	movs	r2, #64	@ 0x40
 8001360:	4082      	lsls	r2, r0
 8001362:	4313      	orrs	r3, r2
 8001364:	3401      	adds	r4, #1
 8001366:	9304      	str	r3, [sp, #16]
 8001368:	f814 1b01 	ldrb.w	r1, [r4], #1
 800136c:	4824      	ldr	r0, [pc, #144]	@ (8001400 <_svfiprintf_r+0x1e8>)
 800136e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001372:	2206      	movs	r2, #6
 8001374:	f7fe ff2c 	bl	80001d0 <memchr>
 8001378:	2800      	cmp	r0, #0
 800137a:	d036      	beq.n	80013ea <_svfiprintf_r+0x1d2>
 800137c:	4b21      	ldr	r3, [pc, #132]	@ (8001404 <_svfiprintf_r+0x1ec>)
 800137e:	bb1b      	cbnz	r3, 80013c8 <_svfiprintf_r+0x1b0>
 8001380:	9b03      	ldr	r3, [sp, #12]
 8001382:	3307      	adds	r3, #7
 8001384:	f023 0307 	bic.w	r3, r3, #7
 8001388:	3308      	adds	r3, #8
 800138a:	9303      	str	r3, [sp, #12]
 800138c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800138e:	4433      	add	r3, r6
 8001390:	9309      	str	r3, [sp, #36]	@ 0x24
 8001392:	e76a      	b.n	800126a <_svfiprintf_r+0x52>
 8001394:	fb0c 3202 	mla	r2, ip, r2, r3
 8001398:	460c      	mov	r4, r1
 800139a:	2001      	movs	r0, #1
 800139c:	e7a8      	b.n	80012f0 <_svfiprintf_r+0xd8>
 800139e:	2300      	movs	r3, #0
 80013a0:	3401      	adds	r4, #1
 80013a2:	9305      	str	r3, [sp, #20]
 80013a4:	4619      	mov	r1, r3
 80013a6:	f04f 0c0a 	mov.w	ip, #10
 80013aa:	4620      	mov	r0, r4
 80013ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80013b0:	3a30      	subs	r2, #48	@ 0x30
 80013b2:	2a09      	cmp	r2, #9
 80013b4:	d903      	bls.n	80013be <_svfiprintf_r+0x1a6>
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d0c6      	beq.n	8001348 <_svfiprintf_r+0x130>
 80013ba:	9105      	str	r1, [sp, #20]
 80013bc:	e7c4      	b.n	8001348 <_svfiprintf_r+0x130>
 80013be:	fb0c 2101 	mla	r1, ip, r1, r2
 80013c2:	4604      	mov	r4, r0
 80013c4:	2301      	movs	r3, #1
 80013c6:	e7f0      	b.n	80013aa <_svfiprintf_r+0x192>
 80013c8:	ab03      	add	r3, sp, #12
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	462a      	mov	r2, r5
 80013ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <_svfiprintf_r+0x1f0>)
 80013d0:	a904      	add	r1, sp, #16
 80013d2:	4638      	mov	r0, r7
 80013d4:	f3af 8000 	nop.w
 80013d8:	1c42      	adds	r2, r0, #1
 80013da:	4606      	mov	r6, r0
 80013dc:	d1d6      	bne.n	800138c <_svfiprintf_r+0x174>
 80013de:	89ab      	ldrh	r3, [r5, #12]
 80013e0:	065b      	lsls	r3, r3, #25
 80013e2:	f53f af2d 	bmi.w	8001240 <_svfiprintf_r+0x28>
 80013e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80013e8:	e72c      	b.n	8001244 <_svfiprintf_r+0x2c>
 80013ea:	ab03      	add	r3, sp, #12
 80013ec:	9300      	str	r3, [sp, #0]
 80013ee:	462a      	mov	r2, r5
 80013f0:	4b05      	ldr	r3, [pc, #20]	@ (8001408 <_svfiprintf_r+0x1f0>)
 80013f2:	a904      	add	r1, sp, #16
 80013f4:	4638      	mov	r0, r7
 80013f6:	f000 f879 	bl	80014ec <_printf_i>
 80013fa:	e7ed      	b.n	80013d8 <_svfiprintf_r+0x1c0>
 80013fc:	080021d0 	.word	0x080021d0
 8001400:	080021da 	.word	0x080021da
 8001404:	00000000 	.word	0x00000000
 8001408:	08001161 	.word	0x08001161
 800140c:	080021d6 	.word	0x080021d6

08001410 <_printf_common>:
 8001410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001414:	4616      	mov	r6, r2
 8001416:	4698      	mov	r8, r3
 8001418:	688a      	ldr	r2, [r1, #8]
 800141a:	690b      	ldr	r3, [r1, #16]
 800141c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001420:	4293      	cmp	r3, r2
 8001422:	bfb8      	it	lt
 8001424:	4613      	movlt	r3, r2
 8001426:	6033      	str	r3, [r6, #0]
 8001428:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800142c:	4607      	mov	r7, r0
 800142e:	460c      	mov	r4, r1
 8001430:	b10a      	cbz	r2, 8001436 <_printf_common+0x26>
 8001432:	3301      	adds	r3, #1
 8001434:	6033      	str	r3, [r6, #0]
 8001436:	6823      	ldr	r3, [r4, #0]
 8001438:	0699      	lsls	r1, r3, #26
 800143a:	bf42      	ittt	mi
 800143c:	6833      	ldrmi	r3, [r6, #0]
 800143e:	3302      	addmi	r3, #2
 8001440:	6033      	strmi	r3, [r6, #0]
 8001442:	6825      	ldr	r5, [r4, #0]
 8001444:	f015 0506 	ands.w	r5, r5, #6
 8001448:	d106      	bne.n	8001458 <_printf_common+0x48>
 800144a:	f104 0a19 	add.w	sl, r4, #25
 800144e:	68e3      	ldr	r3, [r4, #12]
 8001450:	6832      	ldr	r2, [r6, #0]
 8001452:	1a9b      	subs	r3, r3, r2
 8001454:	42ab      	cmp	r3, r5
 8001456:	dc26      	bgt.n	80014a6 <_printf_common+0x96>
 8001458:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800145c:	6822      	ldr	r2, [r4, #0]
 800145e:	3b00      	subs	r3, #0
 8001460:	bf18      	it	ne
 8001462:	2301      	movne	r3, #1
 8001464:	0692      	lsls	r2, r2, #26
 8001466:	d42b      	bmi.n	80014c0 <_printf_common+0xb0>
 8001468:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800146c:	4641      	mov	r1, r8
 800146e:	4638      	mov	r0, r7
 8001470:	47c8      	blx	r9
 8001472:	3001      	adds	r0, #1
 8001474:	d01e      	beq.n	80014b4 <_printf_common+0xa4>
 8001476:	6823      	ldr	r3, [r4, #0]
 8001478:	6922      	ldr	r2, [r4, #16]
 800147a:	f003 0306 	and.w	r3, r3, #6
 800147e:	2b04      	cmp	r3, #4
 8001480:	bf02      	ittt	eq
 8001482:	68e5      	ldreq	r5, [r4, #12]
 8001484:	6833      	ldreq	r3, [r6, #0]
 8001486:	1aed      	subeq	r5, r5, r3
 8001488:	68a3      	ldr	r3, [r4, #8]
 800148a:	bf0c      	ite	eq
 800148c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001490:	2500      	movne	r5, #0
 8001492:	4293      	cmp	r3, r2
 8001494:	bfc4      	itt	gt
 8001496:	1a9b      	subgt	r3, r3, r2
 8001498:	18ed      	addgt	r5, r5, r3
 800149a:	2600      	movs	r6, #0
 800149c:	341a      	adds	r4, #26
 800149e:	42b5      	cmp	r5, r6
 80014a0:	d11a      	bne.n	80014d8 <_printf_common+0xc8>
 80014a2:	2000      	movs	r0, #0
 80014a4:	e008      	b.n	80014b8 <_printf_common+0xa8>
 80014a6:	2301      	movs	r3, #1
 80014a8:	4652      	mov	r2, sl
 80014aa:	4641      	mov	r1, r8
 80014ac:	4638      	mov	r0, r7
 80014ae:	47c8      	blx	r9
 80014b0:	3001      	adds	r0, #1
 80014b2:	d103      	bne.n	80014bc <_printf_common+0xac>
 80014b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80014bc:	3501      	adds	r5, #1
 80014be:	e7c6      	b.n	800144e <_printf_common+0x3e>
 80014c0:	18e1      	adds	r1, r4, r3
 80014c2:	1c5a      	adds	r2, r3, #1
 80014c4:	2030      	movs	r0, #48	@ 0x30
 80014c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80014ca:	4422      	add	r2, r4
 80014cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80014d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80014d4:	3302      	adds	r3, #2
 80014d6:	e7c7      	b.n	8001468 <_printf_common+0x58>
 80014d8:	2301      	movs	r3, #1
 80014da:	4622      	mov	r2, r4
 80014dc:	4641      	mov	r1, r8
 80014de:	4638      	mov	r0, r7
 80014e0:	47c8      	blx	r9
 80014e2:	3001      	adds	r0, #1
 80014e4:	d0e6      	beq.n	80014b4 <_printf_common+0xa4>
 80014e6:	3601      	adds	r6, #1
 80014e8:	e7d9      	b.n	800149e <_printf_common+0x8e>
	...

080014ec <_printf_i>:
 80014ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80014f0:	7e0f      	ldrb	r7, [r1, #24]
 80014f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80014f4:	2f78      	cmp	r7, #120	@ 0x78
 80014f6:	4691      	mov	r9, r2
 80014f8:	4680      	mov	r8, r0
 80014fa:	460c      	mov	r4, r1
 80014fc:	469a      	mov	sl, r3
 80014fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001502:	d807      	bhi.n	8001514 <_printf_i+0x28>
 8001504:	2f62      	cmp	r7, #98	@ 0x62
 8001506:	d80a      	bhi.n	800151e <_printf_i+0x32>
 8001508:	2f00      	cmp	r7, #0
 800150a:	f000 80d1 	beq.w	80016b0 <_printf_i+0x1c4>
 800150e:	2f58      	cmp	r7, #88	@ 0x58
 8001510:	f000 80b8 	beq.w	8001684 <_printf_i+0x198>
 8001514:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001518:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800151c:	e03a      	b.n	8001594 <_printf_i+0xa8>
 800151e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001522:	2b15      	cmp	r3, #21
 8001524:	d8f6      	bhi.n	8001514 <_printf_i+0x28>
 8001526:	a101      	add	r1, pc, #4	@ (adr r1, 800152c <_printf_i+0x40>)
 8001528:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800152c:	08001585 	.word	0x08001585
 8001530:	08001599 	.word	0x08001599
 8001534:	08001515 	.word	0x08001515
 8001538:	08001515 	.word	0x08001515
 800153c:	08001515 	.word	0x08001515
 8001540:	08001515 	.word	0x08001515
 8001544:	08001599 	.word	0x08001599
 8001548:	08001515 	.word	0x08001515
 800154c:	08001515 	.word	0x08001515
 8001550:	08001515 	.word	0x08001515
 8001554:	08001515 	.word	0x08001515
 8001558:	08001697 	.word	0x08001697
 800155c:	080015c3 	.word	0x080015c3
 8001560:	08001651 	.word	0x08001651
 8001564:	08001515 	.word	0x08001515
 8001568:	08001515 	.word	0x08001515
 800156c:	080016b9 	.word	0x080016b9
 8001570:	08001515 	.word	0x08001515
 8001574:	080015c3 	.word	0x080015c3
 8001578:	08001515 	.word	0x08001515
 800157c:	08001515 	.word	0x08001515
 8001580:	08001659 	.word	0x08001659
 8001584:	6833      	ldr	r3, [r6, #0]
 8001586:	1d1a      	adds	r2, r3, #4
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	6032      	str	r2, [r6, #0]
 800158c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001590:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001594:	2301      	movs	r3, #1
 8001596:	e09c      	b.n	80016d2 <_printf_i+0x1e6>
 8001598:	6833      	ldr	r3, [r6, #0]
 800159a:	6820      	ldr	r0, [r4, #0]
 800159c:	1d19      	adds	r1, r3, #4
 800159e:	6031      	str	r1, [r6, #0]
 80015a0:	0606      	lsls	r6, r0, #24
 80015a2:	d501      	bpl.n	80015a8 <_printf_i+0xbc>
 80015a4:	681d      	ldr	r5, [r3, #0]
 80015a6:	e003      	b.n	80015b0 <_printf_i+0xc4>
 80015a8:	0645      	lsls	r5, r0, #25
 80015aa:	d5fb      	bpl.n	80015a4 <_printf_i+0xb8>
 80015ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80015b0:	2d00      	cmp	r5, #0
 80015b2:	da03      	bge.n	80015bc <_printf_i+0xd0>
 80015b4:	232d      	movs	r3, #45	@ 0x2d
 80015b6:	426d      	negs	r5, r5
 80015b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80015bc:	4858      	ldr	r0, [pc, #352]	@ (8001720 <_printf_i+0x234>)
 80015be:	230a      	movs	r3, #10
 80015c0:	e011      	b.n	80015e6 <_printf_i+0xfa>
 80015c2:	6821      	ldr	r1, [r4, #0]
 80015c4:	6833      	ldr	r3, [r6, #0]
 80015c6:	0608      	lsls	r0, r1, #24
 80015c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80015cc:	d402      	bmi.n	80015d4 <_printf_i+0xe8>
 80015ce:	0649      	lsls	r1, r1, #25
 80015d0:	bf48      	it	mi
 80015d2:	b2ad      	uxthmi	r5, r5
 80015d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80015d6:	4852      	ldr	r0, [pc, #328]	@ (8001720 <_printf_i+0x234>)
 80015d8:	6033      	str	r3, [r6, #0]
 80015da:	bf14      	ite	ne
 80015dc:	230a      	movne	r3, #10
 80015de:	2308      	moveq	r3, #8
 80015e0:	2100      	movs	r1, #0
 80015e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80015e6:	6866      	ldr	r6, [r4, #4]
 80015e8:	60a6      	str	r6, [r4, #8]
 80015ea:	2e00      	cmp	r6, #0
 80015ec:	db05      	blt.n	80015fa <_printf_i+0x10e>
 80015ee:	6821      	ldr	r1, [r4, #0]
 80015f0:	432e      	orrs	r6, r5
 80015f2:	f021 0104 	bic.w	r1, r1, #4
 80015f6:	6021      	str	r1, [r4, #0]
 80015f8:	d04b      	beq.n	8001692 <_printf_i+0x1a6>
 80015fa:	4616      	mov	r6, r2
 80015fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8001600:	fb03 5711 	mls	r7, r3, r1, r5
 8001604:	5dc7      	ldrb	r7, [r0, r7]
 8001606:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800160a:	462f      	mov	r7, r5
 800160c:	42bb      	cmp	r3, r7
 800160e:	460d      	mov	r5, r1
 8001610:	d9f4      	bls.n	80015fc <_printf_i+0x110>
 8001612:	2b08      	cmp	r3, #8
 8001614:	d10b      	bne.n	800162e <_printf_i+0x142>
 8001616:	6823      	ldr	r3, [r4, #0]
 8001618:	07df      	lsls	r7, r3, #31
 800161a:	d508      	bpl.n	800162e <_printf_i+0x142>
 800161c:	6923      	ldr	r3, [r4, #16]
 800161e:	6861      	ldr	r1, [r4, #4]
 8001620:	4299      	cmp	r1, r3
 8001622:	bfde      	ittt	le
 8001624:	2330      	movle	r3, #48	@ 0x30
 8001626:	f806 3c01 	strble.w	r3, [r6, #-1]
 800162a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800162e:	1b92      	subs	r2, r2, r6
 8001630:	6122      	str	r2, [r4, #16]
 8001632:	f8cd a000 	str.w	sl, [sp]
 8001636:	464b      	mov	r3, r9
 8001638:	aa03      	add	r2, sp, #12
 800163a:	4621      	mov	r1, r4
 800163c:	4640      	mov	r0, r8
 800163e:	f7ff fee7 	bl	8001410 <_printf_common>
 8001642:	3001      	adds	r0, #1
 8001644:	d14a      	bne.n	80016dc <_printf_i+0x1f0>
 8001646:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800164a:	b004      	add	sp, #16
 800164c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001650:	6823      	ldr	r3, [r4, #0]
 8001652:	f043 0320 	orr.w	r3, r3, #32
 8001656:	6023      	str	r3, [r4, #0]
 8001658:	4832      	ldr	r0, [pc, #200]	@ (8001724 <_printf_i+0x238>)
 800165a:	2778      	movs	r7, #120	@ 0x78
 800165c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001660:	6823      	ldr	r3, [r4, #0]
 8001662:	6831      	ldr	r1, [r6, #0]
 8001664:	061f      	lsls	r7, r3, #24
 8001666:	f851 5b04 	ldr.w	r5, [r1], #4
 800166a:	d402      	bmi.n	8001672 <_printf_i+0x186>
 800166c:	065f      	lsls	r7, r3, #25
 800166e:	bf48      	it	mi
 8001670:	b2ad      	uxthmi	r5, r5
 8001672:	6031      	str	r1, [r6, #0]
 8001674:	07d9      	lsls	r1, r3, #31
 8001676:	bf44      	itt	mi
 8001678:	f043 0320 	orrmi.w	r3, r3, #32
 800167c:	6023      	strmi	r3, [r4, #0]
 800167e:	b11d      	cbz	r5, 8001688 <_printf_i+0x19c>
 8001680:	2310      	movs	r3, #16
 8001682:	e7ad      	b.n	80015e0 <_printf_i+0xf4>
 8001684:	4826      	ldr	r0, [pc, #152]	@ (8001720 <_printf_i+0x234>)
 8001686:	e7e9      	b.n	800165c <_printf_i+0x170>
 8001688:	6823      	ldr	r3, [r4, #0]
 800168a:	f023 0320 	bic.w	r3, r3, #32
 800168e:	6023      	str	r3, [r4, #0]
 8001690:	e7f6      	b.n	8001680 <_printf_i+0x194>
 8001692:	4616      	mov	r6, r2
 8001694:	e7bd      	b.n	8001612 <_printf_i+0x126>
 8001696:	6833      	ldr	r3, [r6, #0]
 8001698:	6825      	ldr	r5, [r4, #0]
 800169a:	6961      	ldr	r1, [r4, #20]
 800169c:	1d18      	adds	r0, r3, #4
 800169e:	6030      	str	r0, [r6, #0]
 80016a0:	062e      	lsls	r6, r5, #24
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	d501      	bpl.n	80016aa <_printf_i+0x1be>
 80016a6:	6019      	str	r1, [r3, #0]
 80016a8:	e002      	b.n	80016b0 <_printf_i+0x1c4>
 80016aa:	0668      	lsls	r0, r5, #25
 80016ac:	d5fb      	bpl.n	80016a6 <_printf_i+0x1ba>
 80016ae:	8019      	strh	r1, [r3, #0]
 80016b0:	2300      	movs	r3, #0
 80016b2:	6123      	str	r3, [r4, #16]
 80016b4:	4616      	mov	r6, r2
 80016b6:	e7bc      	b.n	8001632 <_printf_i+0x146>
 80016b8:	6833      	ldr	r3, [r6, #0]
 80016ba:	1d1a      	adds	r2, r3, #4
 80016bc:	6032      	str	r2, [r6, #0]
 80016be:	681e      	ldr	r6, [r3, #0]
 80016c0:	6862      	ldr	r2, [r4, #4]
 80016c2:	2100      	movs	r1, #0
 80016c4:	4630      	mov	r0, r6
 80016c6:	f7fe fd83 	bl	80001d0 <memchr>
 80016ca:	b108      	cbz	r0, 80016d0 <_printf_i+0x1e4>
 80016cc:	1b80      	subs	r0, r0, r6
 80016ce:	6060      	str	r0, [r4, #4]
 80016d0:	6863      	ldr	r3, [r4, #4]
 80016d2:	6123      	str	r3, [r4, #16]
 80016d4:	2300      	movs	r3, #0
 80016d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80016da:	e7aa      	b.n	8001632 <_printf_i+0x146>
 80016dc:	6923      	ldr	r3, [r4, #16]
 80016de:	4632      	mov	r2, r6
 80016e0:	4649      	mov	r1, r9
 80016e2:	4640      	mov	r0, r8
 80016e4:	47d0      	blx	sl
 80016e6:	3001      	adds	r0, #1
 80016e8:	d0ad      	beq.n	8001646 <_printf_i+0x15a>
 80016ea:	6823      	ldr	r3, [r4, #0]
 80016ec:	079b      	lsls	r3, r3, #30
 80016ee:	d413      	bmi.n	8001718 <_printf_i+0x22c>
 80016f0:	68e0      	ldr	r0, [r4, #12]
 80016f2:	9b03      	ldr	r3, [sp, #12]
 80016f4:	4298      	cmp	r0, r3
 80016f6:	bfb8      	it	lt
 80016f8:	4618      	movlt	r0, r3
 80016fa:	e7a6      	b.n	800164a <_printf_i+0x15e>
 80016fc:	2301      	movs	r3, #1
 80016fe:	4632      	mov	r2, r6
 8001700:	4649      	mov	r1, r9
 8001702:	4640      	mov	r0, r8
 8001704:	47d0      	blx	sl
 8001706:	3001      	adds	r0, #1
 8001708:	d09d      	beq.n	8001646 <_printf_i+0x15a>
 800170a:	3501      	adds	r5, #1
 800170c:	68e3      	ldr	r3, [r4, #12]
 800170e:	9903      	ldr	r1, [sp, #12]
 8001710:	1a5b      	subs	r3, r3, r1
 8001712:	42ab      	cmp	r3, r5
 8001714:	dcf2      	bgt.n	80016fc <_printf_i+0x210>
 8001716:	e7eb      	b.n	80016f0 <_printf_i+0x204>
 8001718:	2500      	movs	r5, #0
 800171a:	f104 0619 	add.w	r6, r4, #25
 800171e:	e7f5      	b.n	800170c <_printf_i+0x220>
 8001720:	080021e1 	.word	0x080021e1
 8001724:	080021f2 	.word	0x080021f2

08001728 <memmove>:
 8001728:	4288      	cmp	r0, r1
 800172a:	b510      	push	{r4, lr}
 800172c:	eb01 0402 	add.w	r4, r1, r2
 8001730:	d902      	bls.n	8001738 <memmove+0x10>
 8001732:	4284      	cmp	r4, r0
 8001734:	4623      	mov	r3, r4
 8001736:	d807      	bhi.n	8001748 <memmove+0x20>
 8001738:	1e43      	subs	r3, r0, #1
 800173a:	42a1      	cmp	r1, r4
 800173c:	d008      	beq.n	8001750 <memmove+0x28>
 800173e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001742:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001746:	e7f8      	b.n	800173a <memmove+0x12>
 8001748:	4402      	add	r2, r0
 800174a:	4601      	mov	r1, r0
 800174c:	428a      	cmp	r2, r1
 800174e:	d100      	bne.n	8001752 <memmove+0x2a>
 8001750:	bd10      	pop	{r4, pc}
 8001752:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001756:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800175a:	e7f7      	b.n	800174c <memmove+0x24>

0800175c <_sbrk_r>:
 800175c:	b538      	push	{r3, r4, r5, lr}
 800175e:	4d06      	ldr	r5, [pc, #24]	@ (8001778 <_sbrk_r+0x1c>)
 8001760:	2300      	movs	r3, #0
 8001762:	4604      	mov	r4, r0
 8001764:	4608      	mov	r0, r1
 8001766:	602b      	str	r3, [r5, #0]
 8001768:	f7ff fa82 	bl	8000c70 <_sbrk>
 800176c:	1c43      	adds	r3, r0, #1
 800176e:	d102      	bne.n	8001776 <_sbrk_r+0x1a>
 8001770:	682b      	ldr	r3, [r5, #0]
 8001772:	b103      	cbz	r3, 8001776 <_sbrk_r+0x1a>
 8001774:	6023      	str	r3, [r4, #0]
 8001776:	bd38      	pop	{r3, r4, r5, pc}
 8001778:	200001a8 	.word	0x200001a8

0800177c <memcpy>:
 800177c:	440a      	add	r2, r1
 800177e:	4291      	cmp	r1, r2
 8001780:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8001784:	d100      	bne.n	8001788 <memcpy+0xc>
 8001786:	4770      	bx	lr
 8001788:	b510      	push	{r4, lr}
 800178a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800178e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001792:	4291      	cmp	r1, r2
 8001794:	d1f9      	bne.n	800178a <memcpy+0xe>
 8001796:	bd10      	pop	{r4, pc}

08001798 <_realloc_r>:
 8001798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800179c:	4607      	mov	r7, r0
 800179e:	4614      	mov	r4, r2
 80017a0:	460d      	mov	r5, r1
 80017a2:	b921      	cbnz	r1, 80017ae <_realloc_r+0x16>
 80017a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80017a8:	4611      	mov	r1, r2
 80017aa:	f7ff bc4d 	b.w	8001048 <_malloc_r>
 80017ae:	b92a      	cbnz	r2, 80017bc <_realloc_r+0x24>
 80017b0:	f7ff fbde 	bl	8000f70 <_free_r>
 80017b4:	4625      	mov	r5, r4
 80017b6:	4628      	mov	r0, r5
 80017b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80017bc:	f000 f81a 	bl	80017f4 <_malloc_usable_size_r>
 80017c0:	4284      	cmp	r4, r0
 80017c2:	4606      	mov	r6, r0
 80017c4:	d802      	bhi.n	80017cc <_realloc_r+0x34>
 80017c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80017ca:	d8f4      	bhi.n	80017b6 <_realloc_r+0x1e>
 80017cc:	4621      	mov	r1, r4
 80017ce:	4638      	mov	r0, r7
 80017d0:	f7ff fc3a 	bl	8001048 <_malloc_r>
 80017d4:	4680      	mov	r8, r0
 80017d6:	b908      	cbnz	r0, 80017dc <_realloc_r+0x44>
 80017d8:	4645      	mov	r5, r8
 80017da:	e7ec      	b.n	80017b6 <_realloc_r+0x1e>
 80017dc:	42b4      	cmp	r4, r6
 80017de:	4622      	mov	r2, r4
 80017e0:	4629      	mov	r1, r5
 80017e2:	bf28      	it	cs
 80017e4:	4632      	movcs	r2, r6
 80017e6:	f7ff ffc9 	bl	800177c <memcpy>
 80017ea:	4629      	mov	r1, r5
 80017ec:	4638      	mov	r0, r7
 80017ee:	f7ff fbbf 	bl	8000f70 <_free_r>
 80017f2:	e7f1      	b.n	80017d8 <_realloc_r+0x40>

080017f4 <_malloc_usable_size_r>:
 80017f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80017f8:	1f18      	subs	r0, r3, #4
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	bfbc      	itt	lt
 80017fe:	580b      	ldrlt	r3, [r1, r0]
 8001800:	18c0      	addlt	r0, r0, r3
 8001802:	4770      	bx	lr

08001804 <_init>:
 8001804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001806:	bf00      	nop
 8001808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800180a:	bc08      	pop	{r3}
 800180c:	469e      	mov	lr, r3
 800180e:	4770      	bx	lr

08001810 <_fini>:
 8001810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001812:	bf00      	nop
 8001814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001816:	bc08      	pop	{r3}
 8001818:	469e      	mov	lr, r3
 800181a:	4770      	bx	lr
