m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/Inverter
vandgate
!s110 1595946560
!i10b 1
!s100 V1bAjfZTg9E<ShBoBRDDW3
Ij;G8cQVHl:R16UBoSCAAU2
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/AND Gate Verilog Code
w1595946541
8/home/sriram/Documents/Verilog/AND Gate Verilog Code/AND Gate.v
F/home/sriram/Documents/Verilog/AND Gate Verilog Code/AND Gate.v
L0 3
OV;L;10.5b;63
r1
!s85 0
31
!s108 1595946560.000000
!s107 /home/sriram/Documents/Verilog/AND Gate Verilog Code/AND Gate.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/AND Gate Verilog Code/AND Gate.v|
!i113 1
o-work work
tCvgOpt 0
