

================================================================
== Vivado HLS Report for 'moments'
================================================================
* Date:           Wed Jan 08 21:41:51 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6232689|  6232689|  6232690|  6232690|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_row   |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + L_col  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	9  / (exitcond5_i)
	5  / (!exitcond5_i)
5 --> 
	8  / (exitcond_i)
	6  / (!exitcond_i)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	4  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: img_0_data_stream_0_V [1/1] 0.00ns
to_float.exit:18  %img_0_data_stream_0_V = alloca i8, align 1

ST_1: img_0_data_stream_1_V [1/1] 0.00ns
to_float.exit:21  %img_0_data_stream_1_V = alloca i8, align 1

ST_1: img_0_data_stream_2_V [1/1] 0.00ns
to_float.exit:24  %img_0_data_stream_2_V = alloca i8, align 1

ST_1: img_1_data_stream_0_V [1/1] 0.00ns
to_float.exit:27  %img_1_data_stream_0_V = alloca i8, align 1

ST_1: img_1_data_stream_1_V [1/1] 0.00ns
to_float.exit:30  %img_1_data_stream_1_V = alloca i8, align 1

ST_1: img_1_data_stream_2_V [1/1] 0.00ns
to_float.exit:33  %img_1_data_stream_2_V = alloca i8, align 1


 <State 2>: 1.57ns
ST_2: stg_17 [2/2] 1.57ns
to_float.exit:42  call fastcc void @moments_AXIvideo2Mat(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 3>: 1.57ns
ST_3: stg_18 [1/1] 0.00ns
to_float.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_data_V_data_V), !map !7

ST_3: stg_19 [1/1] 0.00ns
to_float.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_keep_V), !map !11

ST_3: stg_20 [1/1] 0.00ns
to_float.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_strb_V), !map !15

ST_3: stg_21 [1/1] 0.00ns
to_float.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_user_V), !map !19

ST_3: stg_22 [1/1] 0.00ns
to_float.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_last_V), !map !23

ST_3: stg_23 [1/1] 0.00ns
to_float.exit:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_id_V), !map !27

ST_3: stg_24 [1/1] 0.00ns
to_float.exit:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_dest_V), !map !31

ST_3: stg_25 [1/1] 0.00ns
to_float.exit:7  call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_data_V_data_V), !map !35

ST_3: stg_26 [1/1] 0.00ns
to_float.exit:8  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_keep_V), !map !39

ST_3: stg_27 [1/1] 0.00ns
to_float.exit:9  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_strb_V), !map !43

ST_3: stg_28 [1/1] 0.00ns
to_float.exit:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_user_V), !map !47

ST_3: stg_29 [1/1] 0.00ns
to_float.exit:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_last_V), !map !51

ST_3: stg_30 [1/1] 0.00ns
to_float.exit:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_id_V), !map !55

ST_3: stg_31 [1/1] 0.00ns
to_float.exit:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_dest_V), !map !59

ST_3: stg_32 [1/1] 0.00ns
to_float.exit:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %x), !map !63

ST_3: stg_33 [1/1] 0.00ns
to_float.exit:15  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y), !map !67

ST_3: stg_34 [1/1] 0.00ns
to_float.exit:16  call void (...)* @_ssdm_op_SpecBitsMap(float* %angle), !map !71

ST_3: stg_35 [1/1] 0.00ns
to_float.exit:17  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @moments_str) nounwind

ST_3: empty [1/1] 0.00ns
to_float.exit:19  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_0_V)

ST_3: stg_37 [1/1] 0.00ns
to_float.exit:20  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_3: empty_6 [1/1] 0.00ns
to_float.exit:22  %empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_1_V)

ST_3: stg_39 [1/1] 0.00ns
to_float.exit:23  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_3: empty_7 [1/1] 0.00ns
to_float.exit:25  %empty_7 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_2_V, i8* %img_0_data_stream_2_V)

ST_3: stg_41 [1/1] 0.00ns
to_float.exit:26  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_3: empty_8 [1/1] 0.00ns
to_float.exit:28  %empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_0_V)

ST_3: stg_43 [1/1] 0.00ns
to_float.exit:29  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_3: empty_9 [1/1] 0.00ns
to_float.exit:31  %empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_1_V)

ST_3: stg_45 [1/1] 0.00ns
to_float.exit:32  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_3: empty_10 [1/1] 0.00ns
to_float.exit:34  %empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_2_V, i8* %img_1_data_stream_2_V)

ST_3: stg_47 [1/1] 0.00ns
to_float.exit:35  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_3: stg_48 [1/1] 0.00ns
to_float.exit:36  call void (...)* @_ssdm_op_SpecInterface(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_3: stg_49 [1/1] 0.00ns
to_float.exit:37  call void (...)* @_ssdm_op_SpecInterface(i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_3: stg_50 [1/1] 0.00ns
to_float.exit:38  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_3: stg_51 [1/1] 0.00ns
to_float.exit:39  call void (...)* @_ssdm_op_SpecInterface(i32* %x, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_3: stg_52 [1/1] 0.00ns
to_float.exit:40  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_3: stg_53 [1/1] 0.00ns
to_float.exit:41  call void (...)* @_ssdm_op_SpecInterface(float* %angle, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_3: stg_54 [1/2] 0.00ns
to_float.exit:42  call fastcc void @moments_AXIvideo2Mat(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)

ST_3: stg_55 [1/1] 1.57ns
to_float.exit:43  br label %0


 <State 4>: 3.48ns
ST_4: row_i [1/1] 0.00ns
:0  %row_i = phi i11 [ 0, %to_float.exit ], [ %row, %3 ]

ST_4: exitcond5_i [1/1] 2.11ns
:1  %exitcond5_i = icmp eq i11 %row_i, -968

ST_4: stg_58 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)

ST_4: row [1/1] 1.84ns
:3  %row = add i11 %row_i, 1

ST_4: stg_60 [1/1] 0.00ns
:4  br i1 %exitcond5_i, label %calc.exit, label %1

ST_4: stg_61 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1805) nounwind

ST_4: tmp_i [1/1] 0.00ns
:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1805)

ST_4: stg_63 [1/1] 1.57ns
:2  br label %2

ST_4: stg_64 [2/2] 0.00ns
calc.exit:3  call fastcc void @moments_Mat2AXIvideo(i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V)


 <State 5>: 3.48ns
ST_5: col_i [1/1] 0.00ns
:0  %col_i = phi i11 [ 0, %1 ], [ %col, %"operator>>.exit.i" ]

ST_5: exitcond_i [1/1] 2.11ns
:1  %exitcond_i = icmp eq i11 %col_i, -128

ST_5: stg_67 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)

ST_5: col [1/1] 1.84ns
:3  %col = add i11 %col_i, 1

ST_5: stg_69 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %3, label %"operator>>.exit.i"

ST_5: tmp_i_12 [1/1] 2.11ns
operator>>.exit.i:9  %tmp_i_12 = icmp ult i11 %col_i, 501


 <State 6>: 5.75ns
ST_6: tmp_24_i [1/1] 0.00ns
operator>>.exit.i:3  %tmp_24_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1827)

ST_6: stg_72 [1/1] 0.00ns
operator>>.exit.i:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: tmp_3 [1/1] 4.38ns
operator>>.exit.i:5  %tmp_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_0_data_stream_0_V)

ST_6: tmp_4 [1/1] 4.38ns
operator>>.exit.i:6  %tmp_4 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_0_data_stream_1_V)

ST_6: tmp [1/1] 4.38ns
operator>>.exit.i:7  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_0_data_stream_2_V)

ST_6: empty_11 [1/1] 0.00ns
operator>>.exit.i:8  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1827, i32 %tmp_24_i)

ST_6: tmp_1 [1/1] 1.37ns
operator>>.exit.i:10  %tmp_1 = select i1 %tmp_i_12, i8 %tmp_3, i8 0

ST_6: tmp_2 [1/1] 1.37ns
operator>>.exit.i:11  %tmp_2 = select i1 %tmp_i_12, i8 %tmp_4, i8 0


 <State 7>: 4.38ns
ST_7: stg_79 [1/1] 0.00ns
operator>>.exit.i:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1807) nounwind

ST_7: tmp_23_i [1/1] 0.00ns
operator>>.exit.i:1  %tmp_23_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1807)

ST_7: stg_81 [1/1] 0.00ns
operator>>.exit.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: tmp_28_i [1/1] 0.00ns
operator>>.exit.i:12  %tmp_28_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1825)

ST_7: stg_83 [1/1] 0.00ns
operator>>.exit.i:13  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_84 [1/1] 4.38ns
operator>>.exit.i:14  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_1_data_stream_0_V, i8 %tmp_1)

ST_7: stg_85 [1/1] 4.38ns
operator>>.exit.i:15  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_1_data_stream_1_V, i8 %tmp_2)

ST_7: stg_86 [1/1] 4.38ns
operator>>.exit.i:16  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_1_data_stream_2_V, i8 %tmp)

ST_7: empty_13 [1/1] 0.00ns
operator>>.exit.i:17  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1825, i32 %tmp_28_i)

ST_7: empty_14 [1/1] 0.00ns
operator>>.exit.i:18  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1807, i32 %tmp_23_i)

ST_7: stg_89 [1/1] 0.00ns
operator>>.exit.i:19  br label %2


 <State 8>: 0.00ns
ST_8: empty_15 [1/1] 0.00ns
:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1805, i32 %tmp_i)

ST_8: stg_91 [1/1] 0.00ns
:1  br label %0


 <State 9>: 4.38ns
ST_9: stg_92 [1/2] 4.38ns
calc.exit:3  call fastcc void @moments_Mat2AXIvideo(i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V)


 <State 10>: 1.00ns
ST_10: stg_93 [1/1] 1.00ns
calc.exit:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %x, i32 0)

ST_10: stg_94 [1/1] 1.00ns
calc.exit:1  call void @_ssdm_op_Write.s_axilite.i32P(i32* %y, i32 4095)

ST_10: stg_95 [1/1] 1.00ns
calc.exit:2  call void @_ssdm_op_Write.s_axilite.floatP(float* %angle, float 0x4000FD0000000000)

ST_10: stg_96 [1/1] 0.00ns
calc.exit:4  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ angle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_0_data_stream_0_V (alloca           ) [ 00111111100]
img_0_data_stream_1_V (alloca           ) [ 00111111100]
img_0_data_stream_2_V (alloca           ) [ 00111111100]
img_1_data_stream_0_V (alloca           ) [ 00111111110]
img_1_data_stream_1_V (alloca           ) [ 00111111110]
img_1_data_stream_2_V (alloca           ) [ 00111111110]
stg_18                (specbitsmap      ) [ 00000000000]
stg_19                (specbitsmap      ) [ 00000000000]
stg_20                (specbitsmap      ) [ 00000000000]
stg_21                (specbitsmap      ) [ 00000000000]
stg_22                (specbitsmap      ) [ 00000000000]
stg_23                (specbitsmap      ) [ 00000000000]
stg_24                (specbitsmap      ) [ 00000000000]
stg_25                (specbitsmap      ) [ 00000000000]
stg_26                (specbitsmap      ) [ 00000000000]
stg_27                (specbitsmap      ) [ 00000000000]
stg_28                (specbitsmap      ) [ 00000000000]
stg_29                (specbitsmap      ) [ 00000000000]
stg_30                (specbitsmap      ) [ 00000000000]
stg_31                (specbitsmap      ) [ 00000000000]
stg_32                (specbitsmap      ) [ 00000000000]
stg_33                (specbitsmap      ) [ 00000000000]
stg_34                (specbitsmap      ) [ 00000000000]
stg_35                (spectopmodule    ) [ 00000000000]
empty                 (specchannel      ) [ 00000000000]
stg_37                (specinterface    ) [ 00000000000]
empty_6               (specchannel      ) [ 00000000000]
stg_39                (specinterface    ) [ 00000000000]
empty_7               (specchannel      ) [ 00000000000]
stg_41                (specinterface    ) [ 00000000000]
empty_8               (specchannel      ) [ 00000000000]
stg_43                (specinterface    ) [ 00000000000]
empty_9               (specchannel      ) [ 00000000000]
stg_45                (specinterface    ) [ 00000000000]
empty_10              (specchannel      ) [ 00000000000]
stg_47                (specinterface    ) [ 00000000000]
stg_48                (specinterface    ) [ 00000000000]
stg_49                (specinterface    ) [ 00000000000]
stg_50                (specinterface    ) [ 00000000000]
stg_51                (specinterface    ) [ 00000000000]
stg_52                (specinterface    ) [ 00000000000]
stg_53                (specinterface    ) [ 00000000000]
stg_54                (call             ) [ 00000000000]
stg_55                (br               ) [ 00011111100]
row_i                 (phi              ) [ 00001000000]
exitcond5_i           (icmp             ) [ 00001111100]
stg_58                (speclooptripcount) [ 00000000000]
row                   (add              ) [ 00011111100]
stg_60                (br               ) [ 00000000000]
stg_61                (specloopname     ) [ 00000000000]
tmp_i                 (specregionbegin  ) [ 00000111100]
stg_63                (br               ) [ 00001111100]
col_i                 (phi              ) [ 00000100000]
exitcond_i            (icmp             ) [ 00001111100]
stg_67                (speclooptripcount) [ 00000000000]
col                   (add              ) [ 00001111100]
stg_69                (br               ) [ 00000000000]
tmp_i_12              (icmp             ) [ 00000110000]
tmp_24_i              (specregionbegin  ) [ 00000000000]
stg_72                (specprotocol     ) [ 00000000000]
tmp_3                 (read             ) [ 00000000000]
tmp_4                 (read             ) [ 00000000000]
tmp                   (read             ) [ 00000101000]
empty_11              (specregionend    ) [ 00000000000]
tmp_1                 (select           ) [ 00000101000]
tmp_2                 (select           ) [ 00000101000]
stg_79                (specloopname     ) [ 00000000000]
tmp_23_i              (specregionbegin  ) [ 00000000000]
stg_81                (specpipeline     ) [ 00000000000]
tmp_28_i              (specregionbegin  ) [ 00000000000]
stg_83                (specprotocol     ) [ 00000000000]
stg_84                (write            ) [ 00000000000]
stg_85                (write            ) [ 00000000000]
stg_86                (write            ) [ 00000000000]
empty_13              (specregionend    ) [ 00000000000]
empty_14              (specregionend    ) [ 00000000000]
stg_89                (br               ) [ 00001111100]
empty_15              (specregionend    ) [ 00000000000]
stg_91                (br               ) [ 00011111100]
stg_92                (call             ) [ 00000000000]
stg_93                (write            ) [ 00000000000]
stg_94                (write            ) [ 00000000000]
stg_95                (write            ) [ 00000000000]
stg_96                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="y">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="angle">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angle"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="moments_AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="moments_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream_LF_1_NF_s"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream_LF_2_NF_s"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_data_stream_LF_1_NF_s"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_data_stream_LF_2_NF_s"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="moments_Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1827"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1825"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.floatP"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="img_0_data_stream_0_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="img_0_data_stream_1_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="img_0_data_stream_2_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="img_1_data_stream_0_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="img_1_data_stream_1_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="img_1_data_stream_2_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_3_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="5"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_4_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="5"/>
<pin id="162" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="5"/>
<pin id="167" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="stg_84_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="6"/>
<pin id="172" dir="0" index="2" bw="8" slack="1"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_84/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="stg_85_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="6"/>
<pin id="178" dir="0" index="2" bw="8" slack="1"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_85/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="stg_86_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="6"/>
<pin id="184" dir="0" index="2" bw="8" slack="1"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_86/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="stg_93_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_93/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="stg_94_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="13" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_94/10 "/>
</bind>
</comp>

<comp id="203" class="1004" name="stg_95_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_95/10 "/>
</bind>
</comp>

<comp id="211" class="1005" name="row_i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="1"/>
<pin id="213" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row_i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="row_i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="11" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i/4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="col_i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="11" slack="1"/>
<pin id="224" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="col_i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="11" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_moments_AXIvideo2Mat_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="24" slack="0"/>
<pin id="236" dir="0" index="2" bw="3" slack="0"/>
<pin id="237" dir="0" index="3" bw="3" slack="0"/>
<pin id="238" dir="0" index="4" bw="1" slack="0"/>
<pin id="239" dir="0" index="5" bw="1" slack="0"/>
<pin id="240" dir="0" index="6" bw="1" slack="0"/>
<pin id="241" dir="0" index="7" bw="1" slack="0"/>
<pin id="242" dir="0" index="8" bw="8" slack="1"/>
<pin id="243" dir="0" index="9" bw="8" slack="1"/>
<pin id="244" dir="0" index="10" bw="8" slack="1"/>
<pin id="245" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_17/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_moments_Mat2AXIvideo_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="3"/>
<pin id="257" dir="0" index="2" bw="8" slack="3"/>
<pin id="258" dir="0" index="3" bw="8" slack="3"/>
<pin id="259" dir="0" index="4" bw="24" slack="0"/>
<pin id="260" dir="0" index="5" bw="3" slack="0"/>
<pin id="261" dir="0" index="6" bw="3" slack="0"/>
<pin id="262" dir="0" index="7" bw="1" slack="0"/>
<pin id="263" dir="0" index="8" bw="1" slack="0"/>
<pin id="264" dir="0" index="9" bw="1" slack="0"/>
<pin id="265" dir="0" index="10" bw="1" slack="0"/>
<pin id="266" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_64/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="exitcond5_i_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="11" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="row_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="exitcond_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="col_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_i_12_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="0" index="1" bw="10" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_12/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="319" class="1005" name="img_0_data_stream_0_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_data_stream_0_V "/>
</bind>
</comp>

<comp id="325" class="1005" name="img_0_data_stream_1_V_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="1"/>
<pin id="327" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_data_stream_1_V "/>
</bind>
</comp>

<comp id="331" class="1005" name="img_0_data_stream_2_V_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_data_stream_2_V "/>
</bind>
</comp>

<comp id="337" class="1005" name="img_1_data_stream_0_V_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="2"/>
<pin id="339" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_1_data_stream_0_V "/>
</bind>
</comp>

<comp id="343" class="1005" name="img_1_data_stream_1_V_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="2"/>
<pin id="345" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_1_data_stream_1_V "/>
</bind>
</comp>

<comp id="349" class="1005" name="img_1_data_stream_2_V_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="2"/>
<pin id="351" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_1_data_stream_2_V "/>
</bind>
</comp>

<comp id="355" class="1005" name="exitcond5_i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5_i "/>
</bind>
</comp>

<comp id="359" class="1005" name="row_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="364" class="1005" name="exitcond_i_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="368" class="1005" name="col_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="0"/>
<pin id="370" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_i_12_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_12 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_2_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="108" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="108" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="108" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="120" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="120" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="120" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="122" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="122" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="124" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="208"><net_src comp="126" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="128" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="80" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="80" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="248"><net_src comp="2" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="250"><net_src comp="6" pin="0"/><net_sink comp="233" pin=4"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="233" pin=5"/></net>

<net id="252"><net_src comp="10" pin="0"/><net_sink comp="233" pin=6"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="233" pin=7"/></net>

<net id="267"><net_src comp="96" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="254" pin=5"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="254" pin=6"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="254" pin=7"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="254" pin=8"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="254" pin=9"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="254" pin=10"/></net>

<net id="279"><net_src comp="215" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="82" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="215" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="88" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="226" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="98" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="226" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="88" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="226" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="102" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="154" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="112" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="159" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="112" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="130" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="233" pin=8"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="328"><net_src comp="134" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="233" pin=9"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="334"><net_src comp="138" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="233" pin=10"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="340"><net_src comp="142" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="346"><net_src comp="146" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="352"><net_src comp="150" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="254" pin=3"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="358"><net_src comp="275" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="281" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="367"><net_src comp="287" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="293" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="376"><net_src comp="299" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="382"><net_src comp="164" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="387"><net_src comp="305" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="392"><net_src comp="312" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="175" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V_data_V | {4 9 }
	Port: out_data_V_keep_V | {4 9 }
	Port: out_data_V_strb_V | {4 9 }
	Port: out_data_V_user_V | {4 9 }
	Port: out_data_V_last_V | {4 9 }
	Port: out_data_V_id_V | {4 9 }
	Port: out_data_V_dest_V | {4 9 }
	Port: x | {10 }
	Port: y | {10 }
	Port: angle | {10 }
 - Input state : 
	Port: moments : in_data_V_data_V | {2 3 }
	Port: moments : in_data_V_keep_V | {2 3 }
	Port: moments : in_data_V_strb_V | {2 3 }
	Port: moments : in_data_V_user_V | {2 3 }
	Port: moments : in_data_V_last_V | {2 3 }
	Port: moments : in_data_V_id_V | {2 3 }
	Port: moments : in_data_V_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		exitcond5_i : 1
		row : 1
		stg_60 : 2
	State 5
		exitcond_i : 1
		col : 1
		stg_69 : 2
		tmp_i_12 : 1
	State 6
		empty_11 : 1
	State 7
		empty_13 : 1
		empty_14 : 1
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_moments_AXIvideo2Mat_fu_233 |  1.571  |   224   |    32   |
|          | grp_moments_Mat2AXIvideo_fu_254 |    0    |    48   |    34   |
|----------|---------------------------------|---------|---------|---------|
|    add   |            row_fu_281           |    0    |    0    |    11   |
|          |            col_fu_293           |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|  select  |           tmp_1_fu_305          |    0    |    0    |    8    |
|          |           tmp_2_fu_312          |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|          |        exitcond5_i_fu_275       |    0    |    0    |    4    |
|   icmp   |        exitcond_i_fu_287        |    0    |    0    |    4    |
|          |         tmp_i_12_fu_299         |    0    |    0    |    4    |
|----------|---------------------------------|---------|---------|---------|
|          |        tmp_3_read_fu_154        |    0    |    0    |    0    |
|   read   |        tmp_4_read_fu_159        |    0    |    0    |    0    |
|          |         tmp_read_fu_164         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       stg_84_write_fu_169       |    0    |    0    |    0    |
|          |       stg_85_write_fu_175       |    0    |    0    |    0    |
|   write  |       stg_86_write_fu_181       |    0    |    0    |    0    |
|          |       stg_93_write_fu_187       |    0    |    0    |    0    |
|          |       stg_94_write_fu_195       |    0    |    0    |    0    |
|          |       stg_95_write_fu_203       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  1.571  |   272   |   116   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        col_i_reg_222        |   11   |
|         col_reg_368         |   11   |
|     exitcond5_i_reg_355     |    1   |
|      exitcond_i_reg_364     |    1   |
|img_0_data_stream_0_V_reg_319|    8   |
|img_0_data_stream_1_V_reg_325|    8   |
|img_0_data_stream_2_V_reg_331|    8   |
|img_1_data_stream_0_V_reg_337|    8   |
|img_1_data_stream_1_V_reg_343|    8   |
|img_1_data_stream_2_V_reg_349|    8   |
|        row_i_reg_211        |   11   |
|         row_reg_359         |   11   |
|        tmp_1_reg_384        |    8   |
|        tmp_2_reg_389        |    8   |
|       tmp_i_12_reg_373      |    1   |
|         tmp_reg_379         |    8   |
+-----------------------------+--------+
|            Total            |   119  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   272  |   116  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   119  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   391  |   116  |
+-----------+--------+--------+--------+
