{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712236144338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712236144338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  4 20:09:03 2024 " "Processing started: Thu Apr  4 20:09:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712236144338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236144338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off century_clock -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236144338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712236144716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712236144716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/pulse_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/pulse_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_1s " "Found entity 1: pulse_1s" {  } { { "version_1.2/pulse_1s.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/pulse_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153242 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm_state_handler.v(15) " "Verilog HDL information at fsm_state_handler.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712236153244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/fsm_state_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/fsm_state_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_state_handler " "Found entity 1: fsm_state_handler" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm_state_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/fsm_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/fsm_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_mode " "Found entity 1: fsm_mode" {  } { { "version_1.2/fsm_mode.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "version_1.2/fsm.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control_display_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/control_display_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_display_switch " "Found entity 1: control_display_switch" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control_display_7seg.v 2 2 " "Found 2 design units, including 2 entities, in source file version_1.2/control_display_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_display_7seg " "Found entity 1: control_display_7seg" {  } { { "version_1.2/control_display_7seg.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153254 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin_to_7seg " "Found entity 2: bin_to_7seg" {  } { { "version_1.2/control_display_7seg.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_7seg.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/control_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_cnt " "Found entity 1: control_cnt" {  } { { "version_1.2/control_cnt.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control_bcd.v 2 2 " "Found 2 design units, including 2 entities, in source file version_1.2/control_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_bcd " "Found entity 1: control_bcd" {  } { { "version_1.2/control_bcd.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153260 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd " "Found entity 2: bcd" {  } { { "version_1.2/control_bcd.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153260 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 control.v(24) " "Verilog HDL Expression warning at control.v(24): truncated literal to match 1 bits" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1712236153262 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 control.v(25) " "Verilog HDL Expression warning at control.v(25): truncated literal to match 1 bits" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1712236153262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_y_thousand_hundred.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_y_thousand_hundred.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_y_thousand_hundred " "Found entity 1: cnt_y_thousand_hundred" {  } { { "version_1.2/cnt_y_thousand_hundred.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_y_ten_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_y_ten_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_y_ten_unit " "Found entity 1: cnt_y_ten_unit" {  } { { "version_1.2/cnt_y_ten_unit.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_s.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_s " "Found entity 1: cnt_s" {  } { { "version_1.2/cnt_s.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_mo.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_mo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_mo " "Found entity 1: cnt_mo" {  } { { "version_1.2/cnt_mo.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_mi.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_mi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_mi " "Found entity 1: cnt_mi" {  } { { "version_1.2/cnt_mi.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_h.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_h " "Found entity 1: cnt_h" {  } { { "version_1.2/cnt_h.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_d.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_d " "Found entity 1: cnt_d" {  } { { "version_1.2/cnt_d.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_button_press.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_button_press.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_button_press " "Found entity 1: cnt_button_press" {  } { { "version_1.2/cnt_button_press.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_button_press.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/century_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/century_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 century_clock " "Found entity 1: century_clock" {  } { { "version_1.2/century_clock.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/century_clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/button_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/button_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_detect " "Found entity 1: button_detect" {  } { { "version_1.2/button_detect.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/button_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712236153293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712236153330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_1s pulse_1s:inst_pulse_1s " "Elaborating entity \"pulse_1s\" for hierarchy \"pulse_1s:inst_pulse_1s\"" {  } { { "version_1.2/control.v" "inst_pulse_1s" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_cnt control_cnt:cnt " "Elaborating entity \"control_cnt\" for hierarchy \"control_cnt:cnt\"" {  } { { "version_1.2/control.v" "cnt" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_s control_cnt:cnt\|cnt_s:inst_cnt_s " "Elaborating entity \"cnt_s\" for hierarchy \"control_cnt:cnt\|cnt_s:inst_cnt_s\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_s" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(16) " "Verilog HDL assignment warning at cnt_s.v(16): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_s.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153350 "|control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(20) " "Verilog HDL assignment warning at cnt_s.v(20): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_s.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153350 "|control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(23) " "Verilog HDL assignment warning at cnt_s.v(23): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_s.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153350 "|control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_mi control_cnt:cnt\|cnt_mi:inst_cnt_mi " "Elaborating entity \"cnt_mi\" for hierarchy \"control_cnt:cnt\|cnt_mi:inst_cnt_mi\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_mi" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(16) " "Verilog HDL assignment warning at cnt_mi.v(16): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mi.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153352 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(20) " "Verilog HDL assignment warning at cnt_mi.v(20): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mi.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153352 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(23) " "Verilog HDL assignment warning at cnt_mi.v(23): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mi.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153352 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_h control_cnt:cnt\|cnt_h:inst_cnt_h " "Elaborating entity \"cnt_h\" for hierarchy \"control_cnt:cnt\|cnt_h:inst_cnt_h\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_h" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(18) " "Verilog HDL assignment warning at cnt_h.v(18): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_h.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153354 "|century_clock|control:inst_control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(22) " "Verilog HDL assignment warning at cnt_h.v(22): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_h.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153354 "|century_clock|control:inst_control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(25) " "Verilog HDL assignment warning at cnt_h.v(25): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_h.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153354 "|century_clock|control:inst_control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_d control_cnt:cnt\|cnt_d:inst_cnt_d " "Elaborating entity \"cnt_d\" for hierarchy \"control_cnt:cnt\|cnt_d:inst_cnt_d\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_d" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(37) " "Verilog HDL assignment warning at cnt_d.v(37): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_d.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153356 "|century_clock|control:inst_control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(41) " "Verilog HDL assignment warning at cnt_d.v(41): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_d.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153356 "|century_clock|control:inst_control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(44) " "Verilog HDL assignment warning at cnt_d.v(44): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_d.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153356 "|century_clock|control:inst_control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_mo control_cnt:cnt\|cnt_mo:inst_cnt_mo " "Elaborating entity \"cnt_mo\" for hierarchy \"control_cnt:cnt\|cnt_mo:inst_cnt_mo\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_mo" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(18) " "Verilog HDL assignment warning at cnt_mo.v(18): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mo.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153358 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(22) " "Verilog HDL assignment warning at cnt_mo.v(22): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mo.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153358 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(25) " "Verilog HDL assignment warning at cnt_mo.v(25): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mo.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153358 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_y_ten_unit control_cnt:cnt\|cnt_y_ten_unit:inst_cnt_y_ten_unit " "Elaborating entity \"cnt_y_ten_unit\" for hierarchy \"control_cnt:cnt\|cnt_y_ten_unit:inst_cnt_y_ten_unit\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_y_ten_unit" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153358 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(18) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(18): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_ten_unit.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153359 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(23) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(23): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_ten_unit.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153359 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(27) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(27): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_ten_unit.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153359 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_y_thousand_hundred control_cnt:cnt\|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred " "Elaborating entity \"cnt_y_thousand_hundred\" for hierarchy \"control_cnt:cnt\|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_y_thousand_hundred" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(16) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(16): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_thousand_hundred.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153361 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(19) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(19): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_thousand_hundred.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153361 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(22) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(22): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_thousand_hundred.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153361 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_bcd control_bcd:bcd " "Elaborating entity \"control_bcd\" for hierarchy \"control_bcd:bcd\"" {  } { { "version_1.2/control.v" "bcd" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd control_bcd:bcd\|bcd:led_s " "Elaborating entity \"bcd\" for hierarchy \"control_bcd:bcd\|bcd:led_s\"" {  } { { "version_1.2/control_bcd.v" "led_s" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_bcd.v(80) " "Verilog HDL assignment warning at control_bcd.v(80): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/control_bcd.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712236153364 "|century_clock|control:inst_control|control_bcd:bcd|bcd:led_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_display_switch control_display_switch:inst_display_switch " "Elaborating entity \"control_display_switch\" for hierarchy \"control_display_switch:inst_display_switch\"" {  } { { "version_1.2/control.v" "inst_display_switch" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153366 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_h control_display_switch.v(14) " "Verilog HDL Always Construct warning at control_display_switch.v(14): variable \"led_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_mi control_display_switch.v(15) " "Verilog HDL Always Construct warning at control_display_switch.v(15): variable \"led_mi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_s control_display_switch.v(16) " "Verilog HDL Always Construct warning at control_display_switch.v(16): variable \"led_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_d control_display_switch.v(20) " "Verilog HDL Always Construct warning at control_display_switch.v(20): variable \"led_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_mo control_display_switch.v(21) " "Verilog HDL Always Construct warning at control_display_switch.v(21): variable \"led_mo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_y_ten_unit control_display_switch.v(22) " "Verilog HDL Always Construct warning at control_display_switch.v(22): variable \"led_y_ten_unit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_y_thousand_hundred control_display_switch.v(23) " "Verilog HDL Always Construct warning at control_display_switch.v(23): variable \"led_y_thousand_hundred\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_h control_display_switch.v(27) " "Verilog HDL Always Construct warning at control_display_switch.v(27): variable \"led_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_mi control_display_switch.v(28) " "Verilog HDL Always Construct warning at control_display_switch.v(28): variable \"led_mi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_s control_display_switch.v(29) " "Verilog HDL Always Construct warning at control_display_switch.v(29): variable \"led_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FPGA_led_78 control_display_switch.v(10) " "Verilog HDL Always Construct warning at control_display_switch.v(10): inferring latch(es) for variable \"FPGA_led_78\", which holds its previous value in one or more paths through the always construct" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[0\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[0\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[1\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[1\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[2\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[2\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[3\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[3\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[4\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[4\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[5\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[5\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[6\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[6\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[7\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[7\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236153367 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_display_7seg control_display_7seg:display " "Elaborating entity \"control_display_7seg\" for hierarchy \"control_display_7seg:display\"" {  } { { "version_1.2/control.v" "display" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7seg control_display_7seg:display\|bin_to_7seg:inst0 " "Elaborating entity \"bin_to_7seg\" for hierarchy \"control_display_7seg:display\|bin_to_7seg:inst0\"" {  } { { "version_1.2/control_display_7seg.v" "inst0" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_7seg.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236153369 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712236153761 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "version_1.2/pulse_1s.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/pulse_1s.v" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712236153769 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712236153769 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[0\] VCC " "Pin \"FPGA_led_1\[0\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[1\] VCC " "Pin \"FPGA_led_1\[1\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[2\] VCC " "Pin \"FPGA_led_1\[2\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[3\] VCC " "Pin \"FPGA_led_1\[3\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[4\] VCC " "Pin \"FPGA_led_1\[4\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[5\] VCC " "Pin \"FPGA_led_1\[5\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[6\] VCC " "Pin \"FPGA_led_1\[6\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[0\] VCC " "Pin \"FPGA_led_2\[0\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[1\] VCC " "Pin \"FPGA_led_2\[1\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[2\] VCC " "Pin \"FPGA_led_2\[2\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[3\] VCC " "Pin \"FPGA_led_2\[3\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[4\] VCC " "Pin \"FPGA_led_2\[4\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[5\] VCC " "Pin \"FPGA_led_2\[5\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[6\] VCC " "Pin \"FPGA_led_2\[6\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[0\] VCC " "Pin \"FPGA_led_3\[0\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[1\] VCC " "Pin \"FPGA_led_3\[1\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[2\] VCC " "Pin \"FPGA_led_3\[2\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[3\] VCC " "Pin \"FPGA_led_3\[3\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[4\] VCC " "Pin \"FPGA_led_3\[4\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[5\] VCC " "Pin \"FPGA_led_3\[5\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[6\] VCC " "Pin \"FPGA_led_3\[6\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[0\] VCC " "Pin \"FPGA_led_4\[0\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[1\] VCC " "Pin \"FPGA_led_4\[1\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[2\] VCC " "Pin \"FPGA_led_4\[2\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[3\] VCC " "Pin \"FPGA_led_4\[3\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[4\] VCC " "Pin \"FPGA_led_4\[4\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[5\] VCC " "Pin \"FPGA_led_4\[5\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[6\] VCC " "Pin \"FPGA_led_4\[6\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[0\] VCC " "Pin \"FPGA_led_7\[0\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[1\] VCC " "Pin \"FPGA_led_7\[1\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[2\] VCC " "Pin \"FPGA_led_7\[2\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[3\] VCC " "Pin \"FPGA_led_7\[3\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[4\] VCC " "Pin \"FPGA_led_7\[4\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[5\] VCC " "Pin \"FPGA_led_7\[5\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[6\] VCC " "Pin \"FPGA_led_7\[6\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[0\] VCC " "Pin \"FPGA_led_8\[0\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[1\] VCC " "Pin \"FPGA_led_8\[1\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[2\] VCC " "Pin \"FPGA_led_8\[2\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[3\] VCC " "Pin \"FPGA_led_8\[3\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[4\] VCC " "Pin \"FPGA_led_8\[4\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[5\] VCC " "Pin \"FPGA_led_8\[5\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[6\] VCC " "Pin \"FPGA_led_8\[6\]\" is stuck at VCC" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712236153802 "|control|FPGA_led_8[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712236153802 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712236153875 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712236154201 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/output_files/test.map.smsg " "Generated suppressed messages file D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236154342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712236154453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712236154453 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increase_signal\[0\] " "No output dependent on input pin \"increase_signal\[0\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712236154505 "|control|increase_signal[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increase_signal\[1\] " "No output dependent on input pin \"increase_signal\[1\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712236154505 "|control|increase_signal[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increase_signal\[2\] " "No output dependent on input pin \"increase_signal\[2\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712236154505 "|control|increase_signal[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increase_signal\[3\] " "No output dependent on input pin \"increase_signal\[3\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712236154505 "|control|increase_signal[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increase_signal\[4\] " "No output dependent on input pin \"increase_signal\[4\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712236154505 "|control|increase_signal[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "increase_signal\[5\] " "No output dependent on input pin \"increase_signal\[5\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712236154505 "|control|increase_signal[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decrease_signal\[0\] " "No output dependent on input pin \"decrease_signal\[0\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712236154505 "|control|decrease_signal[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decrease_signal\[1\] " "No output dependent on input pin \"decrease_signal\[1\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712236154505 "|control|decrease_signal[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decrease_signal\[2\] " "No output dependent on input pin \"decrease_signal\[2\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712236154505 "|control|decrease_signal[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decrease_signal\[3\] " "No output dependent on input pin \"decrease_signal\[3\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712236154505 "|control|decrease_signal[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decrease_signal\[4\] " "No output dependent on input pin \"decrease_signal\[4\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712236154505 "|control|decrease_signal[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decrease_signal\[5\] " "No output dependent on input pin \"decrease_signal\[5\]\"" {  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712236154505 "|control|decrease_signal[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712236154505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712236154506 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712236154506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712236154506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712236154506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712236154542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  4 20:09:14 2024 " "Processing ended: Thu Apr  4 20:09:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712236154542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712236154542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712236154542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712236154542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712236156909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712236156910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  4 20:09:15 2024 " "Processing started: Thu Apr  4 20:09:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712236156910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712236156910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off century_clock -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712236156910 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712236157044 ""}
{ "Info" "0" "" "Project  = century_clock" {  } {  } 0 0 "Project  = century_clock" 0 0 "Fitter" 0 0 1712236157044 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1712236157045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712236157103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712236157103 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712236157114 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712236157171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712236157171 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712236157484 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712236157488 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712236157592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712236157592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712236157592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712236157592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712236157592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712236157592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712236157592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712236157592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712236157592 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712236157592 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712236157595 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712236157595 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712236157595 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712236157595 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712236157595 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712236157595 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712236157597 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 71 " "No exact pin location assignment(s) for 12 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1712236158136 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712236158347 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712236158348 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712236158350 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1712236158350 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712236158350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712236158371 ""}  } { { "version_1.2/control.v" "" { Text "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712236158371 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712236158600 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712236158600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712236158601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712236158601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712236158602 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712236158602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712236158602 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712236158602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712236158602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712236158603 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712236158603 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 12 0 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 12 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1712236158611 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1712236158611 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1712236158611 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712236158612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712236158612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712236158612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712236158612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 16 49 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712236158612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712236158612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712236158612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712236158612 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1712236158612 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1712236158612 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "decrease_button " "Node \"decrease_button\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "decrease_button" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712236158660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enable_pulse_1s " "Node \"enable_pulse_1s\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable_pulse_1s" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712236158660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "increase_button " "Node \"increase_button\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "increase_button" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712236158660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mode_button " "Node \"mode_button\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode_button" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712236158660 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1712236158660 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712236158660 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712236158665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712236160896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712236161069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712236161104 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712236176925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712236176925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712236177183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712236179812 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712236179812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712236180395 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712236180395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712236180401 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712236180508 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712236180521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712236180735 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712236180735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712236180920 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712236181334 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712236181582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/output_files/test.fit.smsg " "Generated suppressed messages file D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712236181974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5841 " "Peak virtual memory: 5841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712236182280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  4 20:09:42 2024 " "Processing ended: Thu Apr  4 20:09:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712236182280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712236182280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712236182280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712236182280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712236184287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712236184288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  4 20:09:43 2024 " "Processing started: Thu Apr  4 20:09:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712236184288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712236184288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off century_clock -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712236184288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712236184655 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712236186522 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712236186618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712236187218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  4 20:09:47 2024 " "Processing ended: Thu Apr  4 20:09:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712236187218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712236187218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712236187218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712236187218 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712236187887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712236189475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712236189475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  4 20:09:48 2024 " "Processing started: Thu Apr  4 20:09:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712236189475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712236189475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta century_clock -c test " "Command: quartus_sta century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712236189475 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712236189629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712236189765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712236189765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712236189818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712236189818 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712236190220 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712236190220 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712236190221 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712236190221 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712236190222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712236190222 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712236190223 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712236190236 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712236190259 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712236190259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.826 " "Worst-case setup slack is -2.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.826             -74.058 clk  " "   -2.826             -74.058 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712236190263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.600 " "Worst-case hold slack is 0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600               0.000 clk  " "    0.600               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712236190268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712236190274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712236190280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.115 clk  " "   -3.000             -53.115 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712236190284 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712236190309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712236190330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712236190549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712236190582 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712236190592 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712236190592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.439 " "Worst-case setup slack is -2.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.439             -62.753 clk  " "   -2.439             -62.753 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712236190596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.544 " "Worst-case hold slack is 0.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 clk  " "    0.544               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712236190601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712236190607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712236190613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.115 clk  " "   -3.000             -53.115 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712236190617 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712236190642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712236190710 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712236190713 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712236190713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.895 " "Worst-case setup slack is -0.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895             -18.085 clk  " "   -0.895             -18.085 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712236190718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 clk  " "    0.279               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712236190726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712236190733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712236190739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.372 clk  " "   -3.000             -44.372 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712236190744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712236190744 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712236191182 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712236191184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712236191266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  4 20:09:51 2024 " "Processing ended: Thu Apr  4 20:09:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712236191266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712236191266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712236191266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712236191266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1712236193476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712236193477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  4 20:09:52 2024 " "Processing started: Thu Apr  4 20:09:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712236193477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712236193477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off century_clock -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712236193477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1712236193933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vo D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/simulation/questa/ simulation " "Generated file test.vo in folder \"D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1712236194001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712236194033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  4 20:09:54 2024 " "Processing ended: Thu Apr  4 20:09:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712236194033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712236194033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712236194033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712236194033 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 111 s " "Quartus Prime Full Compilation was successful. 0 errors, 111 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712236194677 ""}
