{
  "module_name": "intel_ddi.h",
  "hash_id": "881281000e087fee37b55c1384083da90460dabff325a1352d5d48de6f2a89b3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_ddi.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_DDI_H__\n#define __INTEL_DDI_H__\n\n#include \"i915_reg_defs.h\"\n\nstruct drm_connector_state;\nstruct drm_i915_private;\nstruct intel_atomic_state;\nstruct intel_bios_encoder_data;\nstruct intel_connector;\nstruct intel_crtc;\nstruct intel_crtc_state;\nstruct intel_dp;\nstruct intel_dpll_hw_state;\nstruct intel_encoder;\nstruct intel_shared_dpll;\nenum pipe;\nenum port;\nenum transcoder;\n\ni915_reg_t dp_tp_ctl_reg(struct intel_encoder *encoder,\n\t\t\t const struct intel_crtc_state *crtc_state);\ni915_reg_t dp_tp_status_reg(struct intel_encoder *encoder,\n\t\t\t    const struct intel_crtc_state *crtc_state);\nvoid intel_ddi_fdi_post_disable(struct intel_atomic_state *state,\n\t\t\t\tstruct intel_encoder *intel_encoder,\n\t\t\t\tconst struct intel_crtc_state *old_crtc_state,\n\t\t\t\tconst struct drm_connector_state *old_conn_state);\nvoid intel_ddi_enable_clock(struct intel_encoder *encoder,\n\t\t\t    const struct intel_crtc_state *crtc_state);\nvoid intel_ddi_disable_clock(struct intel_encoder *encoder);\nvoid intel_ddi_get_clock(struct intel_encoder *encoder,\n\t\t\t struct intel_crtc_state *crtc_state,\n\t\t\t struct intel_shared_dpll *pll);\nvoid hsw_ddi_enable_clock(struct intel_encoder *encoder,\n\t\t\t  const struct intel_crtc_state *crtc_state);\nvoid hsw_ddi_disable_clock(struct intel_encoder *encoder);\nbool hsw_ddi_is_clock_enabled(struct intel_encoder *encoder);\nenum icl_port_dpll_id\nintel_ddi_port_pll_type(struct intel_encoder *encoder,\n\t\t\tconst struct intel_crtc_state *crtc_state);\nvoid hsw_ddi_get_config(struct intel_encoder *encoder,\n\t\t\tstruct intel_crtc_state *crtc_state);\nstruct intel_shared_dpll *icl_ddi_combo_get_pll(struct intel_encoder *encoder);\nvoid hsw_prepare_dp_ddi_buffers(struct intel_encoder *encoder,\n\t\t\t\tconst struct intel_crtc_state *crtc_state);\nvoid intel_wait_ddi_buf_idle(struct drm_i915_private *dev_priv,\n\t\t\t     enum port port);\nvoid intel_ddi_init(struct drm_i915_private *dev_priv,\n\t\t    const struct intel_bios_encoder_data *devdata);\nbool intel_ddi_get_hw_state(struct intel_encoder *encoder, enum pipe *pipe);\nvoid intel_ddi_enable_transcoder_func(struct intel_encoder *encoder,\n\t\t\t\t      const struct intel_crtc_state *crtc_state);\nvoid intel_ddi_disable_transcoder_func(const struct intel_crtc_state *crtc_state);\nvoid intel_ddi_enable_transcoder_clock(struct intel_encoder *encoder,\n\t\t\t\t       const struct intel_crtc_state *crtc_state);\nvoid intel_ddi_disable_transcoder_clock(const  struct intel_crtc_state *crtc_state);\nvoid intel_ddi_set_dp_msa(const struct intel_crtc_state *crtc_state,\n\t\t\t  const struct drm_connector_state *conn_state);\nbool intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector);\nvoid intel_ddi_set_vc_payload_alloc(const struct intel_crtc_state *crtc_state,\n\t\t\t\t    bool state);\nvoid intel_ddi_compute_min_voltage_level(struct drm_i915_private *dev_priv,\n\t\t\t\t\t struct intel_crtc_state *crtc_state);\nint intel_ddi_toggle_hdcp_bits(struct intel_encoder *intel_encoder,\n\t\t\t       enum transcoder cpu_transcoder,\n\t\t\t       bool enable, u32 hdcp_mask);\nvoid intel_ddi_sanitize_encoder_pll_mapping(struct intel_encoder *encoder);\nint intel_ddi_level(struct intel_encoder *encoder,\n\t\t    const struct intel_crtc_state *crtc_state,\n\t\t    int lane);\nvoid intel_ddi_update_active_dpll(struct intel_atomic_state *state,\n\t\t\t\t  struct intel_encoder *encoder,\n\t\t\t\t  struct intel_crtc *crtc);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}