{signal: [
  
  {name: 'C1(CCK)', wave: 'n..', "period": 22, "phase": 0.8}, 
  {name: 'C3(CCKQ)', wave: 'n..', "period": 22, "phase": 6.25}, 
  {name: 'CLK7', wave: 'n.....', "period": 11, "phase": 0.8}, 
  {name: 'CDAC', wave: 'n.....', "period": 11, "phase": 3.35}, 
  {name: 'BCLK', wave: 'p.........................',  "period": 2}, 
  {name: '040 STATE', wave: 'z...........=.=...............................=.z...',  "period": 1, data:['1', 'W', '2']},
  {name: '_DBR', wave: '1...................................................', "period": 1},
  {name: 'A (040)/D (040 WRITE)', wave: 'z...........=...................................z...', "period": 1},
  {name: '_TIP', wave: '1.....0...................................1.........', "period": 1},
  {name: '_TA', wave: 'z.....1..................................0.1z.......', "period": 1},
  {name: '_LDS/_UDS', wave: '1...........=...................................1...',"period": 1},
  {name: '_ARAS', wave: '1...........................0.....................1.......',"period": 1, "phase": 0.8},
  {name: '_ACAS', wave: '1................................0.....................1..',"period": 1, "phase": 0.8},
  {name: 'D(0..31)', wave: 'z.......................................4..z........', "period": 1, data: ['Valid']},
  {name: '_xDQM', wave: '1...........=....................................1..', "period": 1},
  {name: 'BANK0,1', wave: '1................................=...1..............',"period": 1},
  {name: 'SDRAM A0-9,11-12', wave: 'x................................=.=.x..............',"period": 1},
  {name: 'SDRAM A10', wave: 'x................................=.1.x..............',"period": 1},
  {name: 'CKE', wave: '1...................................................',"period": 1},
  {name: '_CS', wave: '1................................0...1..............',"period": 1},
  {name: '_CAS', wave: '1..................................0.1..............',"period": 1},
  {name: '_RAS', wave: '1................................0.1................',"period": 1},
  {name: '_WE', wave: '1..................................=.1..............',"period": 1},
  {name: 'SDRAM CMD', wave: '=................................7.5.=..............', "period": 1, data: ['NOP', 'BA', 'RW', 'NOP']}
], 
 head:{
   text:'CPU CHIP REG AND RAM ACCESS'
 }, foot:{
   text:'Burst Length = 1. CAS Latency = 2.'
 }, config:{skin:'narrow'}}
 
 
