// Seed: 654079341
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri id_5
    , id_7
);
  tri id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7, id_7
  );
  always @(posedge id_8) #1;
endmodule
