#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001b595929670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b5958ec100 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_000001b59592fca0 .functor NOT 1, L_000001b59599e220, C4<0>, C4<0>, C4<0>;
L_000001b5959303a0 .functor XOR 1, L_000001b59599f620, L_000001b59599f940, C4<0>, C4<0>;
L_000001b59592fed0 .functor XOR 1, L_000001b5959303a0, L_000001b59599f6c0, C4<0>, C4<0>;
v000001b59592ac70_0 .net *"_ivl_10", 0 0, L_000001b59599f6c0;  1 drivers
v000001b59592ad10_0 .net *"_ivl_12", 0 0, L_000001b59592fed0;  1 drivers
v000001b59592ae50_0 .net *"_ivl_2", 0 0, L_000001b59599f080;  1 drivers
v000001b59599e040_0 .net *"_ivl_4", 0 0, L_000001b59599f620;  1 drivers
v000001b59599f4e0_0 .net *"_ivl_6", 0 0, L_000001b59599f940;  1 drivers
v000001b59599e9a0_0 .net *"_ivl_8", 0 0, L_000001b5959303a0;  1 drivers
v000001b59599f800_0 .net "a", 0 0, v000001b59592aa90_0;  1 drivers
v000001b59599ed60_0 .net "b", 0 0, v000001b59592b0d0_0;  1 drivers
v000001b59599e720_0 .var "clk", 0 0;
v000001b59599dbe0_0 .net "out_dut", 0 0, L_000001b59599ddc0;  1 drivers
v000001b59599ea40_0 .net "out_ref", 0 0, L_000001b59599e900;  1 drivers
v000001b59599f1c0_0 .net "sel", 0 0, v000001b59592adb0_0;  1 drivers
v000001b59599eae0_0 .var/2u "stats1", 159 0;
v000001b59599dc80_0 .var/2u "strobe", 0 0;
v000001b59599dd20_0 .net "tb_match", 0 0, L_000001b59599e220;  1 drivers
v000001b59599f9e0_0 .net "tb_mismatch", 0 0, L_000001b59592fca0;  1 drivers
v000001b59599f8a0_0 .net "wavedrom_enable", 0 0, v000001b59592b5d0_0;  1 drivers
v000001b59599f580_0 .net "wavedrom_title", 511 0, v000001b59592b170_0;  1 drivers
L_000001b59599f080 .concat [ 1 0 0 0], L_000001b59599e900;
L_000001b59599f620 .concat [ 1 0 0 0], L_000001b59599e900;
L_000001b59599f940 .concat [ 1 0 0 0], L_000001b59599ddc0;
L_000001b59599f6c0 .concat [ 1 0 0 0], L_000001b59599e900;
L_000001b59599e220 .cmp/eeq 1, L_000001b59599f080, L_000001b59592fed0;
S_000001b5958ec290 .scope module, "good1" "RefModule" 3 91, 4 2 0, S_000001b5958ec100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v000001b59592abd0_0 .net "a", 0 0, v000001b59592aa90_0;  alias, 1 drivers
v000001b59592b030_0 .net "b", 0 0, v000001b59592b0d0_0;  alias, 1 drivers
v000001b59592aef0_0 .net "out", 0 0, L_000001b59599e900;  alias, 1 drivers
v000001b59592b990_0 .net "sel", 0 0, v000001b59592adb0_0;  alias, 1 drivers
L_000001b59599e900 .functor MUXZ 1, v000001b59592aa90_0, v000001b59592b0d0_0, v000001b59592adb0_0, C4<>;
S_000001b595935420 .scope module, "stim1" "stimulus_gen" 3 85, 3 6 0, S_000001b5958ec100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "sel";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v000001b59592aa90_0 .var "a", 0 0;
v000001b59592b0d0_0 .var "b", 0 0;
v000001b59592b3f0_0 .net "clk", 0 0, v000001b59599e720_0;  1 drivers
v000001b59592adb0_0 .var "sel", 0 0;
v000001b59592b5d0_0 .var "wavedrom_enable", 0 0;
v000001b59592b170_0 .var "wavedrom_title", 511 0;
E_000001b595949f30/0 .event negedge, v000001b59592b3f0_0;
E_000001b595949f30/1 .event posedge, v000001b59592b3f0_0;
E_000001b595949f30 .event/or E_000001b595949f30/0, E_000001b595949f30/1;
E_000001b595949d70 .event negedge, v000001b59592b3f0_0;
E_000001b5959499f0 .event posedge, v000001b59592b3f0_0;
S_000001b5959355b0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001b595935420;
 .timescale -12 -12;
v000001b59592b350_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001b595935740 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001b595935420;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001b595947090 .scope module, "top_module1" "TopModule" 3 97, 5 2 0, S_000001b5958ec100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v000001b59592ab30_0 .net "a", 0 0, v000001b59592aa90_0;  alias, 1 drivers
v000001b59592b670_0 .net "b", 0 0, v000001b59592b0d0_0;  alias, 1 drivers
v000001b59592b850_0 .net "out", 0 0, L_000001b59599ddc0;  alias, 1 drivers
v000001b59592b8f0_0 .net "sel", 0 0, v000001b59592adb0_0;  alias, 1 drivers
L_000001b59599ddc0 .functor MUXZ 1, v000001b59592aa90_0, v000001b59592b0d0_0, v000001b59592adb0_0, C4<>;
S_000001b595947220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_000001b5958ec100;
 .timescale -12 -12;
E_000001b5959493b0 .event edge, v000001b59599dc80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001b59599dc80_0;
    %nor/r;
    %assign/vec4 v000001b59599dc80_0, 0;
    %wait E_000001b5959493b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001b595935420;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001b59592adb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b59592b0d0_0, 0;
    %assign/vec4 v000001b59592aa90_0, 0;
    %wait E_000001b595949d70;
    %wait E_000001b5959499f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001b59592adb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b59592b0d0_0, 0;
    %assign/vec4 v000001b59592aa90_0, 0;
    %wait E_000001b5959499f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001b59592adb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b59592b0d0_0, 0;
    %assign/vec4 v000001b59592aa90_0, 0;
    %wait E_000001b5959499f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001b59592adb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b59592b0d0_0, 0;
    %assign/vec4 v000001b59592aa90_0, 0;
    %wait E_000001b5959499f0;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001b59592adb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b59592b0d0_0, 0;
    %assign/vec4 v000001b59592aa90_0, 0;
    %wait E_000001b5959499f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001b59592adb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b59592b0d0_0, 0;
    %assign/vec4 v000001b59592aa90_0, 0;
    %wait E_000001b5959499f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001b59592adb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b59592b0d0_0, 0;
    %assign/vec4 v000001b59592aa90_0, 0;
    %wait E_000001b5959499f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001b59592adb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b59592b0d0_0, 0;
    %assign/vec4 v000001b59592aa90_0, 0;
    %wait E_000001b5959499f0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001b59592adb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b59592b0d0_0, 0;
    %assign/vec4 v000001b59592aa90_0, 0;
    %wait E_000001b5959499f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001b59592adb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b59592b0d0_0, 0;
    %assign/vec4 v000001b59592aa90_0, 0;
    %wait E_000001b5959499f0;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001b59592adb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b59592b0d0_0, 0;
    %assign/vec4 v000001b59592aa90_0, 0;
    %wait E_000001b595949d70;
    %fork TD_tb.stim1.wavedrom_stop, S_000001b595935740;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b595949f30;
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v000001b59592adb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b59592b0d0_0, 0;
    %assign/vec4 v000001b59592aa90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001b5958ec100;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b59599e720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b59599dc80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001b5958ec100;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001b59599e720_0;
    %inv;
    %store/vec4 v000001b59599e720_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001b5958ec100;
T_6 ;
    %vpi_call/w 3 77 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 78 "$dumpvars", 32'sb00000000000000000000000000000001, v000001b59592b3f0_0, v000001b59599f9e0_0, v000001b59599f800_0, v000001b59599ed60_0, v000001b59599f1c0_0, v000001b59599ea40_0, v000001b59599dbe0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001b5958ec100;
T_7 ;
    %load/vec4 v000001b59599eae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001b59599eae0_0, 64, 32>, &PV<v000001b59599eae0_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001b59599eae0_0, 128, 32>, &PV<v000001b59599eae0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", &PV<v000001b59599eae0_0, 128, 32>, &PV<v000001b59599eae0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001b5958ec100;
T_8 ;
    %wait E_000001b595949f30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b59599eae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b59599eae0_0, 4, 32;
    %load/vec4 v000001b59599dd20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001b59599eae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b59599eae0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b59599eae0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b59599eae0_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001b59599ea40_0;
    %load/vec4 v000001b59599ea40_0;
    %load/vec4 v000001b59599dbe0_0;
    %xor;
    %load/vec4 v000001b59599ea40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001b59599eae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b59599eae0_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001b59599eae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b59599eae0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b5958ec100;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 142 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 143 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob022_mux2to1_test.sv";
    "dataset_code-complete-iccad2023/Prob022_mux2to1_ref.sv";
    "results\mistral_7b_0shot_temp0.0\Prob022_mux2to1/Prob022_mux2to1_sample01.sv";
