// Seed: 2269924379
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    output tri1  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  wand  id_5,
    inout  tri1  id_6,
    output wire  id_7,
    input  tri0  id_8,
    input  tri0  id_9,
    input  tri0  id_10,
    output wor   id_11
);
  wire id_13;
  module_0(
      id_13, id_13, id_13, id_13, id_13
  );
  wire id_14;
endmodule
