#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x273ddb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2756e80 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x27419b0 .functor NOT 1, L_0x278cc40, C4<0>, C4<0>, C4<0>;
L_0x278ca20 .functor XOR 9, L_0x278c850, L_0x278c980, C4<000000000>, C4<000000000>;
L_0x278cb30 .functor XOR 9, L_0x278ca20, L_0x278ca90, C4<000000000>, C4<000000000>;
v0x2789e00_0 .net *"_ivl_10", 8 0, L_0x278ca90;  1 drivers
v0x2789f00_0 .net *"_ivl_12", 8 0, L_0x278cb30;  1 drivers
v0x2789fe0_0 .net *"_ivl_2", 8 0, L_0x278c7b0;  1 drivers
v0x278a0a0_0 .net *"_ivl_4", 8 0, L_0x278c850;  1 drivers
v0x278a180_0 .net *"_ivl_6", 8 0, L_0x278c980;  1 drivers
v0x278a2b0_0 .net *"_ivl_8", 8 0, L_0x278ca20;  1 drivers
v0x278a390_0 .net "a", 7 0, v0x2788490_0;  1 drivers
v0x278a450_0 .net "b", 7 0, v0x2788550_0;  1 drivers
v0x278a510_0 .var "clk", 0 0;
v0x278a5b0_0 .net "overflow_dut", 0 0, L_0x278c600;  1 drivers
v0x278a650_0 .net "overflow_ref", 0 0, L_0x2742400;  1 drivers
v0x278a6f0_0 .net "s_dut", 7 0, L_0x278b970;  1 drivers
v0x278a7c0_0 .net "s_ref", 7 0, L_0x278b1d0;  1 drivers
v0x278a890_0 .var/2u "stats1", 223 0;
v0x278a930_0 .var/2u "strobe", 0 0;
v0x278a9d0_0 .net "tb_match", 0 0, L_0x278cc40;  1 drivers
v0x278aa90_0 .net "tb_mismatch", 0 0, L_0x27419b0;  1 drivers
v0x278ac60_0 .net "wavedrom_enable", 0 0, v0x2788690_0;  1 drivers
v0x278ad30_0 .net "wavedrom_title", 511 0, v0x2788730_0;  1 drivers
L_0x278c7b0 .concat [ 1 8 0 0], L_0x2742400, L_0x278b1d0;
L_0x278c850 .concat [ 1 8 0 0], L_0x2742400, L_0x278b1d0;
L_0x278c980 .concat [ 1 8 0 0], L_0x278c600, L_0x278b970;
L_0x278ca90 .concat [ 1 8 0 0], L_0x2742400, L_0x278b1d0;
L_0x278cc40 .cmp/eeq 9, L_0x278c7b0, L_0x278cb30;
S_0x2757010 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x2756e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x2741d20 .functor XOR 1, L_0x278b340, L_0x278b3e0, C4<0>, C4<0>;
L_0x2742090 .functor XOR 1, L_0x278b650, L_0x278b740, C4<0>, C4<0>;
L_0x2742400 .functor AND 1, L_0x278b560, L_0x2742090, C4<1>, C4<1>;
v0x27413c0_0 .net *"_ivl_0", 8 0, L_0x278ae60;  1 drivers
v0x2741750_0 .net *"_ivl_13", 0 0, L_0x278b340;  1 drivers
v0x2741ac0_0 .net *"_ivl_15", 0 0, L_0x278b3e0;  1 drivers
v0x2741e30_0 .net *"_ivl_16", 0 0, L_0x2741d20;  1 drivers
v0x27421a0_0 .net *"_ivl_19", 0 0, L_0x278b560;  1 drivers
v0x2742510_0 .net *"_ivl_21", 0 0, L_0x278b650;  1 drivers
v0x2742880_0 .net *"_ivl_23", 0 0, L_0x278b740;  1 drivers
v0x2787420_0 .net *"_ivl_24", 0 0, L_0x2742090;  1 drivers
L_0x7f544885a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27874e0_0 .net *"_ivl_3", 0 0, L_0x7f544885a018;  1 drivers
v0x2787650_0 .net *"_ivl_4", 8 0, L_0x278af60;  1 drivers
L_0x7f544885a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2787730_0 .net *"_ivl_7", 0 0, L_0x7f544885a060;  1 drivers
v0x2787810_0 .net "a", 7 0, v0x2788490_0;  alias, 1 drivers
v0x27878f0_0 .net "b", 7 0, v0x2788550_0;  alias, 1 drivers
v0x27879d0_0 .net "overflow", 0 0, L_0x2742400;  alias, 1 drivers
v0x2787a90_0 .net "s", 7 0, L_0x278b1d0;  alias, 1 drivers
v0x2787b70_0 .net "sum", 8 0, L_0x278b0e0;  1 drivers
L_0x278ae60 .concat [ 8 1 0 0], v0x2788490_0, L_0x7f544885a018;
L_0x278af60 .concat [ 8 1 0 0], v0x2788550_0, L_0x7f544885a060;
L_0x278b0e0 .arith/sum 9, L_0x278ae60, L_0x278af60;
L_0x278b1d0 .part L_0x278b0e0, 0, 8;
L_0x278b340 .part v0x2788490_0, 7, 1;
L_0x278b3e0 .part v0x2788550_0, 7, 1;
L_0x278b560 .reduce/nor L_0x2741d20;
L_0x278b650 .part v0x2788490_0, 7, 1;
L_0x278b740 .part L_0x278b1d0, 7, 1;
S_0x2787cd0 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x2756e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x2788490_0 .var "a", 7 0;
v0x2788550_0 .var "b", 7 0;
v0x27885f0_0 .net "clk", 0 0, v0x278a510_0;  1 drivers
v0x2788690_0 .var "wavedrom_enable", 0 0;
v0x2788730_0 .var "wavedrom_title", 511 0;
E_0x2750570/0 .event negedge, v0x27885f0_0;
E_0x2750570/1 .event posedge, v0x27885f0_0;
E_0x2750570 .event/or E_0x2750570/0, E_0x2750570/1;
E_0x27502b0 .event negedge, v0x27885f0_0;
E_0x2750a80 .event posedge, v0x27885f0_0;
S_0x2787f90 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x2787cd0;
 .timescale -12 -12;
v0x2788190_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2788290 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x2787cd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2788900 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x2756e80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x2742770 .functor NOT 1, L_0x278ba60, C4<0>, C4<0>, C4<0>;
L_0x2757b70 .functor NOT 1, L_0x278bc60, C4<0>, C4<0>, C4<0>;
L_0x2762ad0 .functor AND 1, L_0x2742770, L_0x2757b70, C4<1>, C4<1>;
L_0x278bec0 .functor AND 1, L_0x2762ad0, L_0x278bdf0, C4<1>, C4<1>;
L_0x278c290 .functor AND 1, L_0x278c000, L_0x278c0a0, C4<1>, C4<1>;
L_0x278c440 .functor NOT 1, L_0x278c3a0, C4<0>, C4<0>, C4<0>;
L_0x278c4f0 .functor AND 1, L_0x278c290, L_0x278c440, C4<1>, C4<1>;
L_0x278c600 .functor OR 1, L_0x278bec0, L_0x278c4f0, C4<0>, C4<0>;
v0x2788ba0_0 .net *"_ivl_10", 0 0, L_0x2762ad0;  1 drivers
v0x2788c80_0 .net *"_ivl_13", 0 0, L_0x278bdf0;  1 drivers
v0x2788d60_0 .net *"_ivl_14", 0 0, L_0x278bec0;  1 drivers
v0x2788e50_0 .net *"_ivl_17", 0 0, L_0x278c000;  1 drivers
v0x2788f30_0 .net *"_ivl_19", 0 0, L_0x278c0a0;  1 drivers
v0x2789060_0 .net *"_ivl_20", 0 0, L_0x278c290;  1 drivers
v0x2789140_0 .net *"_ivl_23", 0 0, L_0x278c3a0;  1 drivers
v0x2789220_0 .net *"_ivl_24", 0 0, L_0x278c440;  1 drivers
v0x2789300_0 .net *"_ivl_26", 0 0, L_0x278c4f0;  1 drivers
v0x2789470_0 .net *"_ivl_3", 0 0, L_0x278ba60;  1 drivers
v0x2789550_0 .net *"_ivl_4", 0 0, L_0x2742770;  1 drivers
v0x2789630_0 .net *"_ivl_7", 0 0, L_0x278bc60;  1 drivers
v0x2789710_0 .net *"_ivl_8", 0 0, L_0x2757b70;  1 drivers
v0x27897f0_0 .net "a", 7 0, v0x2788490_0;  alias, 1 drivers
v0x27898b0_0 .net "b", 7 0, v0x2788550_0;  alias, 1 drivers
v0x27899c0_0 .net "overflow", 0 0, L_0x278c600;  alias, 1 drivers
v0x2789a80_0 .net "s", 7 0, L_0x278b970;  alias, 1 drivers
L_0x278b970 .arith/sum 8, v0x2788490_0, v0x2788550_0;
L_0x278ba60 .part v0x2788490_0, 7, 1;
L_0x278bc60 .part v0x2788550_0, 7, 1;
L_0x278bdf0 .part L_0x278b970, 7, 1;
L_0x278c000 .part v0x2788490_0, 7, 1;
L_0x278c0a0 .part v0x2788550_0, 7, 1;
L_0x278c3a0 .part L_0x278b970, 7, 1;
S_0x2789be0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x2756e80;
 .timescale -12 -12;
E_0x273a9f0 .event anyedge, v0x278a930_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x278a930_0;
    %nor/r;
    %assign/vec4 v0x278a930_0, 0;
    %wait E_0x273a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2787cd0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x2788550_0, 0;
    %assign/vec4 v0x2788490_0, 0;
    %wait E_0x27502b0;
    %wait E_0x2750a80;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x2788550_0, 0;
    %assign/vec4 v0x2788490_0, 0;
    %wait E_0x2750a80;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x2788550_0, 0;
    %assign/vec4 v0x2788490_0, 0;
    %wait E_0x2750a80;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x2788550_0, 0;
    %assign/vec4 v0x2788490_0, 0;
    %wait E_0x2750a80;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x2788550_0, 0;
    %assign/vec4 v0x2788490_0, 0;
    %wait E_0x2750a80;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x2788550_0, 0;
    %assign/vec4 v0x2788490_0, 0;
    %wait E_0x2750a80;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x2788550_0, 0;
    %assign/vec4 v0x2788490_0, 0;
    %wait E_0x2750a80;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x2788550_0, 0;
    %assign/vec4 v0x2788490_0, 0;
    %wait E_0x27502b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2788290;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2750570;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x2788550_0, 0;
    %assign/vec4 v0x2788490_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2756e80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278a510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278a930_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2756e80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x278a510_0;
    %inv;
    %store/vec4 v0x278a510_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2756e80;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27885f0_0, v0x278aa90_0, v0x278a390_0, v0x278a450_0, v0x278a7c0_0, v0x278a6f0_0, v0x278a650_0, v0x278a5b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2756e80;
T_7 ;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x278a890_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2756e80;
T_8 ;
    %wait E_0x2750570;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x278a890_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278a890_0, 4, 32;
    %load/vec4 v0x278a9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278a890_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x278a890_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278a890_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x278a7c0_0;
    %load/vec4 v0x278a7c0_0;
    %load/vec4 v0x278a6f0_0;
    %xor;
    %load/vec4 v0x278a7c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278a890_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278a890_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x278a650_0;
    %load/vec4 v0x278a650_0;
    %load/vec4 v0x278a5b0_0;
    %xor;
    %load/vec4 v0x278a650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278a890_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x278a890_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278a890_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2014_q1c/iter0/response26/top_module.sv";
