#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 31 17:43:13 2020
# Process ID: 37260
# Current directory: D:/project/My_FPGA/TCL_project/Image_sim
# Command line: vivado.exe -mode tcl -s c:/Users/sterben/.vscode/extensions/sterben.fpga-support-0.1.6/src/.TOOL/Xilinx/Script/Xilinx_TCL/Vivado/run.tcl -notrace
# Log file: D:/project/My_FPGA/TCL_project/Image_sim/vivado.log
# Journal file: D:/project/My_FPGA/TCL_project/Image_sim\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/APP/vivado_18_3/Vivado/2018.3/scripts/Vivado_init.tcl'
source c:/Users/sterben/.vscode/extensions/sterben.fpga-support-0.1.6/src/.TOOL/Xilinx/Script/Xilinx_TCL/Vivado/run.tcl -notrace
---------what do you want to do next---------
1) Update_file
2) Build
3) program
4) Debug
5) GUI
6) exit
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/APP/vivado_18_3/Vivado/2018.3/data/ip'.
config_ip_cache -disable_cache
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'intended_device_family' is not declared under prefix 'ALTSHIFT_TAPS_component' [D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v:85]
ERROR: [VRFC 10-2991] 'lpm_hint' is not declared under prefix 'ALTSHIFT_TAPS_component' [D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v:86]
ERROR: [VRFC 10-2991] 'lpm_type' is not declared under prefix 'ALTSHIFT_TAPS_component' [D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v:87]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project/My_FPGA/TCL_project/Image_sim/prj/xilinx/template.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project/My_FPGA/TCL_project/Image_sim/prj/xilinx/template.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 743.434 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 31 17:52:19 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 749.129 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 764.641 ; gain = 15.512
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 764.641 ; gain = 15.512
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 777.047 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 777.047 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 785.000 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <RAMshfit_taps> not found while processing module instance <RAMshfit_taps_u1> [D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project/My_FPGA/TCL_project/Image_sim/prj/xilinx/template.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project/My_FPGA/TCL_project/Image_sim/prj/xilinx/template.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <RAMshfit_taps> not found while processing module instance <RAMshfit_taps_u1> [D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project/My_FPGA/TCL_project/Image_sim/prj/xilinx/template.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project/My_FPGA/TCL_project/Image_sim/prj/xilinx/template.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <RAMshift_taps> not found while processing module instance <RAMshfit_taps_u1> [D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project/My_FPGA/TCL_project/Image_sim/prj/xilinx/template.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project/My_FPGA/TCL_project/Image_sim/prj/xilinx/template.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

source D:/project/Code/Plug/fpga_support/src/.TOOL/Xilinx/Script/Xilinx_TCL/Vivado/Update.tcl
# variable current_Location [file normalize [info script]]
# set xilinx_path [file dirname [file dirname [file dirname [file dirname $current_Location]]]]
# set state [exec python [file dirname $xilinx_path]/.Script/fileupdate.py -quiet]
# set fp [open "./Makefile" r]
# proc update_ip {IP_path} {
# 	foreach IP_file [glob -nocomplain $IP_path] {
#         foreach xci_file [glob -nocomplain $IP_file/*.xci] {
#             #puts $xci_file
#             add_file $xci_file -quiet
#         }
# 	}
# }
# proc update_bd {bd_path} {
# 	foreach bd_file_list [glob -nocomplain $bd_path] {
# 		foreach bd_file [glob -nocomplain $bd_file_list/*.bd] {
#             #puts $bd_file
# 			add_file $bd_file -quiet
#         }
# 	}
# }
# proc none_add {} {
# 	add_file  ./user/src -quiet
# 	update_bd ./user/bd/*
# 	update_ip ./user/IP/*
# 	update_bd ./prj/xilinx/template.srcs/sources_1/bd/*
# 	update_ip ./prj/xilinx/template.srcs/sources_1/ip/*
# 	#set top
# 	add_file ./user/TOP.v -quiet
# 	set_property top TOP [current_fileset]
# 	#add xdc
# 	add_files -fileset constrs_1 ./user/data -quiet
# 	#add sim
# 	add_files -fileset sim_1 -norecurse ./user/sim -force -quiet
# 	set_property top testbench [get_filesets sim_1]
# }
# proc soc_add {} {
# 	add_file  ./user/Hardware/src -quiet
# 	update_bd ./user/Hardware/bd/*
# 	update_ip ./user/Hardware/IP/*
# 	update_bd ./prj/xilinx/template.srcs/sources_1/bd/*
# 	update_ip ./prj/xilinx/template.srcs/sources_1/ip/*
# 	#set top
# 	add_file ./user/Hardware/TOP.v -quiet
# 	set_property top TOP [current_fileset]
# 	#add xdc
# 	add_files -fileset constrs_1 ./user/Hardware/data -quiet
# 	#add sim
# 	add_files -fileset sim_1 -norecurse ./user/Hardware/sim -force -quiet
# 	set_property top testbench [get_filesets sim_1]
# }
# proc cortexM3_IP_add { current_Location } {
# 	set_property ip_repo_paths $current_Location/IP [current_project]
# 	file mkdir ./user/Hardware/bd/m3_for_xilinx
# 	file copy -force $current_Location/IP/Example_bd/m3_for_xilinx.bd ./user/Hardware/bd/m3_for_xilinx
# 	add_file ./user/Hardware/bd/m3_for_xilinx/m3_for_xilinx.bd -force -quiet
# }
# while { [gets $fp config_data] >= 0 } \
# {
# 	if {[string equal -length 3 $config_data Soc] == 1} \
#     {
# 		gets $fp config_data
# 		remove_files -quiet [get_files]
#         #puts $state
# 		if {[string equal -length 6 $state changed] == 1} \
#         {
# 			switch $config_data \
#             {
# 				cortexM3 \
# 				{
# 					cortexM3_IP_add $xilinx_path
# 				}
# 				default {}
# 			}
# 		}
# 		if {[string equal -length 4 $config_data none] == 1} \
#         {
# 			none_add
# 		} else \
#         {
# 			soc_add
# 		}
# 		break
# 	}
# }
# close $fp
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.813 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.813 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.813 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1058.813 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1058.813 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Shift_RAM_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Matrix/Matrix_Generate_3X3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Generate_3X3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/RAMshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/Video_Image_Simulate_CMOS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Image_Simulate_CMOS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/altshift_taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module altshift_taps
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/My_FPGA/TCL_project/Image_sim/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/My_FPGA/TCL_project/Image_sim/user/src/Video_Image_Processor/Operation/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=11'b010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.altshift_taps(number_of_taps=2,t...
Compiling module xil_defaultlib.Line_Shift_RAM_8Bit(RAM_Length=1...
Compiling module xil_defaultlib.RAMshift_taps(Delay_Length=11'b0...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=11'b01...
Compiling module xil_defaultlib.Matrix_Generate_3X3_8Bit(IMG_HDI...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/My_FPGA/TCL_project/Image_sim/prj/Xilinx/template.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dfad90d6ab8f41669b65b5ab396f5d85 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1058.813 ; gain = 0.000
run 10 us
