#[doc = "Register `EVT_ST1` reader"]
pub type R = crate::R<EVT_ST1_SPEC>;
#[doc = "Register `EVT_ST1` writer"]
pub type W = crate::W<EVT_ST1_SPEC>;
#[doc = "Field `LEDC_EVT_DUTY_CHNG_END_CH4_ST` reader - Represents LEDC_evt_duty_chng_end_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_DUTY_CHNG_END_CH4_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_DUTY_CHNG_END_CH4_ST` writer - Represents LEDC_evt_duty_chng_end_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_DUTY_CHNG_END_CH4_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_DUTY_CHNG_END_CH5_ST` reader - Represents LEDC_evt_duty_chng_end_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_DUTY_CHNG_END_CH5_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_DUTY_CHNG_END_CH5_ST` writer - Represents LEDC_evt_duty_chng_end_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_DUTY_CHNG_END_CH5_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_OVF_CNT_PLS_CH0_ST` reader - Represents LEDC_evt_ovf_cnt_pls_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_OVF_CNT_PLS_CH0_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_OVF_CNT_PLS_CH0_ST` writer - Represents LEDC_evt_ovf_cnt_pls_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_OVF_CNT_PLS_CH0_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_OVF_CNT_PLS_CH1_ST` reader - Represents LEDC_evt_ovf_cnt_pls_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_OVF_CNT_PLS_CH1_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_OVF_CNT_PLS_CH1_ST` writer - Represents LEDC_evt_ovf_cnt_pls_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_OVF_CNT_PLS_CH1_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_OVF_CNT_PLS_CH2_ST` reader - Represents LEDC_evt_ovf_cnt_pls_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_OVF_CNT_PLS_CH2_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_OVF_CNT_PLS_CH2_ST` writer - Represents LEDC_evt_ovf_cnt_pls_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_OVF_CNT_PLS_CH2_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_OVF_CNT_PLS_CH3_ST` reader - Represents LEDC_evt_ovf_cnt_pls_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_OVF_CNT_PLS_CH3_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_OVF_CNT_PLS_CH3_ST` writer - Represents LEDC_evt_ovf_cnt_pls_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_OVF_CNT_PLS_CH3_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_OVF_CNT_PLS_CH4_ST` reader - Represents LEDC_evt_ovf_cnt_pls_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_OVF_CNT_PLS_CH4_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_OVF_CNT_PLS_CH4_ST` writer - Represents LEDC_evt_ovf_cnt_pls_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_OVF_CNT_PLS_CH4_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_OVF_CNT_PLS_CH5_ST` reader - Represents LEDC_evt_ovf_cnt_pls_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_OVF_CNT_PLS_CH5_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_OVF_CNT_PLS_CH5_ST` writer - Represents LEDC_evt_ovf_cnt_pls_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_OVF_CNT_PLS_CH5_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_TIME_OVF_TIMER0_ST` reader - Represents LEDC_evt_time_ovf_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIME_OVF_TIMER0_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_TIME_OVF_TIMER0_ST` writer - Represents LEDC_evt_time_ovf_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIME_OVF_TIMER0_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_TIME_OVF_TIMER1_ST` reader - Represents LEDC_evt_time_ovf_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIME_OVF_TIMER1_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_TIME_OVF_TIMER1_ST` writer - Represents LEDC_evt_time_ovf_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIME_OVF_TIMER1_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_TIME_OVF_TIMER2_ST` reader - Represents LEDC_evt_time_ovf_timer2 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIME_OVF_TIMER2_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_TIME_OVF_TIMER2_ST` writer - Represents LEDC_evt_time_ovf_timer2 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIME_OVF_TIMER2_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_TIME_OVF_TIMER3_ST` reader - Represents LEDC_evt_time_ovf_timer3 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIME_OVF_TIMER3_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_TIME_OVF_TIMER3_ST` writer - Represents LEDC_evt_time_ovf_timer3 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIME_OVF_TIMER3_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_TIMER0_CMP_ST` reader - Represents LEDC_evt_timer0_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIMER0_CMP_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_TIMER0_CMP_ST` writer - Represents LEDC_evt_timer0_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIMER0_CMP_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_TIMER1_CMP_ST` reader - Represents LEDC_evt_timer1_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIMER1_CMP_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_TIMER1_CMP_ST` writer - Represents LEDC_evt_timer1_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIMER1_CMP_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_TIMER2_CMP_ST` reader - Represents LEDC_evt_timer2_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIMER2_CMP_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_TIMER2_CMP_ST` writer - Represents LEDC_evt_timer2_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIMER2_CMP_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LEDC_EVT_TIMER3_CMP_ST` reader - Represents LEDC_evt_timer3_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIMER3_CMP_ST_R = crate::BitReader;
#[doc = "Field `LEDC_EVT_TIMER3_CMP_ST` writer - Represents LEDC_evt_timer3_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type LEDC_EVT_TIMER3_CMP_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TG0_EVT_CNT_CMP_TIMER0_ST` reader - Represents TG0_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type TG0_EVT_CNT_CMP_TIMER0_ST_R = crate::BitReader;
#[doc = "Field `TG0_EVT_CNT_CMP_TIMER0_ST` writer - Represents TG0_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type TG0_EVT_CNT_CMP_TIMER0_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TG0_EVT_CNT_CMP_TIMER1_ST` reader - Represents TG0_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type TG0_EVT_CNT_CMP_TIMER1_ST_R = crate::BitReader;
#[doc = "Field `TG0_EVT_CNT_CMP_TIMER1_ST` writer - Represents TG0_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type TG0_EVT_CNT_CMP_TIMER1_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TG1_EVT_CNT_CMP_TIMER0_ST` reader - Represents TG1_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type TG1_EVT_CNT_CMP_TIMER0_ST_R = crate::BitReader;
#[doc = "Field `TG1_EVT_CNT_CMP_TIMER0_ST` writer - Represents TG1_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type TG1_EVT_CNT_CMP_TIMER0_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TG1_EVT_CNT_CMP_TIMER1_ST` reader - Represents TG1_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type TG1_EVT_CNT_CMP_TIMER1_ST_R = crate::BitReader;
#[doc = "Field `TG1_EVT_CNT_CMP_TIMER1_ST` writer - Represents TG1_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type TG1_EVT_CNT_CMP_TIMER1_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SYSTIMER_EVT_CNT_CMP0_ST` reader - Represents SYSTIMER_evt_cnt_cmp0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type SYSTIMER_EVT_CNT_CMP0_ST_R = crate::BitReader;
#[doc = "Field `SYSTIMER_EVT_CNT_CMP0_ST` writer - Represents SYSTIMER_evt_cnt_cmp0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type SYSTIMER_EVT_CNT_CMP0_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SYSTIMER_EVT_CNT_CMP1_ST` reader - Represents SYSTIMER_evt_cnt_cmp1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type SYSTIMER_EVT_CNT_CMP1_ST_R = crate::BitReader;
#[doc = "Field `SYSTIMER_EVT_CNT_CMP1_ST` writer - Represents SYSTIMER_evt_cnt_cmp1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type SYSTIMER_EVT_CNT_CMP1_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SYSTIMER_EVT_CNT_CMP2_ST` reader - Represents SYSTIMER_evt_cnt_cmp2 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type SYSTIMER_EVT_CNT_CMP2_ST_R = crate::BitReader;
#[doc = "Field `SYSTIMER_EVT_CNT_CMP2_ST` writer - Represents SYSTIMER_evt_cnt_cmp2 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type SYSTIMER_EVT_CNT_CMP2_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ADC_EVT_CONV_CMPLT0_ST` reader - Represents ADC_evt_conv_cmplt0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_CONV_CMPLT0_ST_R = crate::BitReader;
#[doc = "Field `ADC_EVT_CONV_CMPLT0_ST` writer - Represents ADC_evt_conv_cmplt0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_CONV_CMPLT0_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ADC_EVT_EQ_ABOVE_THRESH0_ST` reader - Represents ADC_evt_eq_above_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_EQ_ABOVE_THRESH0_ST_R = crate::BitReader;
#[doc = "Field `ADC_EVT_EQ_ABOVE_THRESH0_ST` writer - Represents ADC_evt_eq_above_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_EQ_ABOVE_THRESH0_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ADC_EVT_EQ_ABOVE_THRESH1_ST` reader - Represents ADC_evt_eq_above_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_EQ_ABOVE_THRESH1_ST_R = crate::BitReader;
#[doc = "Field `ADC_EVT_EQ_ABOVE_THRESH1_ST` writer - Represents ADC_evt_eq_above_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_EQ_ABOVE_THRESH1_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ADC_EVT_EQ_BELOW_THRESH0_ST` reader - Represents ADC_evt_eq_below_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_EQ_BELOW_THRESH0_ST_R = crate::BitReader;
#[doc = "Field `ADC_EVT_EQ_BELOW_THRESH0_ST` writer - Represents ADC_evt_eq_below_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_EQ_BELOW_THRESH0_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ADC_EVT_EQ_BELOW_THRESH1_ST` reader - Represents ADC_evt_eq_below_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_EQ_BELOW_THRESH1_ST_R = crate::BitReader;
#[doc = "Field `ADC_EVT_EQ_BELOW_THRESH1_ST` writer - Represents ADC_evt_eq_below_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_EQ_BELOW_THRESH1_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ADC_EVT_RESULT_DONE0_ST` reader - Represents ADC_evt_result_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_RESULT_DONE0_ST_R = crate::BitReader;
#[doc = "Field `ADC_EVT_RESULT_DONE0_ST` writer - Represents ADC_evt_result_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_RESULT_DONE0_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ADC_EVT_STOPPED0_ST` reader - Represents ADC_evt_stopped0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_STOPPED0_ST_R = crate::BitReader;
#[doc = "Field `ADC_EVT_STOPPED0_ST` writer - Represents ADC_evt_stopped0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_STOPPED0_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ADC_EVT_STARTED0_ST` reader - Represents ADC_evt_started0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_STARTED0_ST_R = crate::BitReader;
#[doc = "Field `ADC_EVT_STARTED0_ST` writer - Represents ADC_evt_started0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type ADC_EVT_STARTED0_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REGDMA_EVT_DONE0_ST` reader - Represents REGDMA_evt_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type REGDMA_EVT_DONE0_ST_R = crate::BitReader;
#[doc = "Field `REGDMA_EVT_DONE0_ST` writer - Represents REGDMA_evt_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
pub type REGDMA_EVT_DONE0_ST_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Represents LEDC_evt_duty_chng_end_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_duty_chng_end_ch4_st(&self) -> LEDC_EVT_DUTY_CHNG_END_CH4_ST_R {
        LEDC_EVT_DUTY_CHNG_END_CH4_ST_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Represents LEDC_evt_duty_chng_end_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_duty_chng_end_ch5_st(&self) -> LEDC_EVT_DUTY_CHNG_END_CH5_ST_R {
        LEDC_EVT_DUTY_CHNG_END_CH5_ST_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Represents LEDC_evt_ovf_cnt_pls_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_ovf_cnt_pls_ch0_st(&self) -> LEDC_EVT_OVF_CNT_PLS_CH0_ST_R {
        LEDC_EVT_OVF_CNT_PLS_CH0_ST_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Represents LEDC_evt_ovf_cnt_pls_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_ovf_cnt_pls_ch1_st(&self) -> LEDC_EVT_OVF_CNT_PLS_CH1_ST_R {
        LEDC_EVT_OVF_CNT_PLS_CH1_ST_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Represents LEDC_evt_ovf_cnt_pls_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_ovf_cnt_pls_ch2_st(&self) -> LEDC_EVT_OVF_CNT_PLS_CH2_ST_R {
        LEDC_EVT_OVF_CNT_PLS_CH2_ST_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Represents LEDC_evt_ovf_cnt_pls_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_ovf_cnt_pls_ch3_st(&self) -> LEDC_EVT_OVF_CNT_PLS_CH3_ST_R {
        LEDC_EVT_OVF_CNT_PLS_CH3_ST_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Represents LEDC_evt_ovf_cnt_pls_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_ovf_cnt_pls_ch4_st(&self) -> LEDC_EVT_OVF_CNT_PLS_CH4_ST_R {
        LEDC_EVT_OVF_CNT_PLS_CH4_ST_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Represents LEDC_evt_ovf_cnt_pls_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_ovf_cnt_pls_ch5_st(&self) -> LEDC_EVT_OVF_CNT_PLS_CH5_ST_R {
        LEDC_EVT_OVF_CNT_PLS_CH5_ST_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Represents LEDC_evt_time_ovf_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_time_ovf_timer0_st(&self) -> LEDC_EVT_TIME_OVF_TIMER0_ST_R {
        LEDC_EVT_TIME_OVF_TIMER0_ST_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Represents LEDC_evt_time_ovf_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_time_ovf_timer1_st(&self) -> LEDC_EVT_TIME_OVF_TIMER1_ST_R {
        LEDC_EVT_TIME_OVF_TIMER1_ST_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Represents LEDC_evt_time_ovf_timer2 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_time_ovf_timer2_st(&self) -> LEDC_EVT_TIME_OVF_TIMER2_ST_R {
        LEDC_EVT_TIME_OVF_TIMER2_ST_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Represents LEDC_evt_time_ovf_timer3 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_time_ovf_timer3_st(&self) -> LEDC_EVT_TIME_OVF_TIMER3_ST_R {
        LEDC_EVT_TIME_OVF_TIMER3_ST_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Represents LEDC_evt_timer0_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_timer0_cmp_st(&self) -> LEDC_EVT_TIMER0_CMP_ST_R {
        LEDC_EVT_TIMER0_CMP_ST_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Represents LEDC_evt_timer1_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_timer1_cmp_st(&self) -> LEDC_EVT_TIMER1_CMP_ST_R {
        LEDC_EVT_TIMER1_CMP_ST_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Represents LEDC_evt_timer2_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_timer2_cmp_st(&self) -> LEDC_EVT_TIMER2_CMP_ST_R {
        LEDC_EVT_TIMER2_CMP_ST_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Represents LEDC_evt_timer3_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_timer3_cmp_st(&self) -> LEDC_EVT_TIMER3_CMP_ST_R {
        LEDC_EVT_TIMER3_CMP_ST_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Represents TG0_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn tg0_evt_cnt_cmp_timer0_st(&self) -> TG0_EVT_CNT_CMP_TIMER0_ST_R {
        TG0_EVT_CNT_CMP_TIMER0_ST_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Represents TG0_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn tg0_evt_cnt_cmp_timer1_st(&self) -> TG0_EVT_CNT_CMP_TIMER1_ST_R {
        TG0_EVT_CNT_CMP_TIMER1_ST_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Represents TG1_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn tg1_evt_cnt_cmp_timer0_st(&self) -> TG1_EVT_CNT_CMP_TIMER0_ST_R {
        TG1_EVT_CNT_CMP_TIMER0_ST_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Represents TG1_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn tg1_evt_cnt_cmp_timer1_st(&self) -> TG1_EVT_CNT_CMP_TIMER1_ST_R {
        TG1_EVT_CNT_CMP_TIMER1_ST_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Represents SYSTIMER_evt_cnt_cmp0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn systimer_evt_cnt_cmp0_st(&self) -> SYSTIMER_EVT_CNT_CMP0_ST_R {
        SYSTIMER_EVT_CNT_CMP0_ST_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Represents SYSTIMER_evt_cnt_cmp1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn systimer_evt_cnt_cmp1_st(&self) -> SYSTIMER_EVT_CNT_CMP1_ST_R {
        SYSTIMER_EVT_CNT_CMP1_ST_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - Represents SYSTIMER_evt_cnt_cmp2 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn systimer_evt_cnt_cmp2_st(&self) -> SYSTIMER_EVT_CNT_CMP2_ST_R {
        SYSTIMER_EVT_CNT_CMP2_ST_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - Represents ADC_evt_conv_cmplt0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_conv_cmplt0_st(&self) -> ADC_EVT_CONV_CMPLT0_ST_R {
        ADC_EVT_CONV_CMPLT0_ST_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - Represents ADC_evt_eq_above_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_eq_above_thresh0_st(&self) -> ADC_EVT_EQ_ABOVE_THRESH0_ST_R {
        ADC_EVT_EQ_ABOVE_THRESH0_ST_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - Represents ADC_evt_eq_above_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_eq_above_thresh1_st(&self) -> ADC_EVT_EQ_ABOVE_THRESH1_ST_R {
        ADC_EVT_EQ_ABOVE_THRESH1_ST_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - Represents ADC_evt_eq_below_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_eq_below_thresh0_st(&self) -> ADC_EVT_EQ_BELOW_THRESH0_ST_R {
        ADC_EVT_EQ_BELOW_THRESH0_ST_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - Represents ADC_evt_eq_below_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_eq_below_thresh1_st(&self) -> ADC_EVT_EQ_BELOW_THRESH1_ST_R {
        ADC_EVT_EQ_BELOW_THRESH1_ST_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - Represents ADC_evt_result_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_result_done0_st(&self) -> ADC_EVT_RESULT_DONE0_ST_R {
        ADC_EVT_RESULT_DONE0_ST_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - Represents ADC_evt_stopped0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_stopped0_st(&self) -> ADC_EVT_STOPPED0_ST_R {
        ADC_EVT_STOPPED0_ST_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - Represents ADC_evt_started0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_started0_st(&self) -> ADC_EVT_STARTED0_ST_R {
        ADC_EVT_STARTED0_ST_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Represents REGDMA_evt_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn regdma_evt_done0_st(&self) -> REGDMA_EVT_DONE0_ST_R {
        REGDMA_EVT_DONE0_ST_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("EVT_ST1")
            .field(
                "ledc_evt_duty_chng_end_ch4_st",
                &self.ledc_evt_duty_chng_end_ch4_st(),
            )
            .field(
                "ledc_evt_duty_chng_end_ch5_st",
                &self.ledc_evt_duty_chng_end_ch5_st(),
            )
            .field(
                "ledc_evt_ovf_cnt_pls_ch0_st",
                &self.ledc_evt_ovf_cnt_pls_ch0_st(),
            )
            .field(
                "ledc_evt_ovf_cnt_pls_ch1_st",
                &self.ledc_evt_ovf_cnt_pls_ch1_st(),
            )
            .field(
                "ledc_evt_ovf_cnt_pls_ch2_st",
                &self.ledc_evt_ovf_cnt_pls_ch2_st(),
            )
            .field(
                "ledc_evt_ovf_cnt_pls_ch3_st",
                &self.ledc_evt_ovf_cnt_pls_ch3_st(),
            )
            .field(
                "ledc_evt_ovf_cnt_pls_ch4_st",
                &self.ledc_evt_ovf_cnt_pls_ch4_st(),
            )
            .field(
                "ledc_evt_ovf_cnt_pls_ch5_st",
                &self.ledc_evt_ovf_cnt_pls_ch5_st(),
            )
            .field(
                "ledc_evt_time_ovf_timer0_st",
                &self.ledc_evt_time_ovf_timer0_st(),
            )
            .field(
                "ledc_evt_time_ovf_timer1_st",
                &self.ledc_evt_time_ovf_timer1_st(),
            )
            .field(
                "ledc_evt_time_ovf_timer2_st",
                &self.ledc_evt_time_ovf_timer2_st(),
            )
            .field(
                "ledc_evt_time_ovf_timer3_st",
                &self.ledc_evt_time_ovf_timer3_st(),
            )
            .field("ledc_evt_timer0_cmp_st", &self.ledc_evt_timer0_cmp_st())
            .field("ledc_evt_timer1_cmp_st", &self.ledc_evt_timer1_cmp_st())
            .field("ledc_evt_timer2_cmp_st", &self.ledc_evt_timer2_cmp_st())
            .field("ledc_evt_timer3_cmp_st", &self.ledc_evt_timer3_cmp_st())
            .field(
                "tg0_evt_cnt_cmp_timer0_st",
                &self.tg0_evt_cnt_cmp_timer0_st(),
            )
            .field(
                "tg0_evt_cnt_cmp_timer1_st",
                &self.tg0_evt_cnt_cmp_timer1_st(),
            )
            .field(
                "tg1_evt_cnt_cmp_timer0_st",
                &self.tg1_evt_cnt_cmp_timer0_st(),
            )
            .field(
                "tg1_evt_cnt_cmp_timer1_st",
                &self.tg1_evt_cnt_cmp_timer1_st(),
            )
            .field("systimer_evt_cnt_cmp0_st", &self.systimer_evt_cnt_cmp0_st())
            .field("systimer_evt_cnt_cmp1_st", &self.systimer_evt_cnt_cmp1_st())
            .field("systimer_evt_cnt_cmp2_st", &self.systimer_evt_cnt_cmp2_st())
            .field("adc_evt_conv_cmplt0_st", &self.adc_evt_conv_cmplt0_st())
            .field(
                "adc_evt_eq_above_thresh0_st",
                &self.adc_evt_eq_above_thresh0_st(),
            )
            .field(
                "adc_evt_eq_above_thresh1_st",
                &self.adc_evt_eq_above_thresh1_st(),
            )
            .field(
                "adc_evt_eq_below_thresh0_st",
                &self.adc_evt_eq_below_thresh0_st(),
            )
            .field(
                "adc_evt_eq_below_thresh1_st",
                &self.adc_evt_eq_below_thresh1_st(),
            )
            .field("adc_evt_result_done0_st", &self.adc_evt_result_done0_st())
            .field("adc_evt_stopped0_st", &self.adc_evt_stopped0_st())
            .field("adc_evt_started0_st", &self.adc_evt_started0_st())
            .field("regdma_evt_done0_st", &self.regdma_evt_done0_st())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - Represents LEDC_evt_duty_chng_end_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_duty_chng_end_ch4_st(
        &mut self,
    ) -> LEDC_EVT_DUTY_CHNG_END_CH4_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_DUTY_CHNG_END_CH4_ST_W::new(self, 0)
    }
    #[doc = "Bit 1 - Represents LEDC_evt_duty_chng_end_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_duty_chng_end_ch5_st(
        &mut self,
    ) -> LEDC_EVT_DUTY_CHNG_END_CH5_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_DUTY_CHNG_END_CH5_ST_W::new(self, 1)
    }
    #[doc = "Bit 2 - Represents LEDC_evt_ovf_cnt_pls_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_ovf_cnt_pls_ch0_st(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH0_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH0_ST_W::new(self, 2)
    }
    #[doc = "Bit 3 - Represents LEDC_evt_ovf_cnt_pls_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_ovf_cnt_pls_ch1_st(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH1_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH1_ST_W::new(self, 3)
    }
    #[doc = "Bit 4 - Represents LEDC_evt_ovf_cnt_pls_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_ovf_cnt_pls_ch2_st(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH2_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH2_ST_W::new(self, 4)
    }
    #[doc = "Bit 5 - Represents LEDC_evt_ovf_cnt_pls_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_ovf_cnt_pls_ch3_st(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH3_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH3_ST_W::new(self, 5)
    }
    #[doc = "Bit 6 - Represents LEDC_evt_ovf_cnt_pls_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_ovf_cnt_pls_ch4_st(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH4_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH4_ST_W::new(self, 6)
    }
    #[doc = "Bit 7 - Represents LEDC_evt_ovf_cnt_pls_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_ovf_cnt_pls_ch5_st(
        &mut self,
    ) -> LEDC_EVT_OVF_CNT_PLS_CH5_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_OVF_CNT_PLS_CH5_ST_W::new(self, 7)
    }
    #[doc = "Bit 8 - Represents LEDC_evt_time_ovf_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_time_ovf_timer0_st(
        &mut self,
    ) -> LEDC_EVT_TIME_OVF_TIMER0_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_TIME_OVF_TIMER0_ST_W::new(self, 8)
    }
    #[doc = "Bit 9 - Represents LEDC_evt_time_ovf_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_time_ovf_timer1_st(
        &mut self,
    ) -> LEDC_EVT_TIME_OVF_TIMER1_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_TIME_OVF_TIMER1_ST_W::new(self, 9)
    }
    #[doc = "Bit 10 - Represents LEDC_evt_time_ovf_timer2 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_time_ovf_timer2_st(
        &mut self,
    ) -> LEDC_EVT_TIME_OVF_TIMER2_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_TIME_OVF_TIMER2_ST_W::new(self, 10)
    }
    #[doc = "Bit 11 - Represents LEDC_evt_time_ovf_timer3 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_time_ovf_timer3_st(
        &mut self,
    ) -> LEDC_EVT_TIME_OVF_TIMER3_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_TIME_OVF_TIMER3_ST_W::new(self, 11)
    }
    #[doc = "Bit 12 - Represents LEDC_evt_timer0_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_timer0_cmp_st(&mut self) -> LEDC_EVT_TIMER0_CMP_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_TIMER0_CMP_ST_W::new(self, 12)
    }
    #[doc = "Bit 13 - Represents LEDC_evt_timer1_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_timer1_cmp_st(&mut self) -> LEDC_EVT_TIMER1_CMP_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_TIMER1_CMP_ST_W::new(self, 13)
    }
    #[doc = "Bit 14 - Represents LEDC_evt_timer2_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_timer2_cmp_st(&mut self) -> LEDC_EVT_TIMER2_CMP_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_TIMER2_CMP_ST_W::new(self, 14)
    }
    #[doc = "Bit 15 - Represents LEDC_evt_timer3_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn ledc_evt_timer3_cmp_st(&mut self) -> LEDC_EVT_TIMER3_CMP_ST_W<'_, EVT_ST1_SPEC> {
        LEDC_EVT_TIMER3_CMP_ST_W::new(self, 15)
    }
    #[doc = "Bit 16 - Represents TG0_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn tg0_evt_cnt_cmp_timer0_st(&mut self) -> TG0_EVT_CNT_CMP_TIMER0_ST_W<'_, EVT_ST1_SPEC> {
        TG0_EVT_CNT_CMP_TIMER0_ST_W::new(self, 16)
    }
    #[doc = "Bit 17 - Represents TG0_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn tg0_evt_cnt_cmp_timer1_st(&mut self) -> TG0_EVT_CNT_CMP_TIMER1_ST_W<'_, EVT_ST1_SPEC> {
        TG0_EVT_CNT_CMP_TIMER1_ST_W::new(self, 17)
    }
    #[doc = "Bit 18 - Represents TG1_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn tg1_evt_cnt_cmp_timer0_st(&mut self) -> TG1_EVT_CNT_CMP_TIMER0_ST_W<'_, EVT_ST1_SPEC> {
        TG1_EVT_CNT_CMP_TIMER0_ST_W::new(self, 18)
    }
    #[doc = "Bit 19 - Represents TG1_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn tg1_evt_cnt_cmp_timer1_st(&mut self) -> TG1_EVT_CNT_CMP_TIMER1_ST_W<'_, EVT_ST1_SPEC> {
        TG1_EVT_CNT_CMP_TIMER1_ST_W::new(self, 19)
    }
    #[doc = "Bit 20 - Represents SYSTIMER_evt_cnt_cmp0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn systimer_evt_cnt_cmp0_st(&mut self) -> SYSTIMER_EVT_CNT_CMP0_ST_W<'_, EVT_ST1_SPEC> {
        SYSTIMER_EVT_CNT_CMP0_ST_W::new(self, 20)
    }
    #[doc = "Bit 21 - Represents SYSTIMER_evt_cnt_cmp1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn systimer_evt_cnt_cmp1_st(&mut self) -> SYSTIMER_EVT_CNT_CMP1_ST_W<'_, EVT_ST1_SPEC> {
        SYSTIMER_EVT_CNT_CMP1_ST_W::new(self, 21)
    }
    #[doc = "Bit 22 - Represents SYSTIMER_evt_cnt_cmp2 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn systimer_evt_cnt_cmp2_st(&mut self) -> SYSTIMER_EVT_CNT_CMP2_ST_W<'_, EVT_ST1_SPEC> {
        SYSTIMER_EVT_CNT_CMP2_ST_W::new(self, 22)
    }
    #[doc = "Bit 23 - Represents ADC_evt_conv_cmplt0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_conv_cmplt0_st(&mut self) -> ADC_EVT_CONV_CMPLT0_ST_W<'_, EVT_ST1_SPEC> {
        ADC_EVT_CONV_CMPLT0_ST_W::new(self, 23)
    }
    #[doc = "Bit 24 - Represents ADC_evt_eq_above_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_eq_above_thresh0_st(
        &mut self,
    ) -> ADC_EVT_EQ_ABOVE_THRESH0_ST_W<'_, EVT_ST1_SPEC> {
        ADC_EVT_EQ_ABOVE_THRESH0_ST_W::new(self, 24)
    }
    #[doc = "Bit 25 - Represents ADC_evt_eq_above_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_eq_above_thresh1_st(
        &mut self,
    ) -> ADC_EVT_EQ_ABOVE_THRESH1_ST_W<'_, EVT_ST1_SPEC> {
        ADC_EVT_EQ_ABOVE_THRESH1_ST_W::new(self, 25)
    }
    #[doc = "Bit 26 - Represents ADC_evt_eq_below_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_eq_below_thresh0_st(
        &mut self,
    ) -> ADC_EVT_EQ_BELOW_THRESH0_ST_W<'_, EVT_ST1_SPEC> {
        ADC_EVT_EQ_BELOW_THRESH0_ST_W::new(self, 26)
    }
    #[doc = "Bit 27 - Represents ADC_evt_eq_below_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_eq_below_thresh1_st(
        &mut self,
    ) -> ADC_EVT_EQ_BELOW_THRESH1_ST_W<'_, EVT_ST1_SPEC> {
        ADC_EVT_EQ_BELOW_THRESH1_ST_W::new(self, 27)
    }
    #[doc = "Bit 28 - Represents ADC_evt_result_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_result_done0_st(&mut self) -> ADC_EVT_RESULT_DONE0_ST_W<'_, EVT_ST1_SPEC> {
        ADC_EVT_RESULT_DONE0_ST_W::new(self, 28)
    }
    #[doc = "Bit 29 - Represents ADC_evt_stopped0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_stopped0_st(&mut self) -> ADC_EVT_STOPPED0_ST_W<'_, EVT_ST1_SPEC> {
        ADC_EVT_STOPPED0_ST_W::new(self, 29)
    }
    #[doc = "Bit 30 - Represents ADC_evt_started0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn adc_evt_started0_st(&mut self) -> ADC_EVT_STARTED0_ST_W<'_, EVT_ST1_SPEC> {
        ADC_EVT_STARTED0_ST_W::new(self, 30)
    }
    #[doc = "Bit 31 - Represents REGDMA_evt_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"]
    #[inline(always)]
    pub fn regdma_evt_done0_st(&mut self) -> REGDMA_EVT_DONE0_ST_W<'_, EVT_ST1_SPEC> {
        REGDMA_EVT_DONE0_ST_W::new(self, 31)
    }
}
#[doc = "Events trigger status register\n\nYou can [`read`](crate::Reg::read) this register and get [`evt_st1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`evt_st1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct EVT_ST1_SPEC;
impl crate::RegisterSpec for EVT_ST1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`evt_st1::R`](R) reader structure"]
impl crate::Readable for EVT_ST1_SPEC {}
#[doc = "`write(|w| ..)` method takes [`evt_st1::W`](W) writer structure"]
impl crate::Writable for EVT_ST1_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets EVT_ST1 to value 0"]
impl crate::Resettable for EVT_ST1_SPEC {}
