

================================================================
== Vivado HLS Report for 'load_input'
================================================================
* Date:           Wed Dec 18 10:05:07 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2d_pj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.906|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1026|  1026|  1026|  1026|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Outer_Loop_Inner_Loop  |  1024|  1024|         2|          1|          1|  1024|    yes   |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [conv2D.cpp:7]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.90>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 6 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]" [conv2D.cpp:10]   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %0 ], [ %j_2, %.reset ]"   --->   Operation 8 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -1024"   --->   Operation 9 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.63ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten, 1"   --->   Operation 11 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i, 1" [conv2D.cpp:7]   --->   Operation 13 'add' 'i_2' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.42ns)   --->   "%exitcond2 = icmp eq i6 %j, -32" [conv2D.cpp:9]   --->   Operation 14 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.18ns)   --->   "%j_mid2 = select i1 %exitcond2, i6 0, i6 %j" [conv2D.cpp:9]   --->   Operation 15 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.18ns)   --->   "%tmp_mid2_v = select i1 %exitcond2, i6 %i_2, i6 %i" [conv2D.cpp:10]   --->   Operation 16 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_mid2_v, i5 0)" [conv2D.cpp:10]   --->   Operation 17 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i11 %tmp to i12" [conv2D.cpp:9]   --->   Operation 18 'zext' 'tmp_7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i6 %j_mid2 to i12" [conv2D.cpp:10]   --->   Operation 19 'zext' 'tmp_5_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.63ns)   --->   "%tmp_8 = add i12 %tmp_5_cast, %tmp_7_cast" [conv2D.cpp:10]   --->   Operation 20 'add' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i12 %tmp_8 to i64" [conv2D.cpp:10]   --->   Operation 21 'zext' 'tmp_8_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_8_cast" [conv2D.cpp:10]   --->   Operation 22 'getelementptr' 'input_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.cpp:10]   --->   Operation 23 'load' 'input_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j_mid2, 1" [conv2D.cpp:9]   --->   Operation 24 'add' 'j_2' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Outer_Loop_Inner_Loo)"   --->   Operation 25 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1) nounwind" [conv2D.cpp:9]   --->   Operation 26 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1)" [conv2D.cpp:9]   --->   Operation 27 'specregionbegin' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [conv2D.cpp:10]   --->   Operation 28 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_8_cast" [conv2D.cpp:10]   --->   Operation 29 'getelementptr' 'buffer_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.cpp:10]   --->   Operation 30 'load' 'input_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 31 [1/1] (3.25ns)   --->   "store i32 %input_load, i32* %buffer_addr, align 4" [conv2D.cpp:10]   --->   Operation 31 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1, i32 %tmp_6)" [conv2D.cpp:11]   --->   Operation 32 'specregionend' 'empty_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 33 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [conv2D.cpp:13]   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [5]  (1.77 ns)

 <State 2>: 7.91ns
The critical path consists of the following:
	'phi' operation ('i', conv2D.cpp:10) with incoming values : ('tmp_mid2_v', conv2D.cpp:10) [6]  (0 ns)
	'add' operation ('i', conv2D.cpp:7) [13]  (1.83 ns)
	'select' operation ('tmp_mid2_v', conv2D.cpp:10) [17]  (1.19 ns)
	'add' operation ('tmp_8', conv2D.cpp:10) [24]  (1.64 ns)
	'getelementptr' operation ('input_addr', conv2D.cpp:10) [26]  (0 ns)
	'load' operation ('input_load', conv2D.cpp:10) on array 'input_r' [28]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', conv2D.cpp:10) on array 'input_r' [28]  (3.25 ns)
	'store' operation (conv2D.cpp:10) of variable 'input_load', conv2D.cpp:10 on array 'buffer_r' [29]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
