Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/SoftWare/VIVADO/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 79a996866b294bd8885cd3c41d5dcd3c --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot instruction_tb0_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.instruction_tb0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "instruction_tb0_time_impl.sdf", for root module "instruction_tb0/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "instruction_tb0_time_impl.sdf", for root module "instruction_tb0/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.ALU
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.reg_HI_LO
Compiling module xil_defaultlib.EXE_stage
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDRE(INIT=1'b1,IS_C_INVERTED=1'b...
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.ID_stage
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.pc_register
Compiling module xil_defaultlib.IF_stage
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.mux_2_to_1__parameterized2
Compiling module xil_defaultlib.WB_stage
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.reg_EXE_MEM
Compiling module xil_defaultlib.reg_ID_EXE
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.instruction_tb0
Compiling module xil_defaultlib.glbl
Built simulation snapshot instruction_tb0_time_impl
