

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper354_Pipeline_VIT'
================================================================
* Date:           Sat Oct 15 12:45:44 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.628 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_965_2  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c5_V = alloca i32 1"   --->   Operation 5 'alloca' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_C_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_152109, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_152109, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %c5_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z29C_drain_IO_L1_out_intra_transiiiiPA1_7ap_uintILi256EERN3hls6streamItLi0EEE.exit.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c5_V_14 = load i5 %c5_V"   --->   Operation 11 'load' 'c5_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.63ns)   --->   "%icmp_ln1069 = icmp_eq  i5 %c5_V_14, i5 16"   --->   Operation 12 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln870 = add i5 %c5_V_14, i5 1"   --->   Operation 14 'add' 'add_ln870' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln965 = br i1 %icmp_ln1069, void %.split48, void %_Z38C_drain_IO_L1_out_inter_trans_boundaryiiiiPA1_7ap_uintILi256EERN3hls6streamIS0_Li0EEE.exit.i.exitStub" [src/kernel_kernel.cpp:965]   --->   Operation 15 'br' 'br_ln965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln1069 = zext i5 %c5_V_14"   --->   Operation 16 'zext' 'zext_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i256 %local_C_V, i64 0, i64 %zext_ln1069" [src/kernel_kernel.cpp:971]   --->   Operation 17 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.20ns)   --->   "%local_C_V_load = load i4 %local_C_V_addr" [src/kernel_kernel.cpp:971]   --->   Operation 18 'load' 'local_C_V_load' <Predicate = (!icmp_ln1069)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln870 = store i5 %add_ln870, i5 %c5_V"   --->   Operation 19 'store' 'store_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln965 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_47" [src/kernel_kernel.cpp:965]   --->   Operation 20 'specpipeline' 'specpipeline_ln965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln965 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/kernel_kernel.cpp:965]   --->   Operation 21 'specloopname' 'specloopname_ln965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (1.20ns)   --->   "%local_C_V_load = load i4 %local_C_V_addr" [src/kernel_kernel.cpp:971]   --->   Operation 22 'load' 'local_C_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (1.42ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_drain_C_drain_IO_L1_out_0_152109, i256 %local_C_V_load" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'write' 'write_ln174' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z29C_drain_IO_L1_out_intra_transiiiiPA1_7ap_uintILi256EERN3hls6streamItLi0EEE.exit.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('c5.V') [3]  (0 ns)
	'load' operation ('c5.V') on local variable 'c5.V' [10]  (0 ns)
	'getelementptr' operation ('local_C_V_addr', src/kernel_kernel.cpp:971) [17]  (0 ns)
	'load' operation ('local_C_V_load', src/kernel_kernel.cpp:971) on array 'local_C_V' [20]  (1.2 ns)

 <State 2>: 2.63ns
The critical path consists of the following:
	'load' operation ('local_C_V_load', src/kernel_kernel.cpp:971) on array 'local_C_V' [20]  (1.2 ns)
	fifo write operation ('write_ln174', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifo_C_drain_C_drain_IO_L1_out_0_152109' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [21]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
