{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713370966601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713370966601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 10:22:46 2024 " "Processing started: Wed Apr 17 10:22:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713370966601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713370966601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c Battleship " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713370966601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713370966873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713370966873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25mh.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock25mh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock25mh " "Found entity 1: clock25mh" {  } { { "clock25mh.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/clock25mh.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713370972073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713370972073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sincronizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizador " "Found entity 1: sincronizador" {  } { { "sincronizador.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/sincronizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713370972074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713370972074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generadormatriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file generadormatriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generadorMatriz " "Found entity 1: generadorMatriz" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713370972075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713370972075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlador_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "controlador_vga.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/controlador_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713370972076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713370972076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_vertical.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_vertical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_vertical " "Found entity 1: contador_vertical" {  } { { "contador_vertical.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/contador_vertical.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713370972077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713370972077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_parametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_parametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_parametrizable " "Found entity 1: contador_parametrizable" {  } { { "contador_parametrizable.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/contador_parametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713370972077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713370972077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_horizontal.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_horizontal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_horizontal " "Found entity 1: contador_horizontal" {  } { { "contador_horizontal.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/contador_horizontal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713370972079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713370972079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_mayor.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador_mayor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_mayor " "Found entity 1: comparador_mayor" {  } { { "comparador_mayor.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/comparador_mayor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713370972079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713370972079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_igual.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador_igual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_igual " "Found entity 1: comparador_igual" {  } { { "comparador_igual.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/comparador_igual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713370972080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713370972080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlador_vga " "Elaborating entity \"controlador_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713370972096 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713370972098 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713370972098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock25mh clock25mh:clock_iml " "Elaborating entity \"clock25mh\" for hierarchy \"clock25mh:clock_iml\"" {  } { { "controlador_vga.sv" "clock_iml" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/controlador_vga.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713370972104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable clock25mh:clock_iml\|contador_parametrizable:divisor_clock " "Elaborating entity \"contador_parametrizable\" for hierarchy \"clock25mh:clock_iml\|contador_parametrizable:divisor_clock\"" {  } { { "clock25mh.sv" "divisor_clock" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/clock25mh.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713370972105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_horizontal contador_horizontal:contador_horizontal " "Elaborating entity \"contador_horizontal\" for hierarchy \"contador_horizontal:contador_horizontal\"" {  } { { "controlador_vga.sv" "contador_horizontal" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/controlador_vga.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713370972105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable contador_horizontal:contador_horizontal\|contador_parametrizable:contador " "Elaborating entity \"contador_parametrizable\" for hierarchy \"contador_horizontal:contador_horizontal\|contador_parametrizable:contador\"" {  } { { "contador_horizontal.sv" "contador" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/contador_horizontal.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713370972106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_igual contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual " "Elaborating entity \"comparador_igual\" for hierarchy \"contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual\"" {  } { { "contador_horizontal.sv" "comparador_igual" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/contador_horizontal.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713370972106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_vertical contador_vertical:contador_vertical " "Elaborating entity \"contador_vertical\" for hierarchy \"contador_vertical:contador_vertical\"" {  } { { "controlador_vga.sv" "contador_vertical" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/controlador_vga.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713370972107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizador sincronizador:sincronizador " "Elaborating entity \"sincronizador\" for hierarchy \"sincronizador:sincronizador\"" {  } { { "controlador_vga.sv" "sincronizador" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/controlador_vga.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713370972108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_mayor sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch " "Elaborating entity \"comparador_mayor\" for hierarchy \"sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch\"" {  } { { "sincronizador.sv" "comparador_hfront_porch" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/sincronizador.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713370972108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generadorMatriz generadorMatriz:generadorCuadricula " "Elaborating entity \"generadorMatriz\" for hierarchy \"generadorMatriz:generadorCuadricula\"" {  } { { "controlador_vga.sv" "generadorCuadricula" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/controlador_vga.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713370972109 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "azul generadorMatriz.sv(12) " "Verilog HDL or VHDL warning at generadorMatriz.sv(12): object \"azul\" assigned a value but never read" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713370972112 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ajuste_x generadorMatriz.sv(23) " "Verilog HDL or VHDL warning at generadorMatriz.sv(23): object \"ajuste_x\" assigned a value but never read" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713370972112 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ajuste_y generadorMatriz.sv(24) " "Verilog HDL or VHDL warning at generadorMatriz.sv(24): object \"ajuste_y\" assigned a value but never read" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713370972112 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(55) " "Verilog HDL assignment warning at generadorMatriz.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713370972112 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(54) " "Verilog HDL assignment warning at generadorMatriz.sv(54): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713370972112 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(51) " "Verilog HDL assignment warning at generadorMatriz.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713370972112 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(77) " "Verilog HDL assignment warning at generadorMatriz.sv(77): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713370972112 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(74) " "Verilog HDL assignment warning at generadorMatriz.sv(74): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713370972112 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713370972112 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713370972112 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713370972112 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713370972112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713370972640 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713370972838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713370972906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713370972906 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "361 " "Implemented 361 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713370972933 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713370972933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "331 " "Implemented 331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713370972933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713370972933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713370972942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 10:22:52 2024 " "Processing ended: Wed Apr 17 10:22:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713370972942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713370972942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713370972942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713370972942 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713370973960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713370973961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 10:22:53 2024 " "Processing started: Wed Apr 17 10:22:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713370973961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713370973961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c Battleship " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713370973961 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713370974017 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1713370974017 ""}
{ "Info" "0" "" "Revision = Battleship" {  } {  } 0 0 "Revision = Battleship" 0 0 "Fitter" 0 0 1713370974017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713370974101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713370974102 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Battleship 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Battleship\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713370974107 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713370974138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713370974138 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713370974381 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713370974392 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713370974464 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1713370980057 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713370980072 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713370980074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713370980074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713370980075 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713370980075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713370980075 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713370980075 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Battleship.sdc " "Synopsys Design Constraints File file not found: 'Battleship.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713370980417 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713370980417 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713370980419 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713370980419 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713370980419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713370980421 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713370980422 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713370980422 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713370980435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713370983936 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1713370984045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713370993868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713371002170 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713371003269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713371003270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713371003896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713371005979 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713371005979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713371006945 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713371006945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713371006947 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713371007872 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713371007895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713371008139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713371008139 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713371008384 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713371009877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/output_files/Battleship.fit.smsg " "Generated suppressed messages file C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/output_files/Battleship.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713371010090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7622 " "Peak virtual memory: 7622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713371010379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 10:23:30 2024 " "Processing ended: Wed Apr 17 10:23:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713371010379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713371010379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713371010379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713371010379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713371011299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713371011299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 10:23:31 2024 " "Processing started: Wed Apr 17 10:23:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713371011299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713371011299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c Battleship " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713371011299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713371011787 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713371014763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713371015050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 10:23:35 2024 " "Processing ended: Wed Apr 17 10:23:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713371015050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713371015050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713371015050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713371015050 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713371015633 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713371015987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713371015987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 10:23:35 2024 " "Processing started: Wed Apr 17 10:23:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713371015987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713371015987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c Battleship " "Command: quartus_sta VGA -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713371015987 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713371016055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713371016379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713371016379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371016408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371016408 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Battleship.sdc " "Synopsys Design Constraints File file not found: 'Battleship.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713371016735 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371016735 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] " "create_clock -period 1.000 -name clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713371016736 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713371016736 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " "create_clock -period 1.000 -name contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713371016736 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713371016736 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713371016737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713371016738 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713371016738 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713371016743 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713371016752 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713371016752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.045 " "Worst-case setup slack is -3.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.045              -3.045 clock  " "   -3.045              -3.045 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.735             -27.316 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -2.735             -27.316 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.065             -20.562 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -2.065             -20.562 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371016755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.384               0.000 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.816               0.000 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.154               0.000 clock  " "    1.154               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371016757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713371016759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713371016760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.858 " "Worst-case minimum pulse width slack is -0.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858              -1.481 clock  " "   -0.858              -1.481 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.330 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.394              -5.330 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.090 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -0.394              -5.090 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371016761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371016761 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713371016770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713371016788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713371017305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713371017344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713371017348 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713371017348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.070 " "Worst-case setup slack is -3.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.070              -3.070 clock  " "   -3.070              -3.070 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.675             -26.715 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -2.675             -26.715 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.053             -19.929 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -2.053             -19.929 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371017349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.436 " "Worst-case hold slack is 0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.436               0.000 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.793               0.000 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.213               0.000 clock  " "    1.213               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371017352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713371017353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713371017355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.865 " "Worst-case minimum pulse width slack is -0.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.865              -1.525 clock  " "   -0.865              -1.525 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.200 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.394              -5.200 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.100 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -0.394              -5.100 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371017358 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713371017365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713371017463 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713371017893 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713371017934 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713371017935 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713371017935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.541 " "Worst-case setup slack is -2.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.541              -2.541 clock  " "   -2.541              -2.541 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.308             -13.065 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -1.308             -13.065 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979              -8.687 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.979              -8.687 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371017937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.086               0.000 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.419               0.000 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 clock  " "    1.311               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371017939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713371017941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713371017943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.754 " "Worst-case minimum pulse width slack is -0.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.754              -1.159 clock  " "   -0.754              -1.159 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.105               0.000 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.165               0.000 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371017944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371017944 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713371017952 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713371018051 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713371018052 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713371018052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.253 " "Worst-case setup slack is -2.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.253              -2.253 clock  " "   -2.253              -2.253 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.134             -11.327 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -1.134             -11.327 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.849              -7.627 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.849              -7.627 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371018054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.077               0.000 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.381               0.000 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.082               0.000 clock  " "    1.082               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371018059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713371018060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713371018062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.729 " "Worst-case minimum pulse width slack is -0.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.729              -1.117 clock  " "   -0.729              -1.117 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.114               0.000 contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.164               0.000 clock25mh:clock_iml\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713371018063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713371018063 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713371018914 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713371018916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5268 " "Peak virtual memory: 5268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713371018942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 10:23:38 2024 " "Processing ended: Wed Apr 17 10:23:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713371018942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713371018942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713371018942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713371018942 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus Prime Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713371019595 ""}
