/////Create D Flip flop 
//Data Flow Modelling

module D_ff_gate(q,qbar,d,clk);
input d,clk;
output  q,qbar;
assign q= clk?d:q;
assign qbar =~q;

endmodule

module dff_test;
reg d,clk;
wire q,qbar;

D_ff_gate df(q,qbar,d,clk);

always #5 clk=~clk;
initial begin
clk=1;d=1;
#10 d=0;
#10$stop;
$display("Simulation Ended");
$finish;
end
initial begin
        $monitor("At time %t: clk=%b, d=%b | q=%b, qbar=%b", $time, clk, d, q, qbar);
    end
endmodule
