;redcode
;assert 1
	SPL 0, <92
	CMP -277, <-127
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP 701, 50
	SUB @121, 103
	SPL 180, 10
	SUB 0, 8
	JMP <121, 503
	MOV -4, <-20
	SUB @121, 503
	JMN @12, #200
	SLT <180, 10
	SPL 0, <8
	SUB 12, @10
	JMN <121, 106
	JMN 30, 9
	SUB #12, @200
	JMN -1, @-20
	CMP #0, <-231
	ADD #0, <-231
	SPL 3, 80
	MOV -1, <-20
	DJN -1, @-20
	SLT #30, 9
	JMN -1, @-20
	ADD 3, 926
	SUB @121, 503
	CMP #12, @200
	SUB @121, 106
	SUB @121, 106
	JMN 0, <8
	SUB @121, 103
	DJN @12, #707
	SUB 0, 8
	SUB 0, 8
	CMP #30, 9
	JMP 30, 9
	JMN -30, 9
	ADD #0, <-231
	CMP 701, 50
	ADD 210, 30
	SUB @121, 106
	JMN -30, 9
	SPL 3, 80
	ADD #0, <-231
	CMP 701, 50
	CMP -277, <-127
	MOV -1, <-20
	ADD 240, 60
	SUB @121, 106
	JMN 30, 9
	SUB @121, 106
	JMN 30, 9
	SUB <0, @2
	SUB <0, @2
