

================================================================
== Vitis HLS Report for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'
================================================================
* Date:           Sun Nov  3 13:41:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.215 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_194_13  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./../hw_library/pool.h:194]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%KER_bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %KER_bound"   --->   Operation 8 'read' 'KER_bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln194 = store i32 0, i32 %i" [./../hw_library/pool.h:194]   --->   Operation 9 'store' 'store_ln194' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc276"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = load i32 %i" [./../hw_library/pool.h:194]   --->   Operation 11 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.55ns)   --->   "%icmp_ln194 = icmp_eq  i32 %i_3, i32 %KER_bound_read" [./../hw_library/pool.h:194]   --->   Operation 12 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.55ns)   --->   "%i_4 = add i32 %i_3, i32 1" [./../hw_library/pool.h:194]   --->   Operation 13 'add' 'i_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %for.inc276.split, void %if.end279.loopexit.exitStub" [./../hw_library/pool.h:194]   --->   Operation 14 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln194 = store i32 %i_4, i32 %i" [./../hw_library/pool.h:194]   --->   Operation 15 'store' 'store_ln194' <Predicate = (!icmp_ln194)> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (icmp_ln194)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln195 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/pool.h:195]   --->   Operation 16 'specpipeline' 'specpipeline_ln195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [./../hw_library/pool.h:194]   --->   Operation 17 'specloopname' 'specloopname_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.63ns)   --->   "%valIn = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:196]   --->   Operation 18 'read' 'valIn' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (3.58ns)   --->   "%write_ln197 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn" [./../hw_library/pool.h:197]   --->   Operation 19 'write' 'write_ln197' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln194 = br void %for.inc276" [./../hw_library/pool.h:194]   --->   Operation 20 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln194', ./../hw_library/pool.h:194) of constant 0 on local variable 'i', ./../hw_library/pool.h:194 [8]  (1.588 ns)
	'load' operation 32 bit ('i', ./../hw_library/pool.h:194) on local variable 'i', ./../hw_library/pool.h:194 [11]  (0.000 ns)
	'add' operation 32 bit ('i', ./../hw_library/pool.h:194) [13]  (2.552 ns)
	'store' operation 0 bit ('store_ln194', ./../hw_library/pool.h:194) of variable 'i', ./../hw_library/pool.h:194 on local variable 'i', ./../hw_library/pool.h:194 [20]  (1.588 ns)

 <State 2>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:196) on port 'connect_2' (./../hw_library/pool.h:196) [18]  (3.634 ns)
	fifo write operation ('write_ln197', ./../hw_library/pool.h:197) on port 'connect_3' (./../hw_library/pool.h:197) [19]  (3.581 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
