/**
 ******************************************************************************
 * @file           : CortexM4_Core_NVIC.h
 * @author         : Mohamed Osama
 * @brief          : Contains The Static Code To Control NVIC
 ******************************************************************************/
#ifndef CORTEXM4_CORE_NVIC_H_
#define CORTEXM4_CORE_NVIC_H_

/* ------------------- Includes Start ----------------------------------------*/
#include "Common/Std_Types.h"

/* ------------------- Includes End ------------------------------------------*/


/* ------------------- Macro Declarations Start ------------------------------*/
#define NVIC_BASE  (0xE000E100UL)
#define NVIC       ((NVIC_Type*)NVIC_BASE)
#define NVIC_PRIO_BITS 4U // Number of priority bits in NVIC for STM32F4xx

/* ------------------- Macro Declarations End --------------------------------*/

/* ------------------- Macro Function Declarations Start ---------------------*/


/* ------------------- Macro Function Declarations End -----------------------*/

/* ------------------- Data Type Declarations Start --------------------------*/
typedef struct {
	volatile uint32_t ISER[8U];
	volatile uint32_t RESERVED0[24U];
	volatile uint32_t ICER[8U];
	volatile uint32_t RESERVED1[24U];
	volatile uint32_t ISPR[8U];
    volatile uint32_t RESERVED2[24U];
    volatile uint32_t ICPR[8U];
    volatile uint32_t RESERVED3[24U];
    volatile uint32_t IABR[8U];
    volatile uint32_t RESERVED4[56U];
    volatile uint8_t IP[240U];
    volatile uint32_t RESERVED5[644U];
    volatile uint32_t STIR;
}NVIC_Type;


typedef enum {
	// Core Exceptions
    NonMaskableInt_IRQn     = -14,  // Non-Maskable Interrupt
    MemoryManagement_IRQn   = -12,  // Memory Management Interrupt
    BusFault_IRQn           = -11,  // Bus Fault Interrupt
    UsageFault_IRQn         = -10,  // Usage Fault Interrupt
    SVCall_IRQn             = -5,   // Supervisor Call Interrupt
    DebugMonitor_IRQn       = -4,   // Debug Monitor Interrupt
    PendSV_IRQn             = -2,   // PendSV Interrupt
    SysTick_IRQn            = -1,   // SysTick Interrupt
	// STM32-specific interrupts
    WWDG_IRQn               = 0,    // Window Watchdog Interrupt
    PVD_IRQn                = 1,    // PVD through EXTI Line Detection Interrupt
    TAMP_STAMP_IRQn         = 2,    // Tamper and TimeStamp interrupts through the EXTI line
    RTC_WKUP_IRQn           = 3,    // RTC Wakeup interrupt through the EXTI line
    FLASH_IRQn              = 4,    // Flash global Interrupt
    RCC_IRQn                = 5,    // RCC global Interrupt
    EXTI0_IRQn              = 6,    // EXTI Line0 Interrupt
    EXTI1_IRQn              = 7,    // EXTI Line1 Interrupt
    EXTI2_IRQn              = 8,    // EXTI Line2 Interrupt
    EXTI3_IRQn              = 9,    // EXTI Line3 Interrupt
    EXTI4_IRQn              = 10,   // EXTI Line4 Interrupt
    DMA1_Stream0_IRQn       = 11,   // DMA1 Stream 0 global Interrupt
    DMA1_Stream1_IRQn       = 12,   // DMA1 Stream 1 global Interrupt
    DMA1_Stream2_IRQn       = 13,   // DMA1 Stream 2 global Interrupt
    DMA1_Stream3_IRQn       = 14,   // DMA1 Stream 3 global Interrupt
    DMA1_Stream4_IRQn       = 15,   // DMA1 Stream 4 global Interrupt
    DMA1_Stream5_IRQn       = 16,   // DMA1 Stream 5 global Interrupt
    DMA1_Stream6_IRQn       = 17,   // DMA1 Stream 6 global Interrupt
    ADC_IRQn                = 18,   // ADC1, ADC2, and ADC3 global Interrupts
    CAN1_TX_IRQn            = 19,   // CAN1 TX Interrupt
    CAN1_RX0_IRQn           = 20,   // CAN1 RX0 Interrupt
    CAN1_RX1_IRQn           = 21,   // CAN1 RX1 Interrupt
    CAN1_SCE_IRQn           = 22,   // CAN1 SCE Interrupt
    EXTI9_5_IRQn            = 23,   // External Line[9:5] Interrupts
    TIM1_BRK_TIM9_IRQn      = 24,   // TIM1 Break Interrupt and TIM9 global Interrupt
    TIM1_UP_TIM10_IRQn      = 25,   // TIM1 Update Interrupt and TIM10 global Interrupt
    TIM1_TRG_COM_TIM11_IRQn = 26,   // TIM1 Trigger and Commutation Interrupt and TIM11 global Interrupt
    TIM1_CC_IRQn            = 27,   // TIM1 Capture Compare Interrupt
    TIM2_IRQn               = 28,   // TIM2 global Interrupt
    TIM3_IRQn               = 29,   // TIM3 global Interrupt
    TIM4_IRQn               = 30,   // TIM4 global Interrupt
    I2C1_EV_IRQn            = 31,   // I2C1 Event Interrupt
    I2C1_ER_IRQn            = 32,   // I2C1 Error Interrupt
    I2C2_EV_IRQn            = 33,   // I2C2 Event Interrupt
    I2C2_ER_IRQn            = 34,   // I2C2 Error Interrupt
    SPI1_IRQn               = 35,   // SPI1 global Interrupt
    SPI2_IRQn               = 36,   // SPI2 global Interrupt
    USART1_IRQn             = 37,   // USART1 global Interrupt
    USART2_IRQn             = 38,   // USART2 global Interrupt
    USART3_IRQn             = 39,   // USART3 global Interrupt
    EXTI15_10_IRQn          = 40,   // External Line[15:10] Interrupts
    RTC_Alarm_IRQn          = 41,   // RTC Alarm (A and B) through EXTI Line Interrupt
    OTG_FS_WKUP_IRQn        = 42,   // USB OTG FS Wakeup through EXTI line interrupt
    TIM8_BRK_TIM12_IRQn     = 43,   // TIM8 Break Interrupt and TIM12 global Interrupt
    TIM8_UP_TIM13_IRQn      =44,   // TIM8 Update Interrupt and TIM13 global Interrupt
    TIM8_TRG_COM_TIM14_IRQn = 45,   // TIM8 Trigger and Commutation Interrupt and TIM14 global Interrupt
    TIM8_CC_IRQn            = 46,   // TIM8 Capture Compare Interrupt
    DMA1_Stream7_IRQn       = 47,   // DMA1 Stream7 Interrupt
    FSMC_IRQn               = 48,   // FSMC global Interrupt
    SDIO_IRQn               = 49,   // SDIO global Interrupt
    TIM5_IRQn               = 50,   // TIM5 global Interrupt
    SPI3_IRQn               = 51,   // SPI3 global Interrupt
    UART4_IRQn              = 52,   // UART4 global Interrupt
    UART5_IRQn              = 53,   // UART5 global Interrupt
    TIM6_DAC_IRQn           = 54,   // TIM6 global and DAC1 and DAC2 underrun error Interrupts
    TIM7_IRQn               = 55,   // TIM7 global Interrupt
    DMA2_Stream0_IRQn       = 56,   // DMA2 Stream 0 global Interrupt
    DMA2_Stream1_IRQn       = 57,   // DMA2 Stream 1 global Interrupt
    DMA2_Stream2_IRQn       = 58,   // DMA2 Stream 2 global Interrupt
    DMA2_Stream3_IRQn       = 59,   // DMA2 Stream 3 global Interrupt
    DMA2_Stream4_IRQn       = 60,   // DMA2 Stream 4 global Interrupt
    ETH_IRQn                = 61,   // Ethernet global Interrupt
    ETH_WKUP_IRQn           = 62,   // Ethernet Wakeup through EXTI line Interrupt
    CAN2_TX_IRQn            = 63,   // CAN2 TX Interrupt
    CAN2_RX0_IRQn           = 64,   // CAN2 RX0 Interrupt
    CAN2_RX1_IRQn           = 65,   // CAN2 RX1 Interrupt
    CAN2_SCE_IRQn           = 66,   // CAN2 SCE Interrupt
    OTG_FS_IRQn             = 67,   // USB OTG FS global Interrupt
    DMA2_Stream5_IRQn       = 68,   // DMA2 Stream 5 global Interrupt
    DMA2_Stream6_IRQn       = 69,   // DMA2 Stream 6 global Interrupt
    DMA2_Stream7_IRQn       = 70,   // DMA2 Stream 7 global Interrupt
    USART6_IRQn             = 71,   // USART6 global Interrupt
    I2C3_EV_IRQn            = 72,   // I2C3 event Interrupt
    I2C3_ER_IRQn            = 73,   // I2C3 error Interrupt
    OTG_HS_EP1_OUT_IRQn     = 74,   // USB OTG HS End Point 1 Out global Interrupt
    OTG_HS_EP1_IN_IRQn      = 75,   // USB OTG HS End Point 1 In global Interrupt
    OTG_HS_WKUP_IRQn        = 76,   // USB OTG HS Wakeup through EXTI interrupt
    OTG_HS_IRQn             = 77,   // USB OTG HS global Interrupt
    DCMI_IRQn               = 78,   // DCMI global Interrupt
    CRYP_IRQn               = 79,   // CRYP crypto global Interrupt
    HASH_RNG_IRQn           = 80,   // Hash and RNG global Interrupts
    FPU_IRQn                = 81    // FPU global Interrupt
} IRQn_Type;

/* ------------------- Data Type Declarations End ----------------------------*/

/* ------------------- Software Interfaces Declarations Start ----------------*/

/**
 * @brief Enables a specific interrupt in the NVIC.
 * @details This function enables the interrupt specified by the IRQn parameter in the NVIC
 * @param IRQn The interrupt number to be enabled.
 * @note IRQn must not be Negative.
 */
void NVIC_EnableIRQ(IRQn_Type IRQn);
/** @brief Disables a specific interrupt in the NVIC.
 *  @details This function disables the interrupt specified by the IRQn parameter in the NVIC
 *  @param IRQn The interrupt number to be disabled.
 *  @note IRQn must not be Negative.
 */
void NVIC_DisableIRQ(IRQn_Type IRQn);

/** @brief Sets a specific interrupt as pending in the NVIC.
 *  @details This function sets the specified interrupt as pending in the NVIC
 *  @param IRQn The interrupt number to be set as pending.
 *  @note IRQn must not be Negative.
 */
void NVIC_SetPendingIRQ(IRQn_Type IRQn);

/** @brief Clears the pending status of a specific interrupt in the NVIC.
 *  @details This function clears the pending status of the specified interrupt in the NVIC
 *  @param IRQn The interrupt number for which the pending status should be cleared.
 *  @note IRQn must not be Negative.
 */
void NVIC_ClearPendingIRQ(IRQn_Type IRQn);

/** @brief Retrieves the active status of a specific interrupt in the NVIC.
 *  @details This function retrieves the active status of the specified interrupt in the NVIC (Nested Vectored Interrupt Controller).
 *  @param IRQn The interrupt number for which the active status should be retrieved.
 *  @return The active status of the specified interrupt. It returns a 1 value if the interrupt is active, and zero otherwise.
 *  @note IRQn must not be Negative
 */
uint32_t NVIC_GetActiveIRQ(IRQn_Type IRQn);

/**
 * @brief Set the priority of a specific interrupt.
 *
 * @details This function allows setting the priority of a specific interrupt identified by its IRQn_Type.
 *          The priority value determines the relative importance of the interrupt compared to other interrupts.
 *
 * @param IRQn     The interrupt number for which the priority is to be set.
 * @param Priority The priority value to be assigned to the interrupt.
 *                 - The valid range of priority values depends on the specific MicroController.
 *                 - A lower numerical value represents a higher priority.
 *
 * @return None.
 *
 * @note The priority value assigned to an interrupt determines its relative importance compared to other interrupts.
 *       The valid range of priority values may vary depending on the specific MicroController.
 */
void NVIC_SetPriority(IRQn_Type IRQn, uint32_t Priority);

/**
 * @brief Get the priority of a specific interrupt.
 *
 * @details This function retrieves the priority of a specific interrupt identified by its IRQn_Type.
 *          The priority value indicates the relative importance of the interrupt compared to other interrupts.
 *
 * @param IRQn The interrupt number for which the priority is to be retrieved.
 *
 * @return The priority value of the specified interrupt.
 *         - The priority value represents the relative importance of the interrupt.
 *         - The valid range of priority values depends on the specific MicroController.
 *         - A lower numerical value indicates a higher priority.
 *
 * @note The priority value of an interrupt indicates its relative importance compared to other interrupts.
 *       The valid range of priority values may vary depending on the specific MicroController.
 */
uint32_t NVIC_GetPriority(IRQn_Type IRQn);

/* ------------------- Software Interfaces Declarations End ------------------*/




#endif /* CORTEXM4_CORE_NVIC_H_ */
