

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_171_1'
================================================================
* Date:           Sun Oct 12 10:39:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98311|    98311|  0.983 ms|  0.983 ms|  98311|  98311|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_171_1  |    98309|    98309|         9|          3|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum_sq = alloca i32 1"   --->   Operation 12 'alloca' 'sum_sq' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum_sq"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i127"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_14 = load i16 %i" [activation_accelerator.cpp:172]   --->   Operation 17 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.10ns)   --->   "%icmp_ln171 = icmp_eq  i16 %i_14, i16 32768" [activation_accelerator.cpp:171]   --->   Operation 19 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%add_ln171 = add i16 %i_14, i16 1" [activation_accelerator.cpp:171]   --->   Operation 21 'add' 'add_ln171' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc.i127.split, void %for.end.i129.exitStub" [activation_accelerator.cpp:171]   --->   Operation 22 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i_14, i32 4, i32 14" [activation_accelerator.cpp:172]   --->   Operation 23 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i11 %lshr_ln7" [activation_accelerator.cpp:172]   --->   Operation 24 'zext' 'zext_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 25 'getelementptr' 'x_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 26 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 27 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 28 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 29 'getelementptr' 'x_8_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 30 'getelementptr' 'x_10_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 31 'getelementptr' 'x_12_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 32 'getelementptr' 'x_14_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i32 %x_16, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 33 'getelementptr' 'x_16_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i32 %x_18, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 34 'getelementptr' 'x_18_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i32 %x_20, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 35 'getelementptr' 'x_20_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i32 %x_22, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 36 'getelementptr' 'x_22_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_24_addr = getelementptr i32 %x_24, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 37 'getelementptr' 'x_24_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_26_addr = getelementptr i32 %x_26, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 38 'getelementptr' 'x_26_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_28_addr = getelementptr i32 %x_28, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 39 'getelementptr' 'x_28_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_30_addr = getelementptr i32 %x_30, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 40 'getelementptr' 'x_30_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i16 %i_14" [activation_accelerator.cpp:172]   --->   Operation 41 'trunc' 'trunc_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%x_load = load i11 %x_addr" [activation_accelerator.cpp:172]   --->   Operation 42 'load' 'x_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:172]   --->   Operation 43 'load' 'x_2_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:172]   --->   Operation 44 'load' 'x_4_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:172]   --->   Operation 45 'load' 'x_6_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:172]   --->   Operation 46 'load' 'x_8_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:172]   --->   Operation 47 'load' 'x_10_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:172]   --->   Operation 48 'load' 'x_12_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:172]   --->   Operation 49 'load' 'x_14_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:172]   --->   Operation 50 'load' 'x_16_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:172]   --->   Operation 51 'load' 'x_18_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:172]   --->   Operation 52 'load' 'x_20_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:172]   --->   Operation 53 'load' 'x_22_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:172]   --->   Operation 54 'load' 'x_24_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:172]   --->   Operation 55 'load' 'x_26_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:172]   --->   Operation 56 'load' 'x_28_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:172]   --->   Operation 57 'load' 'x_30_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln171 = store i16 %add_ln171, i16 %i" [activation_accelerator.cpp:171]   --->   Operation 58 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%x_load = load i11 %x_addr" [activation_accelerator.cpp:172]   --->   Operation 59 'load' 'x_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:172]   --->   Operation 60 'load' 'x_2_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:172]   --->   Operation 61 'load' 'x_4_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:172]   --->   Operation 62 'load' 'x_6_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:172]   --->   Operation 63 'load' 'x_8_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:172]   --->   Operation 64 'load' 'x_10_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:172]   --->   Operation 65 'load' 'x_12_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:172]   --->   Operation 66 'load' 'x_14_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:172]   --->   Operation 67 'load' 'x_16_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:172]   --->   Operation 68 'load' 'x_18_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:172]   --->   Operation 69 'load' 'x_20_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:172]   --->   Operation 70 'load' 'x_22_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 71 [1/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:172]   --->   Operation 71 'load' 'x_24_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:172]   --->   Operation 72 'load' 'x_26_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 73 [1/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:172]   --->   Operation 73 'load' 'x_28_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:172]   --->   Operation 74 'load' 'x_30_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 75 [1/1] (0.48ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i4, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i32 %x_8_load, i32 %x_10_load, i32 %x_12_load, i32 %x_14_load, i32 %x_16_load, i32 %x_18_load, i32 %x_20_load, i32 %x_22_load, i32 %x_24_load, i32 %x_26_load, i32 %x_28_load, i32 %x_30_load, i4 %trunc_ln172" [activation_accelerator.cpp:172]   --->   Operation 75 'mux' 'tmp_6' <Predicate = (!icmp_ln171)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 76 [3/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %tmp_6, i32 %tmp_6" [activation_accelerator.cpp:172]   --->   Operation 76 'fmul' 'mul_i2' <Predicate = (!icmp_ln171)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 77 [2/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %tmp_6, i32 %tmp_6" [activation_accelerator.cpp:172]   --->   Operation 77 'fmul' 'mul_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 78 [1/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %tmp_6, i32 %tmp_6" [activation_accelerator.cpp:172]   --->   Operation 78 'fmul' 'mul_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sum_sq_load = load i32 %sum_sq" [activation_accelerator.cpp:172]   --->   Operation 79 'load' 'sum_sq_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [4/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:172]   --->   Operation 80 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sum_sq_load_1 = load i32 %sum_sq"   --->   Operation 87 'load' 'sum_sq_load_1' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_sq_out, i32 %sum_sq_load_1"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 81 [3/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:172]   --->   Operation 81 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 82 [2/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:172]   --->   Operation 82 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [activation_accelerator.cpp:170]   --->   Operation 83 'specloopname' 'specloopname_ln170' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:172]   --->   Operation 84 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln171 = store i32 %sum_sq_1, i32 %sum_sq" [activation_accelerator.cpp:171]   --->   Operation 85 'store' 'store_ln171' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.inc.i127" [activation_accelerator.cpp:171]   --->   Operation 86 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_sq_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_sq             (alloca           ) [ 0111111111]
i                  (alloca           ) [ 0100000000]
store_ln0          (store            ) [ 0000000000]
store_ln0          (store            ) [ 0000000000]
br_ln0             (br               ) [ 0000000000]
i_14               (load             ) [ 0000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000]
icmp_ln171         (icmp             ) [ 0111111000]
empty              (speclooptripcount) [ 0000000000]
add_ln171          (add              ) [ 0000000000]
br_ln171           (br               ) [ 0000000000]
lshr_ln7           (partselect       ) [ 0000000000]
zext_ln172         (zext             ) [ 0000000000]
x_addr             (getelementptr    ) [ 0010000000]
x_2_addr           (getelementptr    ) [ 0010000000]
x_4_addr           (getelementptr    ) [ 0010000000]
x_6_addr           (getelementptr    ) [ 0010000000]
x_8_addr           (getelementptr    ) [ 0010000000]
x_10_addr          (getelementptr    ) [ 0010000000]
x_12_addr          (getelementptr    ) [ 0010000000]
x_14_addr          (getelementptr    ) [ 0010000000]
x_16_addr          (getelementptr    ) [ 0010000000]
x_18_addr          (getelementptr    ) [ 0010000000]
x_20_addr          (getelementptr    ) [ 0010000000]
x_22_addr          (getelementptr    ) [ 0010000000]
x_24_addr          (getelementptr    ) [ 0010000000]
x_26_addr          (getelementptr    ) [ 0010000000]
x_28_addr          (getelementptr    ) [ 0010000000]
x_30_addr          (getelementptr    ) [ 0010000000]
trunc_ln172        (trunc            ) [ 0010000000]
store_ln171        (store            ) [ 0000000000]
x_load             (load             ) [ 0000000000]
x_2_load           (load             ) [ 0000000000]
x_4_load           (load             ) [ 0000000000]
x_6_load           (load             ) [ 0000000000]
x_8_load           (load             ) [ 0000000000]
x_10_load          (load             ) [ 0000000000]
x_12_load          (load             ) [ 0000000000]
x_14_load          (load             ) [ 0000000000]
x_16_load          (load             ) [ 0000000000]
x_18_load          (load             ) [ 0000000000]
x_20_load          (load             ) [ 0000000000]
x_22_load          (load             ) [ 0000000000]
x_24_load          (load             ) [ 0000000000]
x_26_load          (load             ) [ 0000000000]
x_28_load          (load             ) [ 0000000000]
x_30_load          (load             ) [ 0000000000]
tmp_6              (mux              ) [ 0111110000]
mul_i2             (fmul             ) [ 0111001111]
sum_sq_load        (load             ) [ 0111000111]
specloopname_ln170 (specloopname     ) [ 0000000000]
sum_sq_1           (fadd             ) [ 0000000000]
store_ln171        (store            ) [ 0000000000]
br_ln171           (br               ) [ 0000000000]
sum_sq_load_1      (load             ) [ 0000000000]
write_ln0          (write            ) [ 0000000000]
ret_ln0            (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sum_sq_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_sq_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16f32.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="sum_sq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_sq/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="x_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="11" slack="0"/>
<pin id="91" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_2_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="x_4_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="11" slack="0"/>
<pin id="105" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="x_6_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="0"/>
<pin id="112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="x_8_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_8_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_10_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="11" slack="0"/>
<pin id="126" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_10_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="x_12_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_12_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="x_14_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="11" slack="0"/>
<pin id="140" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_14_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="x_16_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_16_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_18_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_18_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="x_20_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_20_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="x_22_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_22_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="x_24_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="11" slack="0"/>
<pin id="175" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_24_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="x_26_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_26_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="x_28_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_28_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="x_30_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_30_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_8_load/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_10_load/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_12_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_14_load/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_16_load/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_18_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_20_load/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_22_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_24_load/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_26_load/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_28_load/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_30_load/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_sq_1/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="0" index="1" bw="32" slack="1"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i2/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln0_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln0_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="i_14_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln171_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln171_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="lshr_ln7_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="0" index="3" bw="5" slack="0"/>
<pin id="333" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln172_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln172_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln172/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln171_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="32" slack="0"/>
<pin id="371" dir="0" index="3" bw="32" slack="0"/>
<pin id="372" dir="0" index="4" bw="32" slack="0"/>
<pin id="373" dir="0" index="5" bw="32" slack="0"/>
<pin id="374" dir="0" index="6" bw="32" slack="0"/>
<pin id="375" dir="0" index="7" bw="32" slack="0"/>
<pin id="376" dir="0" index="8" bw="32" slack="0"/>
<pin id="377" dir="0" index="9" bw="32" slack="0"/>
<pin id="378" dir="0" index="10" bw="32" slack="0"/>
<pin id="379" dir="0" index="11" bw="32" slack="0"/>
<pin id="380" dir="0" index="12" bw="32" slack="0"/>
<pin id="381" dir="0" index="13" bw="32" slack="0"/>
<pin id="382" dir="0" index="14" bw="32" slack="0"/>
<pin id="383" dir="0" index="15" bw="32" slack="0"/>
<pin id="384" dir="0" index="16" bw="32" slack="0"/>
<pin id="385" dir="0" index="17" bw="4" slack="1"/>
<pin id="386" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sum_sq_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="5"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_sq_load/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln171_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="8"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sum_sq_load_1_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="5"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_sq_load_1/6 "/>
</bind>
</comp>

<comp id="417" class="1005" name="sum_sq_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_sq "/>
</bind>
</comp>

<comp id="425" class="1005" name="i_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="432" class="1005" name="icmp_ln171_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln171 "/>
</bind>
</comp>

<comp id="436" class="1005" name="x_addr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="1"/>
<pin id="438" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="441" class="1005" name="x_2_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="11" slack="1"/>
<pin id="443" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="x_4_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="1"/>
<pin id="448" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="x_6_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="11" slack="1"/>
<pin id="453" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="x_8_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="1"/>
<pin id="458" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_8_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="x_10_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="1"/>
<pin id="463" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_10_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="x_12_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="1"/>
<pin id="468" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_12_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="x_14_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="1"/>
<pin id="473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_14_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="x_16_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="1"/>
<pin id="478" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_16_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="x_18_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="1"/>
<pin id="483" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_18_addr "/>
</bind>
</comp>

<comp id="486" class="1005" name="x_20_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="1"/>
<pin id="488" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_20_addr "/>
</bind>
</comp>

<comp id="491" class="1005" name="x_22_addr_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="1"/>
<pin id="493" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_22_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="x_24_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="1"/>
<pin id="498" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_24_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="x_26_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="1"/>
<pin id="503" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_26_addr "/>
</bind>
</comp>

<comp id="506" class="1005" name="x_28_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="1"/>
<pin id="508" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_28_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="x_30_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="1"/>
<pin id="513" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_30_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="trunc_ln172_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="1"/>
<pin id="518" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln172 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_6_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="527" class="1005" name="mul_i2_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i2 "/>
</bind>
</comp>

<comp id="532" class="1005" name="sum_sq_load_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_sq_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="70" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="62" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="62" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="62" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="62" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="62" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="62" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="87" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="94" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="101" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="108" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="115" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="122" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="129" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="136" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="143" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="150" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="157" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="164" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="171" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="178" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="185" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="192" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="313" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="313" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="60" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="328" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="347"><net_src comp="338" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="349"><net_src comp="338" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="350"><net_src comp="338" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="352"><net_src comp="338" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="353"><net_src comp="338" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="354"><net_src comp="338" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="355"><net_src comp="338" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="356"><net_src comp="338" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="357"><net_src comp="338" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="361"><net_src comp="313" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="322" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="387"><net_src comp="64" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="388"><net_src comp="199" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="389"><net_src comp="205" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="390"><net_src comp="211" pin="3"/><net_sink comp="367" pin=3"/></net>

<net id="391"><net_src comp="217" pin="3"/><net_sink comp="367" pin=4"/></net>

<net id="392"><net_src comp="223" pin="3"/><net_sink comp="367" pin=5"/></net>

<net id="393"><net_src comp="229" pin="3"/><net_sink comp="367" pin=6"/></net>

<net id="394"><net_src comp="235" pin="3"/><net_sink comp="367" pin=7"/></net>

<net id="395"><net_src comp="241" pin="3"/><net_sink comp="367" pin=8"/></net>

<net id="396"><net_src comp="247" pin="3"/><net_sink comp="367" pin=9"/></net>

<net id="397"><net_src comp="253" pin="3"/><net_sink comp="367" pin=10"/></net>

<net id="398"><net_src comp="259" pin="3"/><net_sink comp="367" pin=11"/></net>

<net id="399"><net_src comp="265" pin="3"/><net_sink comp="367" pin=12"/></net>

<net id="400"><net_src comp="271" pin="3"/><net_sink comp="367" pin=13"/></net>

<net id="401"><net_src comp="277" pin="3"/><net_sink comp="367" pin=14"/></net>

<net id="402"><net_src comp="283" pin="3"/><net_sink comp="367" pin=15"/></net>

<net id="403"><net_src comp="289" pin="3"/><net_sink comp="367" pin=16"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="412"><net_src comp="295" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="413" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="420"><net_src comp="72" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="428"><net_src comp="76" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="435"><net_src comp="316" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="87" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="444"><net_src comp="94" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="449"><net_src comp="101" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="454"><net_src comp="108" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="459"><net_src comp="115" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="464"><net_src comp="122" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="469"><net_src comp="129" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="474"><net_src comp="136" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="479"><net_src comp="143" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="484"><net_src comp="150" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="489"><net_src comp="157" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="494"><net_src comp="164" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="499"><net_src comp="171" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="504"><net_src comp="178" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="509"><net_src comp="185" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="514"><net_src comp="192" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="519"><net_src comp="358" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="367" pin=17"/></net>

<net id="524"><net_src comp="367" pin="18"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="530"><net_src comp="299" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="535"><net_src comp="404" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="295" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_sq_out | {6 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_6 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_8 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_10 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_12 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_14 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_16 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_18 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_20 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_22 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_24 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_26 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_28 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_30 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_14 : 1
		icmp_ln171 : 2
		add_ln171 : 2
		br_ln171 : 3
		lshr_ln7 : 2
		zext_ln172 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		x_8_addr : 4
		x_10_addr : 4
		x_12_addr : 4
		x_14_addr : 4
		x_16_addr : 4
		x_18_addr : 4
		x_20_addr : 4
		x_22_addr : 4
		x_24_addr : 4
		x_26_addr : 4
		x_28_addr : 4
		x_30_addr : 4
		trunc_ln172 : 2
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		x_8_load : 5
		x_10_load : 5
		x_12_load : 5
		x_14_load : 5
		x_16_load : 5
		x_18_load : 5
		x_20_load : 5
		x_22_load : 5
		x_24_load : 5
		x_26_load : 5
		x_28_load : 5
		x_30_load : 5
		store_ln171 : 3
	State 2
		tmp_6 : 1
	State 3
	State 4
	State 5
	State 6
		sum_sq_1 : 1
		write_ln0 : 1
	State 7
	State 8
	State 9
		store_ln171 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_295      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_299      |    3    |   128   |   135   |
|----------|-----------------------|---------|---------|---------|
|    mux   |      tmp_6_fu_367     |    0    |    0    |    65   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln171_fu_322   |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln171_fu_316   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_80 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    lshr_ln7_fu_328    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln172_fu_338   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln172_fu_358  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   355   |   450   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_425     |   16   |
| icmp_ln171_reg_432|    1   |
|   mul_i2_reg_527  |   32   |
|sum_sq_load_reg_532|   32   |
|   sum_sq_reg_417  |   32   |
|   tmp_6_reg_521   |   32   |
|trunc_ln172_reg_516|    4   |
| x_10_addr_reg_461 |   11   |
| x_12_addr_reg_466 |   11   |
| x_14_addr_reg_471 |   11   |
| x_16_addr_reg_476 |   11   |
| x_18_addr_reg_481 |   11   |
| x_20_addr_reg_486 |   11   |
| x_22_addr_reg_491 |   11   |
| x_24_addr_reg_496 |   11   |
| x_26_addr_reg_501 |   11   |
| x_28_addr_reg_506 |   11   |
|  x_2_addr_reg_441 |   11   |
| x_30_addr_reg_511 |   11   |
|  x_4_addr_reg_446 |   11   |
|  x_6_addr_reg_451 |   11   |
|  x_8_addr_reg_456 |   11   |
|   x_addr_reg_436  |   11   |
+-------------------+--------+
|       Total       |   325  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_199 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_205 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_211 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_217 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_223 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_229 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_235 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_241 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_247 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_253 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_259 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_265 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_271 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_277 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_283 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_289 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_295    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   416  ||  7.259  ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   450  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   153  |
|  Register |    -   |    -   |   325  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   680  |   603  |
+-----------+--------+--------+--------+--------+
