<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCDtoHex7segment.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="BCDtoHex7segment.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ModeSelector.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ModeSelector.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="NewBcdTo7Seg.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="NewBcdTo7Seg.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bcdToHexDecoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="finalCircuit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="finalCircuit.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="finalCircuit.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="finalCircuit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="finalCircuit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="finalCircuit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="finalCircuit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="finalCircuit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="finalCircuit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="finalCircuit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="finalCircuit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="finalCircuit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="finalCircuit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="finalCircuit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="finalCircuit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="finalCircuit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="finalCircuit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="finalCircuit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="finalCircuit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="finalCircuit.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="finalCircuit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="finalCircuit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="finalCircuit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="finalCircuit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="finalCircuit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="finalCircuit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="finalCircuit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="finalCircuit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="finalCircuit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="finalCircuit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="finalCircuit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="finalCircuit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="finalCircuit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="finalCircuit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="finalCircuit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="finalCircuit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="finalCircuit_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="finalcircuit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="finalcircuit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="finalcircuit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="myShifterTest.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="myShifterTest.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="my_XOR_8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="my_XOR_8.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="rreal_selector.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="rreal_selector.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="to_1_2_10_100_1000Hz.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="to_1_2_10_100_1000Hz.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1604487340" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1604487340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604487343" xil_pn:in_ck="7088685036031327279" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8838185171450620971" xil_pn:start_ts="1604487340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCDtoHex7segment.vf"/>
      <outfile xil_pn:name="ModeSelector.vf"/>
      <outfile xil_pn:name="NewBcdTo7Seg.vf"/>
      <outfile xil_pn:name="finalCircuit.vf"/>
      <outfile xil_pn:name="myShifterTest.vf"/>
      <outfile xil_pn:name="my_XOR_8.vf"/>
      <outfile xil_pn:name="rreal_selector.vf"/>
      <outfile xil_pn:name="to_1_2_10_100_1000Hz.vf"/>
    </transform>
    <transform xil_pn:end_ts="1604487343" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2964544624640912670" xil_pn:start_ts="1604487343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604487343" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1604487343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604487343" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8358135917106772141" xil_pn:start_ts="1604487343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604487343" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1604487343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604487343" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8908206173167383636" xil_pn:start_ts="1604487343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604487350" xil_pn:in_ck="246122314036254102" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8915394782266447862" xil_pn:start_ts="1604487343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="finalCircuit.jhd"/>
      <outfile xil_pn:name="finalCircuit.lso"/>
      <outfile xil_pn:name="finalCircuit.ngc"/>
      <outfile xil_pn:name="finalCircuit.ngr"/>
      <outfile xil_pn:name="finalCircuit.prj"/>
      <outfile xil_pn:name="finalCircuit.stx"/>
      <outfile xil_pn:name="finalCircuit.syr"/>
      <outfile xil_pn:name="finalCircuit.xst"/>
      <outfile xil_pn:name="finalCircuit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1604487350" xil_pn:in_ck="4123302675805780681" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7788909748227074433" xil_pn:start_ts="1604487350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604487355" xil_pn:in_ck="-8095277104536682932" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8406479305625435715" xil_pn:start_ts="1604487350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="finalCircuit.bld"/>
      <outfile xil_pn:name="finalCircuit.ngd"/>
      <outfile xil_pn:name="finalCircuit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1604487361" xil_pn:in_ck="6526137873959673933" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1604487355">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="finalCircuit.pcf"/>
      <outfile xil_pn:name="finalCircuit_map.map"/>
      <outfile xil_pn:name="finalCircuit_map.mrp"/>
      <outfile xil_pn:name="finalCircuit_map.ncd"/>
      <outfile xil_pn:name="finalCircuit_map.ngm"/>
      <outfile xil_pn:name="finalCircuit_map.xrpt"/>
      <outfile xil_pn:name="finalCircuit_summary.xml"/>
      <outfile xil_pn:name="finalCircuit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1604487371" xil_pn:in_ck="-7786138772180699162" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1604487361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="finalCircuit.ncd"/>
      <outfile xil_pn:name="finalCircuit.pad"/>
      <outfile xil_pn:name="finalCircuit.par"/>
      <outfile xil_pn:name="finalCircuit.ptwx"/>
      <outfile xil_pn:name="finalCircuit.unroutes"/>
      <outfile xil_pn:name="finalCircuit.xpi"/>
      <outfile xil_pn:name="finalCircuit_pad.csv"/>
      <outfile xil_pn:name="finalCircuit_pad.txt"/>
      <outfile xil_pn:name="finalCircuit_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1604487378" xil_pn:in_ck="4123302675805773056" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1604487371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="finalCircuit.ut"/>
      <outfile xil_pn:name="finalcircuit.bgn"/>
      <outfile xil_pn:name="finalcircuit.bit"/>
      <outfile xil_pn:name="finalcircuit.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1604487371" xil_pn:in_ck="-5039255621766064183" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1604487367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="finalCircuit.twr"/>
      <outfile xil_pn:name="finalCircuit.twx"/>
    </transform>
  </transforms>

</generated_project>
