{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699276372430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699276372431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 10:12:52 2023 " "Processing started: Mon Nov 06 10:12:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699276372431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276372431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semana1 -c semana1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276372431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699276372744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1-comportamental " "Found design unit 1: circuito_semana_1-comportamental" {  } { { "circuito_semana_1.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378652 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1 " "Found entity 1: circuito_semana_1" {  } { { "circuito_semana_1.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-comportamental " "Found design unit 1: hexa7seg-comportamental" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/hexa7seg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378654 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/hexa7seg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-comportamental " "Found design unit 1: contador_m-comportamental" {  } { { "contador_m.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378655 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataflow-comportamental " "Found design unit 1: dataflow-comportamental" {  } { { "dataflow.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378657 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "dataflow.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busca_buracos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busca_buracos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busca_buracos-estrutural " "Found design unit 1: busca_buracos-estrutural" {  } { { "busca_buracos.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/busca_buracos.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378657 ""} { "Info" "ISGN_ENTITY_NAME" "1 busca_buracos " "Found entity 1: busca_buracos" {  } { { "busca_buracos.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/busca_buracos.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_custom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_custom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_custom-comportamental " "Found design unit 1: contador_custom-comportamental" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378659 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_custom " "Found entity 1: contador_custom" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-comportamental " "Found design unit 1: unidade_controle-comportamental" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/unidade_controle.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378660 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/unidade_controle.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos-comportamental " "Found design unit 1: gera_buracos-comportamental" {  } { { "gera_buracos.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378661 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos " "Found entity 1: gera_buracos" {  } { { "gera_buracos.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos_df-comportamental " "Found design unit 1: gera_buracos_df-comportamental" {  } { { "gera_buracos_df.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378663 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos_df " "Found entity 1: gera_buracos_df" {  } { { "gera_buracos_df.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos_uc-comportamental " "Found design unit 1: gera_buracos_uc-comportamental" {  } { { "gera_buracos_uc.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_uc.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378664 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos_uc " "Found entity 1: gera_buracos_uc" {  } { { "gera_buracos_uc.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_uc.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-comportamental " "Found design unit 1: registrador_n-comportamental" {  } { { "registrador_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/registrador_n.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378666 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/registrador_n.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_buraco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file move_buraco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 move_buraco-comportamental " "Found design unit 1: move_buraco-comportamental" {  } { { "move_buraco.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/move_buraco.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378667 ""} { "Info" "ISGN_ENTITY_NAME" "1 move_buraco " "Found entity 1: move_buraco" {  } { { "move_buraco.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/move_buraco.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_wrapper-comportamental " "Found design unit 1: circuito_wrapper-comportamental" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378668 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_wrapper " "Found entity 1: circuito_wrapper" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_df-comportamental " "Found design unit 1: wrapper_df-comportamental" {  } { { "wrapper_df.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378670 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_df " "Found entity 1: wrapper_df" {  } { { "wrapper_df.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_3000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_inicializacao-comportamental " "Found design unit 1: contador_inicializacao-comportamental" {  } { { "contador_3000.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_3000.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378671 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_inicializacao " "Found entity 1: contador_inicializacao" {  } { { "contador_3000.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_3000.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_uc-comportamental " "Found design unit 1: wrapper_uc-comportamental" {  } { { "wrapper_uc.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_uc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378672 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_uc " "Found entity 1: wrapper_uc" {  } { { "wrapper_uc.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_dificuldade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_dificuldade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_dificuldade-comportamental " "Found design unit 1: contador_dificuldade-comportamental" {  } { { "contador_dificuldade.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_dificuldade.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378674 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_dificuldade " "Found entity 1: contador_dificuldade" {  } { { "contador_dificuldade.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_dificuldade.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-comportamental " "Found design unit 1: clock_div-comportamental" {  } { { "clock_div.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/clock_div.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378675 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/clock_div.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_wrapper " "Elaborating entity \"circuito_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699276378701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_df wrapper_df:df " "Elaborating entity \"wrapper_df\" for hierarchy \"wrapper_df:df\"" {  } { { "circuito_wrapper.vhd" "df" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_inicializacao wrapper_df:df\|contador_inicializacao:contagem_regressiva " "Elaborating entity \"contador_inicializacao\" for hierarchy \"wrapper_df:df\|contador_inicializacao:contagem_regressiva\"" {  } { { "wrapper_df.vhd" "contagem_regressiva" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_semana_1 wrapper_df:df\|circuito_semana_1:circuito_principal " "Elaborating entity \"circuito_semana_1\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\"" {  } { { "wrapper_df.vhd" "circuito_principal" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg wrapper_df:df\|circuito_semana_1:circuito_principal\|hexa7seg:HEX_Estado " "Elaborating entity \"hexa7seg\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|hexa7seg:HEX_Estado\"" {  } { { "circuito_semana_1.vhd" "HEX_Estado" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataflow wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF " "Elaborating entity \"dataflow\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\"" {  } { { "circuito_semana_1.vhd" "DF" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador_m_n.vhd 2 1 " "Using design file contador_m_n.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m_n-comportamental " "Found design unit 1: contador_m_n-comportamental" {  } { { "contador_m_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378715 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m_n " "Found entity 1: contador_m_n" {  } { { "contador_m_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699276378715 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699276378715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_n wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m_n:CONTA_TEMPO " "Elaborating entity \"contador_m_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m_n:CONTA_TEMPO\"" {  } { { "dataflow.vhd" "CONTA_TEMPO" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378716 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "contador_m_n.vhd(50) " "VHDL Subtype or Type Declaration warning at contador_m_n.vhd(50): subtype or type has null range" {  } { { "contador_m_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 50 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1699276378716 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m_n:CONTA_TEMPO"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "contador_m_n.vhd(55) " "VHDL warning at contador_m_n.vhd(55): ignored assignment of value to null range" {  } { { "contador_m_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 55 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1699276378716 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m_n:CONTA_TEMPO"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "contador_m_n.vhd(57) " "VHDL warning at contador_m_n.vhd(57): ignored assignment of value to null range" {  } { { "contador_m_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 57 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1699276378716 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m_n:CONTA_TEMPO"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "contador_m_n.vhd(59) " "VHDL warning at contador_m_n.vhd(59): ignored assignment of value to null range" {  } { { "contador_m_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 59 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1699276378716 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m_n:CONTA_TEMPO"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "contador_m_n.vhd(60) " "VHDL warning at contador_m_n.vhd(60): ignored assignment of value to null range" {  } { { "contador_m_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 60 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1699276378716 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m_n:CONTA_TEMPO"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "contador_m_n.vhd(62) " "VHDL warning at contador_m_n.vhd(62): ignored assignment of value to null range" {  } { { "contador_m_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 62 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1699276378716 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m_n:CONTA_TEMPO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\"" {  } { { "dataflow.vhd" "PULSE_GENERATOR" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_custom wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA " "Elaborating entity \"contador_custom\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\"" {  } { { "dataflow.vhd" "CONTA_AGUA" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378718 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] contador_custom.vhd(43) " "Inferred latch for \"M\[0\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378718 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] contador_custom.vhd(43) " "Inferred latch for \"M\[1\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378718 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] contador_custom.vhd(43) " "Inferred latch for \"M\[2\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378718 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] contador_custom.vhd(43) " "Inferred latch for \"M\[3\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378718 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[4\] contador_custom.vhd(43) " "Inferred latch for \"M\[4\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378718 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[5\] contador_custom.vhd(43) " "Inferred latch for \"M\[5\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378718 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[6\] contador_custom.vhd(43) " "Inferred latch for \"M\[6\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378719 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[7\] contador_custom.vhd(43) " "Inferred latch for \"M\[7\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378719 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[8\] contador_custom.vhd(43) " "Inferred latch for \"M\[8\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276378719 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busca_buracos wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|busca_buracos:BUSCA_FUROS " "Elaborating entity \"busca_buracos\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|busca_buracos:BUSCA_FUROS\"" {  } { { "dataflow.vhd" "BUSCA_FUROS" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador " "Elaborating entity \"gera_buracos\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\"" {  } { { "dataflow.vhd" "gerador" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos_df wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df " "Elaborating entity \"gera_buracos_df\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\"" {  } { { "gera_buracos.vhd" "df" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|registrador_n:registrador " "Elaborating entity \"registrador_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|registrador_n:registrador\"" {  } { { "gera_buracos_df.vhd" "registrador" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_dificuldade wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_dificuldade:conta_buraco " "Elaborating entity \"contador_dificuldade\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_dificuldade:conta_buraco\"" {  } { { "gera_buracos_df.vhd" "conta_buraco" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_1 " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_1\"" {  } { { "gera_buracos_df.vhd" "contador_1" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_2 " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_2\"" {  } { { "gera_buracos_df.vhd" "contador_2" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_buraco wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|move_buraco:movedor " "Elaborating entity \"move_buraco\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|move_buraco:movedor\"" {  } { { "gera_buracos_df.vhd" "movedor" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos_uc wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_uc:uc " "Elaborating entity \"gera_buracos_uc\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_uc:uc\"" {  } { { "gera_buracos.vhd" "uc" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle wrapper_df:df\|circuito_semana_1:circuito_principal\|unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|unidade_controle:UC\"" {  } { { "circuito_semana_1.vhd" "UC" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_uc wrapper_uc:uc " "Elaborating entity \"wrapper_uc\" for hierarchy \"wrapper_uc:uc\"" {  } { { "circuito_wrapper.vhd" "uc" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276378728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\|M\[8\] " "LATCH primitive \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\|M\[8\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1699276378790 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vitoria_led GND " "Pin \"vitoria_led\" is stuck at GND" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699276379224 "|circuito_wrapper|vitoria_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[2\] GND " "Pin \"db_estado\[2\]\" is stuck at GND" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699276379224 "|circuito_wrapper|db_estado[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699276379224 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699276379280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699276379589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699276379589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "282 " "Implemented 282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699276379631 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699276379631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699276379631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699276379631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699276379644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 10:12:59 2023 " "Processing ended: Mon Nov 06 10:12:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699276379644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699276379644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699276379644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699276379644 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699276380642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699276380642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 10:13:00 2023 " "Processing started: Mon Nov 06 10:13:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699276380642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699276380642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off semana1 -c semana1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699276380642 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699276380717 ""}
{ "Info" "0" "" "Project  = semana1" {  } {  } 0 0 "Project  = semana1" 0 0 "Fitter" 0 0 1699276380717 ""}
{ "Info" "0" "" "Revision = semana1" {  } {  } 0 0 "Revision = semana1" 0 0 "Fitter" 0 0 1699276380717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699276380814 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "semana1 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"semana1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699276380820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699276380854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699276380854 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699276381046 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699276381058 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699276381152 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1699276384040 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 111 global CLKCTRL_G6 " "clock~inputCLKENA0 with 111 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1699276384090 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1699276384090 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699276384091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699276384094 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699276384094 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699276384095 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699276384095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699276384095 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699276384095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699276384095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699276384095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699276384095 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699276384125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semana1.sdc " "Synopsys Design Constraints File file not found: 'semana1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699276385939 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699276385939 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699276385943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699276385943 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699276385943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699276385949 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1699276386018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699276387343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699276389330 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699276389864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699276389864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699276390596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699276392074 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699276392074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699276393660 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699276393660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699276393664 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699276394728 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699276394740 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699276395028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699276395029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699276395305 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699276397033 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/output_files/semana1.fit.smsg " "Generated suppressed messages file C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/output_files/semana1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699276397219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6473 " "Peak virtual memory: 6473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699276397609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 10:13:17 2023 " "Processing ended: Mon Nov 06 10:13:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699276397609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699276397609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699276397609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699276397609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699276398523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699276398523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 10:13:18 2023 " "Processing started: Mon Nov 06 10:13:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699276398523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699276398523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off semana1 -c semana1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699276398523 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699276400821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699276400997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 10:13:20 2023 " "Processing ended: Mon Nov 06 10:13:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699276400997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699276400997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699276400997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699276400997 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699276401611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699276402003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699276402003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 10:13:21 2023 " "Processing started: Mon Nov 06 10:13:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699276402003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699276402003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta semana1 -c semana1 " "Command: quartus_sta semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699276402003 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699276402080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699276402535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276402564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276402564 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semana1.sdc " "Synopsys Design Constraints File file not found: 'semana1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1699276402825 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276402825 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699276402827 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " "create_clock -period 1.000 -name wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699276402827 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699276402827 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699276402828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699276402829 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699276402829 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699276402838 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699276402858 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699276402858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.987 " "Worst-case setup slack is -5.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.987            -402.861 clock  " "   -5.987            -402.861 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.899             -41.083 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "   -4.899             -41.083 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276402862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.105 " "Worst-case hold slack is -0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.105 clock  " "   -0.105              -0.105 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "    0.558               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276402866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.074 " "Worst-case recovery slack is -2.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.074             -14.322 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "   -2.074             -14.322 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786             -45.325 clock  " "   -0.786             -45.325 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276402871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.666 " "Worst-case removal slack is 0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 clock  " "    0.666               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.879               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "    0.879               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276402874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -102.254 clock  " "   -0.538            -102.254 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -9.077 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "   -0.538              -9.077 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276402880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276402880 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699276402890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699276402915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699276403556 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699276403606 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699276403612 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699276403612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.779 " "Worst-case setup slack is -5.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.779            -400.737 clock  " "   -5.779            -400.737 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.058             -42.758 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "   -5.058             -42.758 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276403617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.332 " "Worst-case hold slack is -0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332              -0.412 clock  " "   -0.332              -0.412 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "    0.585               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276403621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.188 " "Worst-case recovery slack is -2.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.188             -15.616 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "   -2.188             -15.616 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705             -40.006 clock  " "   -0.705             -40.006 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276403628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.634 " "Worst-case removal slack is 0.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 clock  " "    0.634               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "    1.064               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276403631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -105.303 clock  " "   -0.538            -105.303 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -9.310 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "   -0.538              -9.310 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276403637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276403637 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699276403647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699276403767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699276404306 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699276404356 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699276404358 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699276404358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.948 " "Worst-case setup slack is -2.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.948            -136.878 clock  " "   -2.948            -136.878 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.410             -18.682 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "   -2.410             -18.682 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276404360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.026 " "Worst-case hold slack is 0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 clock  " "    0.026               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "    0.172               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276404367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.844 " "Worst-case recovery slack is -0.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.844              -4.876 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "   -0.844              -4.876 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 clock  " "    0.067               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276404370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.299 " "Worst-case removal slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clock  " "    0.299               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "    0.523               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276404376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.156 " "Worst-case minimum pulse width slack is -0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -1.334 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "   -0.156              -1.334 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095             -12.207 clock  " "   -0.095             -12.207 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276404379 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699276404389 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699276404511 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699276404513 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699276404513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.521 " "Worst-case setup slack is -2.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.521            -113.430 clock  " "   -2.521            -113.430 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.246             -17.730 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "   -2.246             -17.730 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276404516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.148 " "Worst-case hold slack is -0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148              -0.148 clock  " "   -0.148              -0.148 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "    0.156               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276404522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.830 " "Worst-case recovery slack is -0.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.830              -5.146 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "   -0.830              -5.146 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clock  " "    0.161               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276404525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.272 " "Worst-case removal slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 clock  " "    0.272               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "    0.593               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276404531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.121 " "Worst-case minimum pulse width slack is -0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121              -1.020 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\]  " "   -0.121              -1.020 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:PULSE_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096             -12.456 clock  " "   -0.096             -12.456 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699276404534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699276404534 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699276405591 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699276405592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5099 " "Peak virtual memory: 5099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699276405646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 10:13:25 2023 " "Processing ended: Mon Nov 06 10:13:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699276405646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699276405646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699276405646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699276405646 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699276406291 ""}
