module wideexpr_00211(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((-($signed($signed((s0)<<(((3'b011)>>(1'sb0))>>($signed(s1)))))))&((ctrl[1]?$signed(u3):-($unsigned(+(s7))))))<<((ctrl[1]?s3:+(-({u2,&({4{(ctrl[7]?s6:2'b01)}}),$signed(s7)}))));
  assign y1 = (ctrl[5]?$signed($signed(s6)):(ctrl[5]?5'sb00101:s0));
  assign y2 = ($signed((ctrl[0]?u0:(((s0)>>(s0))+($signed(6'sb110001)))<<(-((s5)>>(s7))))))&(s4);
  assign y3 = (+(5'sb01000))^((ctrl[0]?2'sb01:(s6)&((ctrl[0]?4'sb0000:$signed(+(4'sb0100))))));
  assign y4 = ~&(((s3)^(s4))-((6'sb011110)^(s6)));
  assign y5 = u5;
  assign y6 = (ctrl[2]?(({1{-((s1)&(s5))}})>=((s5)>>(2'sb00)))<<($signed($signed(1'sb0))):(&(-({2{{s1,((s2)>>(s6))<<<((s1)|(s6)),{(3'b110)>>(3'sb101),{3'sb111,s7}}}}})))<<(({1{(s2)<=($signed({5'sb10101,(1'sb1)<<(u3)}))}})|(u4)));
  assign y7 = $signed((ctrl[6]?(ctrl[0]?((-(s7))+(2'sb11))!=(-(((ctrl[7]?$unsigned(u7):u2))>>(({1{s0}})^((1'sb0)>=(5'sb11000))))):({2{$signed(s5)}})<<<($signed(((s6)+(+(u7)))>(((ctrl[2]?5'sb01010:4'sb0010))<<<((ctrl[4]?s6:s6)))))):6'b001011));
endmodule
