// Seed: 3473227634
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  assign module_2.id_12 = 0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1,
    output wor  id_2
);
  wire id_4;
  wor  id_5, id_6 = 1 == id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6
  );
endmodule
module module_2 (
    input wand id_0,
    id_22,
    output tri1 id_1,
    input tri1 id_2,
    input wand id_3,
    input wand id_4,
    input tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wor id_9,
    input uwire id_10,
    output wire id_11,
    output tri id_12,
    output wire id_13,
    input supply0 id_14,
    input wand id_15,
    id_23,
    output wire id_16,
    input tri1 id_17,
    input tri1 id_18,
    output wire id_19,
    input tri0 id_20
);
  module_0 modCall_1 (
      id_22,
      id_23
  );
  assign id_19 = -1;
endmodule
