##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK                  | Frequency: 35.20 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK     CyBUS_CLK      41666.7          13256       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 35.20 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 13256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23320
-------------------------------------   ----- 
End-of-path arrival time (ps)           23320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                                    iocell4         1828   1828  13256  RISE       1
Net_573/main_0                                         macrocell3      5617   7445  13256  RISE       1
Net_573/q                                              macrocell3      3350  10795  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   2816  13610  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  23320  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  23320  13256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 13256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23320
-------------------------------------   ----- 
End-of-path arrival time (ps)           23320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                                    iocell4         1828   1828  13256  RISE       1
Net_573/main_0                                         macrocell3      5617   7445  13256  RISE       1
Net_573/q                                              macrocell3      3350  10795  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   2816  13610  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  23320  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  23320  13256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 13256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23320
-------------------------------------   ----- 
End-of-path arrival time (ps)           23320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                                    iocell4         1828   1828  13256  RISE       1
Net_573/main_0                                         macrocell3      5617   7445  13256  RISE       1
Net_573/q                                              macrocell3      3350  10795  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   2816  13610  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  23320  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  23320  13256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 16536p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13610
-------------------------------------   ----- 
End-of-path arrival time (ps)           13610
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                                    iocell4         1828   1828  13256  RISE       1
Net_573/main_0                                         macrocell3      5617   7445  13256  RISE       1
Net_573/q                                              macrocell3      3350  10795  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   2816  13610  16536  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 16541p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13605
-------------------------------------   ----- 
End-of-path arrival time (ps)           13605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                                    iocell4         1828   1828  13256  RISE       1
Net_573/main_0                                         macrocell3      5617   7445  13256  RISE       1
Net_573/q                                              macrocell3      3350  10795  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell4   2811  13605  16541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 17784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18792
-------------------------------------   ----- 
End-of-path arrival time (ps)           18792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                                         iocell4         1828   1828  13256  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell1   7254   9082  17784  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18792  17784  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18792  17784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20652p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9494
-------------------------------------   ---- 
End-of-path arrival time (ps)           9494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                                         iocell4         1828   1828  13256  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell2   7666   9494  20652  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 21064p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9082
-------------------------------------   ---- 
End-of-path arrival time (ps)           9082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                                         iocell4         1828   1828  13256  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell1   7254   9082  21064  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21624p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   3243   8523  21624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 21624p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3242   8522  21624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 21975p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2892   8172  21975  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21976p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   2890   8170  21976  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:timer_enable\/q
Path End       : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24174p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0            macrocell11         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:timer_enable\/q             macrocell11     1250   1250  21463  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell4   4723   5973  24174  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:timer_enable\/q
Path End       : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 24743p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0            macrocell11         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:timer_enable\/q             macrocell11     1250   1250  21463  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   4154   5404  24743  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:timer_enable\/q
Path End       : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 25602p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0       macrocell7          0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:timer_enable\/q             macrocell7      1250   1250  22322  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell1   3294   4544  25602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:timer_enable\/q
Path End       : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25646p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0       macrocell7          0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:timer_enable\/q             macrocell7      1250   1250  22322  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell2   3251   4501  25646  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_BusyToIdle:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_BusyToIdle:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14180
-------------------------------------   ----- 
End-of-path arrival time (ps)           14180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3   2320   2320  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0   2320  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2960   5280  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:status_tc\/main_1         macrocell10     3226   8506  25917  RISE       1
\Timer_BusyToIdle:TimerUDB:status_tc\/q              macrocell10     3350  11856  25917  RISE       1
\Timer_BusyToIdle:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2324  14180  25917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:rstSts:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_BusyToCollision:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_BusyToCollision:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13864
-------------------------------------   ----- 
End-of-path arrival time (ps)           13864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:status_tc\/main_1         macrocell6      2908   8188  26233  RISE       1
\Timer_BusyToCollision:TimerUDB:status_tc\/q              macrocell6      3350  11538  26233  RISE       1
\Timer_BusyToCollision:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2326  13864  26233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:rstSts:stsreg\/clock        statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Falling_EdgeDetect:last\/main_0
Capture Clock  : \Falling_EdgeDetect:last\/clock_0
Path slack     : 29061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9095
-------------------------------------   ---- 
End-of-path arrival time (ps)           9095
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb               iocell4       1828   1828  13256  RISE       1
\Falling_EdgeDetect:last\/main_0  macrocell4    7267   9095  29061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Falling_EdgeDetect:last\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_BusyToIdle:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0
Path slack     : 29638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8519
-------------------------------------   ---- 
End-of-path arrival time (ps)           8519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3   2320   2320  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0   2320  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2960   5280  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/main_4      macrocell11     3239   8519  29638  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0            macrocell11         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_BusyToIdle:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_BusyToIdle:TimerUDB:trig_disable\/clock_0
Path slack     : 29638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8519
-------------------------------------   ---- 
End-of-path arrival time (ps)           8519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3   2320   2320  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0   2320  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2960   5280  18344  RISE       1
\Timer_BusyToIdle:TimerUDB:trig_disable\/main_3      macrocell12     3239   8519  29638  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:trig_disable\/clock_0            macrocell12         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToCollision:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0
Path slack     : 29791p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8366
-------------------------------------   ---- 
End-of-path arrival time (ps)           8366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                                   iocell4       1828   1828  13256  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/main_0  macrocell7    6538   8366  29791  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0       macrocell7          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToCollision:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer_BusyToCollision:TimerUDB:trig_disable\/clock_0
Path slack     : 29791p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8366
-------------------------------------   ---- 
End-of-path arrival time (ps)           8366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                                   iocell4       1828   1828  13256  RISE       1
\Timer_BusyToCollision:TimerUDB:trig_disable\/main_0  macrocell8    6538   8366  29791  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:trig_disable\/clock_0       macrocell8          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_BusyToCollision:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0
Path slack     : 29969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/main_4      macrocell7      2908   8188  29969  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0       macrocell7          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_BusyToCollision:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_BusyToCollision:TimerUDB:trig_disable\/clock_0
Path slack     : 29969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  18695  RISE       1
\Timer_BusyToCollision:TimerUDB:trig_disable\/main_3      macrocell8      2908   8188  29969  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:trig_disable\/clock_0       macrocell8          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToIdle:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0
Path slack     : 30712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                              iocell4       1828   1828  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/main_0  macrocell11   5617   7445  30712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0            macrocell11         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToIdle:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer_BusyToIdle:TimerUDB:trig_disable\/clock_0
Path slack     : 30712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                              iocell4       1828   1828  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:trig_disable\/main_0  macrocell12   5617   7445  30712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:trig_disable\/clock_0            macrocell12         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToCollision:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_BusyToCollision:TimerUDB:rstSts:stsreg\/clock
Path slack     : 31613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10053
-------------------------------------   ----- 
End-of-path arrival time (ps)           10053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                                   iocell4        1828   1828  13256  RISE       1
\Timer_BusyToCollision:TimerUDB:rstSts:stsreg\/reset  statusicell1   8225  10053  31613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:rstSts:stsreg\/clock        statusicell1        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_BusyToCollision:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer_BusyToCollision:TimerUDB:run_mode\/clock_0
Path slack     : 33231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                           clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                             model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  33231  RISE       1
\Timer_BusyToCollision:TimerUDB:run_mode\/main_0                     macrocell5     2346   4926  33231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:run_mode\/clock_0           macrocell5          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_BusyToCollision:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0
Path slack     : 33231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                           clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                             model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  33231  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/main_1                 macrocell7     2346   4926  33231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0       macrocell7          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_BusyToIdle:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer_BusyToIdle:TimerUDB:run_mode\/clock_0
Path slack     : 33263p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  33263  RISE       1
\Timer_BusyToIdle:TimerUDB:run_mode\/main_0                     macrocell9     2314   4894  33263  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:run_mode\/clock_0                macrocell9          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_BusyToIdle:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0
Path slack     : 33263p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  33263  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/main_1                 macrocell11    2314   4894  33263  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0            macrocell11         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:timer_enable\/q
Path End       : \Timer_BusyToIdle:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0
Path slack     : 33634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0            macrocell11         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:timer_enable\/q       macrocell11   1250   1250  21463  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/main_2  macrocell11   3273   4523  33634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0            macrocell11         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:timer_enable\/q
Path End       : \Timer_BusyToIdle:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_BusyToIdle:TimerUDB:trig_disable\/clock_0
Path slack     : 33634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0            macrocell11         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:timer_enable\/q       macrocell11   1250   1250  21463  RISE       1
\Timer_BusyToIdle:TimerUDB:trig_disable\/main_1  macrocell12   3273   4523  33634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:trig_disable\/clock_0            macrocell12         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:timer_enable\/q
Path End       : \Timer_BusyToCollision:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0
Path slack     : 33634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0       macrocell7          0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:timer_enable\/q       macrocell7    1250   1250  22322  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/main_2  macrocell7    3273   4523  33634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0       macrocell7          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:timer_enable\/q
Path End       : \Timer_BusyToCollision:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_BusyToCollision:TimerUDB:trig_disable\/clock_0
Path slack     : 33634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0       macrocell7          0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:timer_enable\/q       macrocell7    1250   1250  22322  RISE       1
\Timer_BusyToCollision:TimerUDB:trig_disable\/main_1  macrocell8    3273   4523  33634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:trig_disable\/clock_0       macrocell8          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:run_mode\/q
Path End       : \Timer_BusyToIdle:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0
Path slack     : 34130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:run_mode\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:run_mode\/q           macrocell9    1250   1250  30411  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/main_3  macrocell11   2776   4026  34130  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0            macrocell11         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:run_mode\/q
Path End       : \Timer_BusyToIdle:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_BusyToIdle:TimerUDB:trig_disable\/clock_0
Path slack     : 34130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:run_mode\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:run_mode\/q           macrocell9    1250   1250  30411  RISE       1
\Timer_BusyToIdle:TimerUDB:trig_disable\/main_2  macrocell12   2776   4026  34130  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:trig_disable\/clock_0            macrocell12         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Recieve_Input(0)/fb
Path End       : \Timer_BusyToIdle:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_BusyToIdle:TimerUDB:rstSts:stsreg\/clock
Path slack     : 34164p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Recieve_Input(0)/in_clock                                   iocell4             0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Recieve_Input(0)/fb                              iocell4        1828   1828  13256  RISE       1
\Timer_BusyToIdle:TimerUDB:rstSts:stsreg\/reset  statusicell2   5675   7503  34164  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:rstSts:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:trig_disable\/q
Path End       : \Timer_BusyToIdle:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:trig_disable\/clock_0            macrocell12         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:trig_disable\/q       macrocell12   1250   1250  34597  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/main_5  macrocell11   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:timer_enable\/clock_0            macrocell11         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToIdle:TimerUDB:trig_disable\/q
Path End       : \Timer_BusyToIdle:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_BusyToIdle:TimerUDB:trig_disable\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:trig_disable\/clock_0            macrocell12         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_BusyToIdle:TimerUDB:trig_disable\/q       macrocell12   1250   1250  34597  RISE       1
\Timer_BusyToIdle:TimerUDB:trig_disable\/main_4  macrocell12   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToIdle:TimerUDB:trig_disable\/clock_0            macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:trig_disable\/q
Path End       : \Timer_BusyToCollision:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0
Path slack     : 34602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:trig_disable\/clock_0       macrocell8          0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:trig_disable\/q       macrocell8    1250   1250  34602  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/main_5  macrocell7    2304   3554  34602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0       macrocell7          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:trig_disable\/q
Path End       : \Timer_BusyToCollision:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_BusyToCollision:TimerUDB:trig_disable\/clock_0
Path slack     : 34602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:trig_disable\/clock_0       macrocell8          0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:trig_disable\/q       macrocell8    1250   1250  34602  RISE       1
\Timer_BusyToCollision:TimerUDB:trig_disable\/main_4  macrocell8    2304   3554  34602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:trig_disable\/clock_0       macrocell8          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:run_mode\/q
Path End       : \Timer_BusyToCollision:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:run_mode\/clock_0           macrocell5          0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:run_mode\/q           macrocell5    1250   1250  30871  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/main_3  macrocell7    2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:timer_enable\/clock_0       macrocell7          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_BusyToCollision:TimerUDB:run_mode\/q
Path End       : \Timer_BusyToCollision:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_BusyToCollision:TimerUDB:trig_disable\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:run_mode\/clock_0           macrocell5          0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_BusyToCollision:TimerUDB:run_mode\/q           macrocell5    1250   1250  30871  RISE       1
\Timer_BusyToCollision:TimerUDB:trig_disable\/main_2  macrocell8    2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_BusyToCollision:TimerUDB:trig_disable\/clock_0       macrocell8          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

