$date
	Tue Dec 16 15:21:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ram_tb $end
$var wire 16 ! out [15:0] $end
$var parameter 32 " adres_W $end
$var parameter 32 # data_W $end
$var reg 5 $ adres [4:0] $end
$var reg 1 % clk $end
$var reg 16 & dane [15:0] $end
$var reg 1 ' wr_mem $end
$scope module DUT $end
$var wire 5 ( adres [4:0] $end
$var wire 1 % clk $end
$var wire 16 ) data [15:0] $end
$var wire 1 ' wr $end
$var parameter 32 * ADDR_WIDTH $end
$var parameter 32 + DATA_WIDTH $end
$var reg 16 , data_out [15:0] $end
$scope begin Ram $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 +
b101 *
b10000 #
b101 "
$end
#0
$dumpvars
bx ,
b0 )
b0 (
0'
b0 &
1%
b0 $
bx !
$end
#5000
0%
#10000
b10101010 &
b10101010 )
1'
1%
#15000
0%
#20000
b10101010 !
b10101010 ,
0'
1%
#25000
0%
#30000
bx !
bx ,
b1010101 &
b1010101 )
b1 $
b1 (
1'
1%
#35000
0%
#40000
b1010101 !
b1010101 ,
0'
1%
#45000
0%
#50000
bx !
bx ,
b11001100 &
b11001100 )
b1010 $
b1010 (
1'
1%
#55000
0%
#60000
b11001100 !
b11001100 ,
0'
1%
#65000
0%
#70000
b10101010 !
b10101010 ,
b0 $
b0 (
1%
#75000
0%
#80000
b1010101 !
b1010101 ,
b1 $
b1 (
1%
#85000
0%
#90000
b11001100 !
b11001100 ,
b1010 $
b1010 (
1%
#95000
0%
#100000
bx !
bx ,
b10 $
b10 (
1%
#105000
0%
#110000
1%
#115000
0%
#120000
1%
#125000
0%
#130000
1%
#135000
0%
#140000
1%
#145000
0%
#150000
1%
#155000
0%
#160000
1%
#165000
0%
#170000
1%
#175000
0%
#180000
1%
#185000
0%
#190000
1%
#195000
0%
#200000
1%
#205000
0%
#210000
1%
#215000
0%
#220000
1%
#225000
0%
#230000
1%
#235000
0%
#240000
1%
#245000
0%
#250000
1%
#255000
0%
#260000
1%
#265000
0%
#270000
1%
#275000
0%
#280000
1%
#285000
0%
#290000
1%
#295000
0%
#300000
1%
#305000
0%
#310000
1%
#315000
0%
#320000
1%
#325000
0%
#330000
1%
#335000
0%
#340000
1%
#345000
0%
#350000
1%
#355000
0%
#360000
1%
#365000
0%
#370000
1%
#375000
0%
#380000
1%
#385000
0%
#390000
1%
#395000
0%
#400000
1%
