$date
	Thu Jun 19 11:38:59 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_controller $end
$var wire 1 ! LEreq $end
$var wire 1 " Lack $end
$var wire 1 # REack $end
$var wire 1 $ Rreq $end
$var wire 1 % clk $end
$var wire 1 & sample $end
$var reg 1 ' Err0 $end
$var reg 1 ( Err1 $end
$var reg 1 ) LEack $end
$var reg 1 * Lreq $end
$var reg 1 + REreq $end
$var reg 1 , Rack $end
$var reg 2 - counter_error [1:0] $end
$var reg 2 . counter_rack [1:0] $end
$var integer 32 / done [31:0] $end
$var integer 32 0 i [31:0] $end
$var reg 1 1 rst $end
$var reg 1 2 state $end
$scope module uut $end
$var wire 1 3 Err0 $end
$var wire 1 4 Err1 $end
$var wire 1 5 LEack $end
$var wire 1 ! LEreq $end
$var wire 1 " Lack $end
$var wire 1 6 Lreq $end
$var wire 1 # REack $end
$var wire 1 7 REreq $end
$var wire 1 8 Rack $end
$var wire 1 $ Rreq $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 % clk $end
$var wire 1 ; goLM $end
$var wire 1 < goML $end
$var wire 1 = rst $end
$var wire 1 & sample $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0=
x<
x;
x:
x9
08
07
06
05
04
03
12
01
b1 0
b0 /
b0 .
b0 -
0,
0+
0*
0)
0(
0'
x&
x%
x$
x#
x"
x!
$end
#1
09
0;
0!
#2
0%
0$
#3
0#
#4
0&
0<
#5
0"
#10
11
1=
#12
1*
16
#13
1!
#15
0:
#33
1)
15
#34
1;
#35
1%
1$
#55
1+
17
#56
1&
#58
1'
13
#59
0%
1<
19
#60
0&
1#
1"
#61
0*
06
#62
0!
b1 -
0'
03
#63
09
#80
b1 .
1,
18
#82
0)
05
#83
0;
#84
1%
0$
#104
0+
07
#105
1&
#107
1'
13
#108
0%
0<
19
#109
0&
0#
0"
#110
1*
16
#111
1!
02
b0 -
0'
03
#112
09
#129
b10 .
0,
08
#131
1)
15
#132
1;
#133
1%
1$
#153
1+
17
#154
1&
#156
1(
14
#157
0%
1<
#158
1"
#159
0*
06
#160
0!
#171
1:
#172
0&
1#
#174
b1 -
0(
04
#180
0)
05
#181
0;
#189
0:
#192
b11 .
1,
18
#193
1%
0$
#213
0+
07
#214
1&
#216
1(
14
#217
0%
0<
#218
0"
#219
1*
16
#220
1!
#231
1:
#232
0#
0&
#234
12
b0 -
0(
04
#240
1)
15
#241
1;
#249
0:
#512
