
Tesi_di_Alessandra_v3.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bba0  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  0800bd60  0800bd60  0001bd60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c16c  0800c16c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c16c  0800c16c  0001c16c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c174  0800c174  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c174  0800c174  0001c174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c178  0800c178  0001c178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800c17c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          0003b040  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2003b220  2003b220  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001fdac  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000380f  00000000  00000000  0003ffbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001bb0  00000000  00000000  000437d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001a60  00000000  00000000  00045380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002e192  00000000  00000000  00046de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001eadf  00000000  00000000  00074f72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00114a6b  00000000  00000000  00093a51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001a84bc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008884  00000000  00000000  001a850c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800bd48 	.word	0x0800bd48

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	0800bd48 	.word	0x0800bd48

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b974 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468e      	mov	lr, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14d      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4694      	mov	ip, r2
 8000c1a:	d969      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b152      	cbz	r2, 8000c38 <__udivmoddi4+0x30>
 8000c22:	fa01 f302 	lsl.w	r3, r1, r2
 8000c26:	f1c2 0120 	rsb	r1, r2, #32
 8000c2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c32:	ea41 0e03 	orr.w	lr, r1, r3
 8000c36:	4094      	lsls	r4, r2
 8000c38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c3c:	0c21      	lsrs	r1, r4, #16
 8000c3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c42:	fa1f f78c 	uxth.w	r7, ip
 8000c46:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c4e:	fb06 f107 	mul.w	r1, r6, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c5e:	f080 811f 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 811c 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 f707 	mul.w	r7, r0, r7
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x92>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8c:	f080 810a 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	f240 8107 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9e:	1be4      	subs	r4, r4, r7
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa4>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80ef 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80f9 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	469e      	mov	lr, r3
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa4>
 8000cea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa4>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8092 	bne.w	8000e22 <__udivmoddi4+0x21a>
 8000cfe:	eba1 010c 	sub.w	r1, r1, ip
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2601      	movs	r6, #1
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d12:	fb07 1113 	mls	r1, r7, r3, r1
 8000d16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	4288      	cmp	r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79c      	b.n	8000ca2 <__udivmoddi4+0x9a>
 8000d68:	f1c6 0720 	rsb	r7, r6, #32
 8000d6c:	40b3      	lsls	r3, r6
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	40f9      	lsrs	r1, r7
 8000d82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d86:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d8e:	0c20      	lsrs	r0, r4, #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fb09 1118 	mls	r1, r9, r8, r1
 8000d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000da0:	4288      	cmp	r0, r1
 8000da2:	fa02 f206 	lsl.w	r2, r2, r6
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	4288      	cmp	r0, r1
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dcc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd4:	458e      	cmp	lr, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	458e      	cmp	lr, r1
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9402 	umull	r9, r4, r0, r2
 8000df2:	eba1 010e 	sub.w	r1, r1, lr
 8000df6:	42a1      	cmp	r1, r4
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46a6      	mov	lr, r4
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x212>
 8000e02:	ebb3 0208 	subs.w	r2, r3, r8
 8000e06:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e12:	40f1      	lsrs	r1, r6
 8000e14:	431f      	orrs	r7, r3
 8000e16:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1a:	2600      	movs	r6, #0
 8000e1c:	4631      	mov	r1, r6
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	f1c2 0320 	rsb	r3, r2, #32
 8000e26:	40d8      	lsrs	r0, r3
 8000e28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	4091      	lsls	r1, r2
 8000e32:	4301      	orrs	r1, r0
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e40:	fb07 3610 	mls	r6, r7, r0, r3
 8000e44:	0c0b      	lsrs	r3, r1, #16
 8000e46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	b289      	uxth	r1, r1
 8000e6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e70:	fb07 3316 	mls	r3, r7, r6, r3
 8000e74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e78:	fb06 f30e 	mul.w	r3, r6, lr
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0101 	adds.w	r1, ip, r1
 8000e84:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3e02      	subs	r6, #2
 8000e90:	4461      	add	r1, ip
 8000e92:	1ac9      	subs	r1, r1, r3
 8000e94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e705      	b.n	8000cac <__udivmoddi4+0xa4>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e3      	b.n	8000c6c <__udivmoddi4+0x64>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f8      	b.n	8000c9a <__udivmoddi4+0x92>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4646      	mov	r6, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	3b02      	subs	r3, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ece:	4630      	mov	r0, r6
 8000ed0:	e709      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x156>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <Custom_IIS3DWB_ReadReg_Func>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int32_t Custom_IIS3DWB_ReadReg_Func(uint16_t indirizzo, uint16_t DevAddress, uint8_t *pData, uint16_t Size){
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b086      	sub	sp, #24
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60ba      	str	r2, [r7, #8]
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	81fb      	strh	r3, [r7, #14]
 8000eea:	460b      	mov	r3, r1
 8000eec:	81bb      	strh	r3, [r7, #12]
 8000eee:	4613      	mov	r3, r2
 8000ef0:	80fb      	strh	r3, [r7, #6]


	HAL_StatusTypeDef ret;
	uint8_t devaddress_8bit= DevAddress&0x00FF;
 8000ef2:	89bb      	ldrh	r3, [r7, #12]
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	75bb      	strb	r3, [r7, #22]
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_RESET);	//Abilito SPI1
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2104      	movs	r1, #4
 8000efc:	4811      	ldr	r0, [pc, #68]	; (8000f44 <Custom_IIS3DWB_ReadReg_Func+0x68>)
 8000efe:	f003 fadd 	bl	80044bc <HAL_GPIO_WritePin>
	devaddress_8bit|=0x80;
 8000f02:	7dbb      	ldrb	r3, [r7, #22]
 8000f04:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	75bb      	strb	r3, [r7, #22]
	ret=HAL_SPI_Transmit(&hspi1, &devaddress_8bit, 1, 100);				//Trasmetto Indirizzo dove leggere istruzione
 8000f0c:	f107 0116 	add.w	r1, r7, #22
 8000f10:	2364      	movs	r3, #100	; 0x64
 8000f12:	2201      	movs	r2, #1
 8000f14:	480c      	ldr	r0, [pc, #48]	; (8000f48 <Custom_IIS3DWB_ReadReg_Func+0x6c>)
 8000f16:	f005 fb39 	bl	800658c <HAL_SPI_Transmit>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	75fb      	strb	r3, [r7, #23]
	ret=HAL_SPI_Receive(&hspi1, pData, Size, 1000);			//Ricevo Registro
 8000f1e:	88fa      	ldrh	r2, [r7, #6]
 8000f20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f24:	68b9      	ldr	r1, [r7, #8]
 8000f26:	4808      	ldr	r0, [pc, #32]	; (8000f48 <Custom_IIS3DWB_ReadReg_Func+0x6c>)
 8000f28:	f005 fc6c 	bl	8006804 <HAL_SPI_Receive>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_SET);		//Chiudo la comunicazione SPI1
 8000f30:	2201      	movs	r2, #1
 8000f32:	2104      	movs	r1, #4
 8000f34:	4803      	ldr	r0, [pc, #12]	; (8000f44 <Custom_IIS3DWB_ReadReg_Func+0x68>)
 8000f36:	f003 fac1 	bl	80044bc <HAL_GPIO_WritePin>
	return ret;
 8000f3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3718      	adds	r7, #24
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40021800 	.word	0x40021800
 8000f48:	2003b1b0 	.word	0x2003b1b0

08000f4c <Custom_IIS3DWB_WriteReg_Func>:


int32_t Custom_IIS3DWB_WriteReg_Func (uint16_t indirizzo, uint16_t DevAddress, uint8_t *pData, uint16_t Size){
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60ba      	str	r2, [r7, #8]
 8000f54:	461a      	mov	r2, r3
 8000f56:	4603      	mov	r3, r0
 8000f58:	81fb      	strh	r3, [r7, #14]
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	81bb      	strh	r3, [r7, #12]
 8000f5e:	4613      	mov	r3, r2
 8000f60:	80fb      	strh	r3, [r7, #6]

	HAL_StatusTypeDef ret;
	uint8_t devaddress_8bit= DevAddress&0x00FF;
 8000f62:	89bb      	ldrh	r3, [r7, #12]
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	75bb      	strb	r3, [r7, #22]
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_RESET);
 8000f68:	2200      	movs	r2, #0
 8000f6a:	2104      	movs	r1, #4
 8000f6c:	480d      	ldr	r0, [pc, #52]	; (8000fa4 <Custom_IIS3DWB_WriteReg_Func+0x58>)
 8000f6e:	f003 faa5 	bl	80044bc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &devaddress_8bit, 1, 100);
 8000f72:	f107 0116 	add.w	r1, r7, #22
 8000f76:	2364      	movs	r3, #100	; 0x64
 8000f78:	2201      	movs	r2, #1
 8000f7a:	480b      	ldr	r0, [pc, #44]	; (8000fa8 <Custom_IIS3DWB_WriteReg_Func+0x5c>)
 8000f7c:	f005 fb06 	bl	800658c <HAL_SPI_Transmit>
	ret=HAL_SPI_Transmit(&hspi1, pData, Size, 100);
 8000f80:	88fa      	ldrh	r2, [r7, #6]
 8000f82:	2364      	movs	r3, #100	; 0x64
 8000f84:	68b9      	ldr	r1, [r7, #8]
 8000f86:	4808      	ldr	r0, [pc, #32]	; (8000fa8 <Custom_IIS3DWB_WriteReg_Func+0x5c>)
 8000f88:	f005 fb00 	bl	800658c <HAL_SPI_Transmit>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_SET);
 8000f90:	2201      	movs	r2, #1
 8000f92:	2104      	movs	r1, #4
 8000f94:	4803      	ldr	r0, [pc, #12]	; (8000fa4 <Custom_IIS3DWB_WriteReg_Func+0x58>)
 8000f96:	f003 fa91 	bl	80044bc <HAL_GPIO_WritePin>
	return ret;
 8000f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40021800 	.word	0x40021800
 8000fa8:	2003b1b0 	.word	0x2003b1b0

08000fac <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000fac:	b590      	push	{r4, r7, lr}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fb2:	f001 fffb 	bl	8002fac <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fb6:	f000 f8d9 	bl	800116c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fba:	f000 fc39 	bl	8001830 <MX_GPIO_Init>
	MX_DMA_Init();
 8000fbe:	f000 fbd9 	bl	8001774 <MX_DMA_Init>
	MX_ADC3_Init();
 8000fc2:	f000 f947 	bl	8001254 <MX_ADC3_Init>
	MX_I2C1_Init();
 8000fc6:	f000 f997 	bl	80012f8 <MX_I2C1_Init>
	MX_I2C2_Init();
 8000fca:	f000 f9c3 	bl	8001354 <MX_I2C2_Init>
	MX_I2S2_Init();
 8000fce:	f000 f9ef 	bl	80013b0 <MX_I2S2_Init>
	MX_RTC_Init();
 8000fd2:	f000 fa1b 	bl	800140c <MX_RTC_Init>
	MX_SPI4_Init();
 8000fd6:	f000 fa73 	bl	80014c0 <MX_SPI4_Init>
	MX_TIM3_Init();
 8000fda:	f000 faa7 	bl	800152c <MX_TIM3_Init>
	MX_TIM4_Init();
 8000fde:	f000 fb27 	bl	8001630 <MX_TIM4_Init>
	MX_UART5_Init();
 8000fe2:	f000 fb73 	bl	80016cc <MX_UART5_Init>
	MX_USART2_UART_Init();
 8000fe6:	f000 fb9b 	bl	8001720 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	contatore_campioni=0;
 8000fea:	4b4e      	ldr	r3, [pc, #312]	; (8001124 <main+0x178>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]

	bus_vibrometro.Init=BSP_SPI1_Init;
 8000ff0:	4b4d      	ldr	r3, [pc, #308]	; (8001128 <main+0x17c>)
 8000ff2:	4a4e      	ldr	r2, [pc, #312]	; (800112c <main+0x180>)
 8000ff4:	601a      	str	r2, [r3, #0]
	bus_vibrometro.DeInit=BSP_SPI1_DeInit;
 8000ff6:	4b4c      	ldr	r3, [pc, #304]	; (8001128 <main+0x17c>)
 8000ff8:	4a4d      	ldr	r2, [pc, #308]	; (8001130 <main+0x184>)
 8000ffa:	605a      	str	r2, [r3, #4]
	bus_vibrometro.BusType=1;
 8000ffc:	4b4a      	ldr	r3, [pc, #296]	; (8001128 <main+0x17c>)
 8000ffe:	2201      	movs	r2, #1
 8001000:	609a      	str	r2, [r3, #8]
	bus_vibrometro.ReadReg=Custom_IIS3DWB_ReadReg_Func;
 8001002:	4b49      	ldr	r3, [pc, #292]	; (8001128 <main+0x17c>)
 8001004:	4a4b      	ldr	r2, [pc, #300]	; (8001134 <main+0x188>)
 8001006:	615a      	str	r2, [r3, #20]
	//	bus_vibrometro.ReadReg=IIS3DWB_Read_Reg;
	bus_vibrometro.WriteReg=Custom_IIS3DWB_WriteReg_Func;
 8001008:	4b47      	ldr	r3, [pc, #284]	; (8001128 <main+0x17c>)
 800100a:	4a4b      	ldr	r2, [pc, #300]	; (8001138 <main+0x18c>)
 800100c:	611a      	str	r2, [r3, #16]
	//	bus_vibrometro.WriteReg=IIS3DWB_Write_Reg;
	//	bus_vibrometro.ReadReg=BSP_I2C1_ReadReg;
	//	bus_vibrometro.WriteReg=BSP_I2C1_WriteReg;
	//	bus_vibrometro.Address=LSM303AGR_I2C_ADD_XL;
	IIS3DWB_RegisterBusIO(&vibration_sensor, &bus_vibrometro);
 800100e:	4946      	ldr	r1, [pc, #280]	; (8001128 <main+0x17c>)
 8001010:	484a      	ldr	r0, [pc, #296]	; (800113c <main+0x190>)
 8001012:	f001 fb63 	bl	80026dc <IIS3DWB_RegisterBusIO>

	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_SET);
 8001016:	2201      	movs	r2, #1
 8001018:	2104      	movs	r1, #4
 800101a:	4849      	ldr	r0, [pc, #292]	; (8001140 <main+0x194>)
 800101c:	f003 fa4e 	bl	80044bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_RESET);	//Abilito SPI1
 8001020:	2200      	movs	r2, #0
 8001022:	2104      	movs	r1, #4
 8001024:	4846      	ldr	r0, [pc, #280]	; (8001140 <main+0x194>)
 8001026:	f003 fa49 	bl	80044bc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, registro_whoami, 1, 100);				//Trasmetto Indirizzo dove leggere istruzione
 800102a:	2364      	movs	r3, #100	; 0x64
 800102c:	2201      	movs	r2, #1
 800102e:	4945      	ldr	r1, [pc, #276]	; (8001144 <main+0x198>)
 8001030:	4845      	ldr	r0, [pc, #276]	; (8001148 <main+0x19c>)
 8001032:	f005 faab 	bl	800658c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, whoami, 1, 100);			//Ricevo Registro
 8001036:	2364      	movs	r3, #100	; 0x64
 8001038:	2201      	movs	r2, #1
 800103a:	4944      	ldr	r1, [pc, #272]	; (800114c <main+0x1a0>)
 800103c:	4842      	ldr	r0, [pc, #264]	; (8001148 <main+0x19c>)
 800103e:	f005 fbe1 	bl	8006804 <HAL_SPI_Receive>
	//	HAL_SPI_TransmitReceive(&hspi1, registro_whoami, whoami, 2, 100);
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_SET);		//Chiudo la comunicazione SPI1
 8001042:	2201      	movs	r2, #1
 8001044:	2104      	movs	r1, #4
 8001046:	483e      	ldr	r0, [pc, #248]	; (8001140 <main+0x194>)
 8001048:	f003 fa38 	bl	80044bc <HAL_GPIO_WritePin>



	if(IIS3DWB_Init(&vibration_sensor) ==HAL_OK){
 800104c:	483b      	ldr	r0, [pc, #236]	; (800113c <main+0x190>)
 800104e:	f001 fb8f 	bl	8002770 <IIS3DWB_Init>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d11a      	bne.n	800108e <main+0xe2>
		IIS3DWB_ACC_SetOutputDataRate(&vibration_sensor, 6000);
 8001058:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 8001150 <main+0x1a4>
 800105c:	4837      	ldr	r0, [pc, #220]	; (800113c <main+0x190>)
 800105e:	f001 fc51 	bl	8002904 <IIS3DWB_ACC_SetOutputDataRate>
		//  		IIS3DWB_ACC_SetFullScale(&vibration_sensor, IIS3DWB_16g);
		//  		IIS3DWB_ACC_Enable(&vibration_sensor);
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_RESET);	   /*1. Abilita lo Slave settando CS Basso lo stato dell'IIS3DWB */
 8001062:	2200      	movs	r2, #0
 8001064:	2104      	movs	r1, #4
 8001066:	4836      	ldr	r0, [pc, #216]	; (8001140 <main+0x194>)
 8001068:	f003 fa28 	bl	80044bc <HAL_GPIO_WritePin>

		/*2. Trasmetto indirizzo registro e dati */
		spiSnd[0]=0x10;												//Indirizzo Registro CTRL1_XL (Abilita l'accelerometro)
 800106c:	4b39      	ldr	r3, [pc, #228]	; (8001154 <main+0x1a8>)
 800106e:	2210      	movs	r2, #16
 8001070:	701a      	strb	r2, [r3, #0]
		//0xAC per FS=+-8g 0xA8 per FS=+-4g
		//0xA4 per FS=+-16g
		spiSnd[1]=0xA4;												//Scrivo 101 all'inizio del registro per abilitarlo e poi tutti zero (accelerometro scala +-2g)
 8001072:	4b38      	ldr	r3, [pc, #224]	; (8001154 <main+0x1a8>)
 8001074:	22a4      	movs	r2, #164	; 0xa4
 8001076:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(&hspi1, spiSnd, 2, 100);					//Invio messaggio allo slave per effettuare l'abilitazione abilitazione
 8001078:	2364      	movs	r3, #100	; 0x64
 800107a:	2202      	movs	r2, #2
 800107c:	4935      	ldr	r1, [pc, #212]	; (8001154 <main+0x1a8>)
 800107e:	4832      	ldr	r0, [pc, #200]	; (8001148 <main+0x19c>)
 8001080:	f005 fa84 	bl	800658c <HAL_SPI_Transmit>

		/*3. Disabilito lo slave portando la linea CS/SS Alta*/		//Inviata l'istruzione di abilitazione dell'accelerometro,
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_SET);			//Chiudo la comunicazione
 8001084:	2201      	movs	r2, #1
 8001086:	2104      	movs	r1, #4
 8001088:	482d      	ldr	r0, [pc, #180]	; (8001140 <main+0x194>)
 800108a:	f003 fa17 	bl	80044bc <HAL_GPIO_WritePin>


	}

	HAL_TIM_Base_Start_IT(&htim4);
 800108e:	4832      	ldr	r0, [pc, #200]	; (8001158 <main+0x1ac>)
 8001090:	f005 fffa 	bl	8007088 <HAL_TIM_Base_Start_IT>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */


		if(contatore_campioni>DIM){
 8001094:	4b23      	ldr	r3, [pc, #140]	; (8001124 <main+0x178>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f644 6220 	movw	r2, #20000	; 0x4e20
 800109c:	4293      	cmp	r3, r2
 800109e:	ddf9      	ble.n	8001094 <main+0xe8>

			HAL_TIM_Base_Stop_IT(&htim4);
 80010a0:	482d      	ldr	r0, [pc, #180]	; (8001158 <main+0x1ac>)
 80010a2:	f006 f861 	bl	8007168 <HAL_TIM_Base_Stop_IT>

			for(int i=0; i<DIM; i++){
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]
 80010aa:	e029      	b.n	8001100 <main+0x154>
				sprintf((char *)buffer, "%ld,%ld,%ld\r\n",misure[i].x, misure[i].y, misure[i].z);
 80010ac:	492b      	ldr	r1, [pc, #172]	; (800115c <main+0x1b0>)
 80010ae:	687a      	ldr	r2, [r7, #4]
 80010b0:	4613      	mov	r3, r2
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	4413      	add	r3, r2
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	440b      	add	r3, r1
 80010ba:	6819      	ldr	r1, [r3, #0]
 80010bc:	4827      	ldr	r0, [pc, #156]	; (800115c <main+0x1b0>)
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	4613      	mov	r3, r2
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	4413      	add	r3, r2
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	4403      	add	r3, r0
 80010ca:	3304      	adds	r3, #4
 80010cc:	6818      	ldr	r0, [r3, #0]
 80010ce:	4c23      	ldr	r4, [pc, #140]	; (800115c <main+0x1b0>)
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	4613      	mov	r3, r2
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	4413      	add	r3, r2
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	4423      	add	r3, r4
 80010dc:	3308      	adds	r3, #8
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	9300      	str	r3, [sp, #0]
 80010e2:	4603      	mov	r3, r0
 80010e4:	460a      	mov	r2, r1
 80010e6:	491e      	ldr	r1, [pc, #120]	; (8001160 <main+0x1b4>)
 80010e8:	481e      	ldr	r0, [pc, #120]	; (8001164 <main+0x1b8>)
 80010ea:	f008 fbb3 	bl	8009854 <siprintf>
				HAL_UART_Transmit(&huart5, &buffer, sizeof(buffer), 100);
 80010ee:	2364      	movs	r3, #100	; 0x64
 80010f0:	2264      	movs	r2, #100	; 0x64
 80010f2:	491c      	ldr	r1, [pc, #112]	; (8001164 <main+0x1b8>)
 80010f4:	481c      	ldr	r0, [pc, #112]	; (8001168 <main+0x1bc>)
 80010f6:	f006 ff4a 	bl	8007f8e <HAL_UART_Transmit>
			for(int i=0; i<DIM; i++){
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	3301      	adds	r3, #1
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001106:	4293      	cmp	r3, r2
 8001108:	ddd0      	ble.n	80010ac <main+0x100>


			}

			if(IIS3DWB_ACC_Disable(&vibration_sensor) ==HAL_OK){
 800110a:	480c      	ldr	r0, [pc, #48]	; (800113c <main+0x190>)
 800110c:	f001 fb8f 	bl	800282e <IIS3DWB_ACC_Disable>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d1be      	bne.n	8001094 <main+0xe8>
				IIS3DWB_DeInit(&vibration_sensor);
 8001116:	4809      	ldr	r0, [pc, #36]	; (800113c <main+0x190>)
 8001118:	f001 fb73 	bl	8002802 <IIS3DWB_DeInit>

				contatore_campioni=0;
 800111c:	4b01      	ldr	r3, [pc, #4]	; (8001124 <main+0x178>)
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
		if(contatore_campioni>DIM){
 8001122:	e7b7      	b.n	8001094 <main+0xe8>
 8001124:	2003b13c 	.word	0x2003b13c
 8001128:	2003b11c 	.word	0x2003b11c
 800112c:	08002d99 	.word	0x08002d99
 8001130:	08002df9 	.word	0x08002df9
 8001134:	08000edd 	.word	0x08000edd
 8001138:	08000f4d 	.word	0x08000f4d
 800113c:	20000764 	.word	0x20000764
 8001140:	40021800 	.word	0x40021800
 8001144:	20000000 	.word	0x20000000
 8001148:	2003b1b0 	.word	0x2003b1b0
 800114c:	2003b1a4 	.word	0x2003b1a4
 8001150:	45bb8000 	.word	0x45bb8000
 8001154:	2003b1a8 	.word	0x2003b1a8
 8001158:	20000514 	.word	0x20000514
 800115c:	2000079c 	.word	0x2000079c
 8001160:	0800bd60 	.word	0x0800bd60
 8001164:	2003b140 	.word	0x2003b140
 8001168:	2000055c 	.word	0x2000055c

0800116c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b094      	sub	sp, #80	; 0x50
 8001170:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001172:	f107 031c 	add.w	r3, r7, #28
 8001176:	2234      	movs	r2, #52	; 0x34
 8001178:	2100      	movs	r1, #0
 800117a:	4618      	mov	r0, r3
 800117c:	f007 fef8 	bl	8008f70 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001180:	f107 0308 	add.w	r3, r7, #8
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001190:	2300      	movs	r3, #0
 8001192:	607b      	str	r3, [r7, #4]
 8001194:	4b2d      	ldr	r3, [pc, #180]	; (800124c <SystemClock_Config+0xe0>)
 8001196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001198:	4a2c      	ldr	r2, [pc, #176]	; (800124c <SystemClock_Config+0xe0>)
 800119a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800119e:	6413      	str	r3, [r2, #64]	; 0x40
 80011a0:	4b2a      	ldr	r3, [pc, #168]	; (800124c <SystemClock_Config+0xe0>)
 80011a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011a8:	607b      	str	r3, [r7, #4]
 80011aa:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011ac:	2300      	movs	r3, #0
 80011ae:	603b      	str	r3, [r7, #0]
 80011b0:	4b27      	ldr	r3, [pc, #156]	; (8001250 <SystemClock_Config+0xe4>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a26      	ldr	r2, [pc, #152]	; (8001250 <SystemClock_Config+0xe4>)
 80011b6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011ba:	6013      	str	r3, [r2, #0]
 80011bc:	4b24      	ldr	r3, [pc, #144]	; (8001250 <SystemClock_Config+0xe4>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011c4:	603b      	str	r3, [r7, #0]
 80011c6:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80011c8:	2305      	movs	r3, #5
 80011ca:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011d0:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80011d2:	2301      	movs	r3, #1
 80011d4:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011d6:	2302      	movs	r3, #2
 80011d8:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011da:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011de:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 12;
 80011e0:	230c      	movs	r3, #12
 80011e2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 180;
 80011e4:	23b4      	movs	r3, #180	; 0xb4
 80011e6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011e8:	2302      	movs	r3, #2
 80011ea:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80011ec:	2304      	movs	r3, #4
 80011ee:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 80011f0:	2302      	movs	r3, #2
 80011f2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f4:	f107 031c 	add.w	r3, r7, #28
 80011f8:	4618      	mov	r0, r3
 80011fa:	f004 fc5d 	bl	8005ab8 <HAL_RCC_OscConfig>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <SystemClock_Config+0x9c>
	{
		Error_Handler();
 8001204:	f000 fc36 	bl	8001a74 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001208:	f003 ff8a 	bl	8005120 <HAL_PWREx_EnableOverDrive>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <SystemClock_Config+0xaa>
	{
		Error_Handler();
 8001212:	f000 fc2f 	bl	8001a74 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001216:	230f      	movs	r3, #15
 8001218:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800121a:	2302      	movs	r3, #2
 800121c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800121e:	2300      	movs	r3, #0
 8001220:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001222:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001226:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001228:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800122c:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800122e:	f107 0308 	add.w	r3, r7, #8
 8001232:	2105      	movs	r1, #5
 8001234:	4618      	mov	r0, r3
 8001236:	f003 ffc3 	bl	80051c0 <HAL_RCC_ClockConfig>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <SystemClock_Config+0xd8>
	{
		Error_Handler();
 8001240:	f000 fc18 	bl	8001a74 <Error_Handler>
	}
}
 8001244:	bf00      	nop
 8001246:	3750      	adds	r7, #80	; 0x50
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40023800 	.word	0x40023800
 8001250:	40007000 	.word	0x40007000

08001254 <MX_ADC3_Init>:
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 800125a:	463b      	mov	r3, r7
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC3_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc3.Instance = ADC3;
 8001266:	4b21      	ldr	r3, [pc, #132]	; (80012ec <MX_ADC3_Init+0x98>)
 8001268:	4a21      	ldr	r2, [pc, #132]	; (80012f0 <MX_ADC3_Init+0x9c>)
 800126a:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800126c:	4b1f      	ldr	r3, [pc, #124]	; (80012ec <MX_ADC3_Init+0x98>)
 800126e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001272:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001274:	4b1d      	ldr	r3, [pc, #116]	; (80012ec <MX_ADC3_Init+0x98>)
 8001276:	2200      	movs	r2, #0
 8001278:	609a      	str	r2, [r3, #8]
	hadc3.Init.ScanConvMode = DISABLE;
 800127a:	4b1c      	ldr	r3, [pc, #112]	; (80012ec <MX_ADC3_Init+0x98>)
 800127c:	2200      	movs	r2, #0
 800127e:	611a      	str	r2, [r3, #16]
	hadc3.Init.ContinuousConvMode = DISABLE;
 8001280:	4b1a      	ldr	r3, [pc, #104]	; (80012ec <MX_ADC3_Init+0x98>)
 8001282:	2200      	movs	r2, #0
 8001284:	761a      	strb	r2, [r3, #24]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001286:	4b19      	ldr	r3, [pc, #100]	; (80012ec <MX_ADC3_Init+0x98>)
 8001288:	2200      	movs	r2, #0
 800128a:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800128e:	4b17      	ldr	r3, [pc, #92]	; (80012ec <MX_ADC3_Init+0x98>)
 8001290:	2200      	movs	r2, #0
 8001292:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001294:	4b15      	ldr	r3, [pc, #84]	; (80012ec <MX_ADC3_Init+0x98>)
 8001296:	4a17      	ldr	r2, [pc, #92]	; (80012f4 <MX_ADC3_Init+0xa0>)
 8001298:	629a      	str	r2, [r3, #40]	; 0x28
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800129a:	4b14      	ldr	r3, [pc, #80]	; (80012ec <MX_ADC3_Init+0x98>)
 800129c:	2200      	movs	r2, #0
 800129e:	60da      	str	r2, [r3, #12]
	hadc3.Init.NbrOfConversion = 1;
 80012a0:	4b12      	ldr	r3, [pc, #72]	; (80012ec <MX_ADC3_Init+0x98>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	61da      	str	r2, [r3, #28]
	hadc3.Init.DMAContinuousRequests = DISABLE;
 80012a6:	4b11      	ldr	r3, [pc, #68]	; (80012ec <MX_ADC3_Init+0x98>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012ae:	4b0f      	ldr	r3, [pc, #60]	; (80012ec <MX_ADC3_Init+0x98>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80012b4:	480d      	ldr	r0, [pc, #52]	; (80012ec <MX_ADC3_Init+0x98>)
 80012b6:	f001 feeb 	bl	8003090 <HAL_ADC_Init>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_ADC3_Init+0x70>
	{
		Error_Handler();
 80012c0:	f000 fbd8 	bl	8001a74 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_14;
 80012c4:	230e      	movs	r3, #14
 80012c6:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80012c8:	2301      	movs	r3, #1
 80012ca:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012d0:	463b      	mov	r3, r7
 80012d2:	4619      	mov	r1, r3
 80012d4:	4805      	ldr	r0, [pc, #20]	; (80012ec <MX_ADC3_Init+0x98>)
 80012d6:	f001 ff1f 	bl	8003118 <HAL_ADC_ConfigChannel>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_ADC3_Init+0x90>
	{
		Error_Handler();
 80012e0:	f000 fbc8 	bl	8001a74 <Error_Handler>
	}
	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */

}
 80012e4:	bf00      	nop
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	200001fc 	.word	0x200001fc
 80012f0:	40012200 	.word	0x40012200
 80012f4:	0f000001 	.word	0x0f000001

080012f8 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80012fc:	4b12      	ldr	r3, [pc, #72]	; (8001348 <MX_I2C1_Init+0x50>)
 80012fe:	4a13      	ldr	r2, [pc, #76]	; (800134c <MX_I2C1_Init+0x54>)
 8001300:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 8001302:	4b11      	ldr	r3, [pc, #68]	; (8001348 <MX_I2C1_Init+0x50>)
 8001304:	4a12      	ldr	r2, [pc, #72]	; (8001350 <MX_I2C1_Init+0x58>)
 8001306:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001308:	4b0f      	ldr	r3, [pc, #60]	; (8001348 <MX_I2C1_Init+0x50>)
 800130a:	2200      	movs	r2, #0
 800130c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0x1F;
 800130e:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <MX_I2C1_Init+0x50>)
 8001310:	221f      	movs	r2, #31
 8001312:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001314:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <MX_I2C1_Init+0x50>)
 8001316:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800131a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800131c:	4b0a      	ldr	r3, [pc, #40]	; (8001348 <MX_I2C1_Init+0x50>)
 800131e:	2200      	movs	r2, #0
 8001320:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001322:	4b09      	ldr	r3, [pc, #36]	; (8001348 <MX_I2C1_Init+0x50>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001328:	4b07      	ldr	r3, [pc, #28]	; (8001348 <MX_I2C1_Init+0x50>)
 800132a:	2200      	movs	r2, #0
 800132c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800132e:	4b06      	ldr	r3, [pc, #24]	; (8001348 <MX_I2C1_Init+0x50>)
 8001330:	2200      	movs	r2, #0
 8001332:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001334:	4804      	ldr	r0, [pc, #16]	; (8001348 <MX_I2C1_Init+0x50>)
 8001336:	f003 f8ff 	bl	8004538 <HAL_I2C_Init>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 8001340:	f000 fb98 	bl	8001a74 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001344:	bf00      	nop
 8001346:	bd80      	pop	{r7, pc}
 8001348:	20000244 	.word	0x20000244
 800134c:	40005400 	.word	0x40005400
 8001350:	00061a80 	.word	0x00061a80

08001354 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8001358:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <MX_I2C2_Init+0x50>)
 800135a:	4a13      	ldr	r2, [pc, #76]	; (80013a8 <MX_I2C2_Init+0x54>)
 800135c:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 400000;
 800135e:	4b11      	ldr	r3, [pc, #68]	; (80013a4 <MX_I2C2_Init+0x50>)
 8001360:	4a12      	ldr	r2, [pc, #72]	; (80013ac <MX_I2C2_Init+0x58>)
 8001362:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001364:	4b0f      	ldr	r3, [pc, #60]	; (80013a4 <MX_I2C2_Init+0x50>)
 8001366:	2200      	movs	r2, #0
 8001368:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0x1E;
 800136a:	4b0e      	ldr	r3, [pc, #56]	; (80013a4 <MX_I2C2_Init+0x50>)
 800136c:	221e      	movs	r2, #30
 800136e:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001370:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <MX_I2C2_Init+0x50>)
 8001372:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001376:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001378:	4b0a      	ldr	r3, [pc, #40]	; (80013a4 <MX_I2C2_Init+0x50>)
 800137a:	2200      	movs	r2, #0
 800137c:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 800137e:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <MX_I2C2_Init+0x50>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001384:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <MX_I2C2_Init+0x50>)
 8001386:	2200      	movs	r2, #0
 8001388:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800138a:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <MX_I2C2_Init+0x50>)
 800138c:	2200      	movs	r2, #0
 800138e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001390:	4804      	ldr	r0, [pc, #16]	; (80013a4 <MX_I2C2_Init+0x50>)
 8001392:	f003 f8d1 	bl	8004538 <HAL_I2C_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_I2C2_Init+0x4c>
	{
		Error_Handler();
 800139c:	f000 fb6a 	bl	8001a74 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 80013a0:	bf00      	nop
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	20000298 	.word	0x20000298
 80013a8:	40005800 	.word	0x40005800
 80013ac:	00061a80 	.word	0x00061a80

080013b0 <MX_I2S2_Init>:
 * @brief I2S2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S2_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
	/* USER CODE END I2S2_Init 0 */

	/* USER CODE BEGIN I2S2_Init 1 */

	/* USER CODE END I2S2_Init 1 */
	hi2s2.Instance = SPI2;
 80013b4:	4b13      	ldr	r3, [pc, #76]	; (8001404 <MX_I2S2_Init+0x54>)
 80013b6:	4a14      	ldr	r2, [pc, #80]	; (8001408 <MX_I2S2_Init+0x58>)
 80013b8:	601a      	str	r2, [r3, #0]
	hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 80013ba:	4b12      	ldr	r3, [pc, #72]	; (8001404 <MX_I2S2_Init+0x54>)
 80013bc:	f44f 7240 	mov.w	r2, #768	; 0x300
 80013c0:	605a      	str	r2, [r3, #4]
	hi2s2.Init.Standard = I2S_STANDARD_MSB;
 80013c2:	4b10      	ldr	r3, [pc, #64]	; (8001404 <MX_I2S2_Init+0x54>)
 80013c4:	2210      	movs	r2, #16
 80013c6:	609a      	str	r2, [r3, #8]
	hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80013c8:	4b0e      	ldr	r3, [pc, #56]	; (8001404 <MX_I2S2_Init+0x54>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	60da      	str	r2, [r3, #12]
	hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80013ce:	4b0d      	ldr	r3, [pc, #52]	; (8001404 <MX_I2S2_Init+0x54>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	611a      	str	r2, [r3, #16]
	hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80013d4:	4b0b      	ldr	r3, [pc, #44]	; (8001404 <MX_I2S2_Init+0x54>)
 80013d6:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80013da:	615a      	str	r2, [r3, #20]
	hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 80013dc:	4b09      	ldr	r3, [pc, #36]	; (8001404 <MX_I2S2_Init+0x54>)
 80013de:	2208      	movs	r2, #8
 80013e0:	619a      	str	r2, [r3, #24]
	hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80013e2:	4b08      	ldr	r3, [pc, #32]	; (8001404 <MX_I2S2_Init+0x54>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	61da      	str	r2, [r3, #28]
	hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80013e8:	4b06      	ldr	r3, [pc, #24]	; (8001404 <MX_I2S2_Init+0x54>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80013ee:	4805      	ldr	r0, [pc, #20]	; (8001404 <MX_I2S2_Init+0x54>)
 80013f0:	f003 f9e6 	bl	80047c0 <HAL_I2S_Init>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_I2S2_Init+0x4e>
	{
		Error_Handler();
 80013fa:	f000 fb3b 	bl	8001a74 <Error_Handler>
	}
	/* USER CODE BEGIN I2S2_Init 2 */

	/* USER CODE END I2S2_Init 2 */

}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	200002ec 	.word	0x200002ec
 8001408:	40003800 	.word	0x40003800

0800140c <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = {0};
 8001412:	1d3b      	adds	r3, r7, #4
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = {0};
 8001420:	2300      	movs	r3, #0
 8001422:	603b      	str	r3, [r7, #0]

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8001424:	4b24      	ldr	r3, [pc, #144]	; (80014b8 <MX_RTC_Init+0xac>)
 8001426:	4a25      	ldr	r2, [pc, #148]	; (80014bc <MX_RTC_Init+0xb0>)
 8001428:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800142a:	4b23      	ldr	r3, [pc, #140]	; (80014b8 <MX_RTC_Init+0xac>)
 800142c:	2200      	movs	r2, #0
 800142e:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8001430:	4b21      	ldr	r3, [pc, #132]	; (80014b8 <MX_RTC_Init+0xac>)
 8001432:	227f      	movs	r2, #127	; 0x7f
 8001434:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8001436:	4b20      	ldr	r3, [pc, #128]	; (80014b8 <MX_RTC_Init+0xac>)
 8001438:	22ff      	movs	r2, #255	; 0xff
 800143a:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800143c:	4b1e      	ldr	r3, [pc, #120]	; (80014b8 <MX_RTC_Init+0xac>)
 800143e:	2200      	movs	r2, #0
 8001440:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001442:	4b1d      	ldr	r3, [pc, #116]	; (80014b8 <MX_RTC_Init+0xac>)
 8001444:	2200      	movs	r2, #0
 8001446:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001448:	4b1b      	ldr	r3, [pc, #108]	; (80014b8 <MX_RTC_Init+0xac>)
 800144a:	2200      	movs	r2, #0
 800144c:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800144e:	481a      	ldr	r0, [pc, #104]	; (80014b8 <MX_RTC_Init+0xac>)
 8001450:	f004 fdb6 	bl	8005fc0 <HAL_RTC_Init>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_RTC_Init+0x52>
	{
		Error_Handler();
 800145a:	f000 fb0b 	bl	8001a74 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 0x0;
 800145e:	2300      	movs	r3, #0
 8001460:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x0;
 8001462:	2300      	movs	r3, #0
 8001464:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 8001466:	2300      	movs	r3, #0
 8001468:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800146a:	2300      	movs	r3, #0
 800146c:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800146e:	2300      	movs	r3, #0
 8001470:	617b      	str	r3, [r7, #20]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001472:	1d3b      	adds	r3, r7, #4
 8001474:	2201      	movs	r2, #1
 8001476:	4619      	mov	r1, r3
 8001478:	480f      	ldr	r0, [pc, #60]	; (80014b8 <MX_RTC_Init+0xac>)
 800147a:	f004 fe17 	bl	80060ac <HAL_RTC_SetTime>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_RTC_Init+0x7c>
	{
		Error_Handler();
 8001484:	f000 faf6 	bl	8001a74 <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001488:	2301      	movs	r3, #1
 800148a:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_JANUARY;
 800148c:	2301      	movs	r3, #1
 800148e:	707b      	strb	r3, [r7, #1]
	sDate.Date = 0x1;
 8001490:	2301      	movs	r3, #1
 8001492:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 0x0;
 8001494:	2300      	movs	r3, #0
 8001496:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001498:	463b      	mov	r3, r7
 800149a:	2201      	movs	r2, #1
 800149c:	4619      	mov	r1, r3
 800149e:	4806      	ldr	r0, [pc, #24]	; (80014b8 <MX_RTC_Init+0xac>)
 80014a0:	f004 fe9e 	bl	80061e0 <HAL_RTC_SetDate>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_RTC_Init+0xa2>
	{
		Error_Handler();
 80014aa:	f000 fae3 	bl	8001a74 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 80014ae:	bf00      	nop
 80014b0:	3718      	adds	r7, #24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000394 	.word	0x20000394
 80014bc:	40002800 	.word	0x40002800

080014c0 <MX_SPI4_Init>:
 * @brief SPI4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI4_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI4_Init 1 */

	/* USER CODE END SPI4_Init 1 */
	/* SPI4 parameter configuration*/
	hspi4.Instance = SPI4;
 80014c4:	4b17      	ldr	r3, [pc, #92]	; (8001524 <MX_SPI4_Init+0x64>)
 80014c6:	4a18      	ldr	r2, [pc, #96]	; (8001528 <MX_SPI4_Init+0x68>)
 80014c8:	601a      	str	r2, [r3, #0]
	hspi4.Init.Mode = SPI_MODE_MASTER;
 80014ca:	4b16      	ldr	r3, [pc, #88]	; (8001524 <MX_SPI4_Init+0x64>)
 80014cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014d0:	605a      	str	r2, [r3, #4]
	hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80014d2:	4b14      	ldr	r3, [pc, #80]	; (8001524 <MX_SPI4_Init+0x64>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	609a      	str	r2, [r3, #8]
	hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80014d8:	4b12      	ldr	r3, [pc, #72]	; (8001524 <MX_SPI4_Init+0x64>)
 80014da:	2200      	movs	r2, #0
 80014dc:	60da      	str	r2, [r3, #12]
	hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014de:	4b11      	ldr	r3, [pc, #68]	; (8001524 <MX_SPI4_Init+0x64>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	611a      	str	r2, [r3, #16]
	hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014e4:	4b0f      	ldr	r3, [pc, #60]	; (8001524 <MX_SPI4_Init+0x64>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	615a      	str	r2, [r3, #20]
	hspi4.Init.NSS = SPI_NSS_SOFT;
 80014ea:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <MX_SPI4_Init+0x64>)
 80014ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014f0:	619a      	str	r2, [r3, #24]
	hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80014f2:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <MX_SPI4_Init+0x64>)
 80014f4:	2218      	movs	r2, #24
 80014f6:	61da      	str	r2, [r3, #28]
	hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014f8:	4b0a      	ldr	r3, [pc, #40]	; (8001524 <MX_SPI4_Init+0x64>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	621a      	str	r2, [r3, #32]
	hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80014fe:	4b09      	ldr	r3, [pc, #36]	; (8001524 <MX_SPI4_Init+0x64>)
 8001500:	2200      	movs	r2, #0
 8001502:	625a      	str	r2, [r3, #36]	; 0x24
	hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001504:	4b07      	ldr	r3, [pc, #28]	; (8001524 <MX_SPI4_Init+0x64>)
 8001506:	2200      	movs	r2, #0
 8001508:	629a      	str	r2, [r3, #40]	; 0x28
	hspi4.Init.CRCPolynomial = 10;
 800150a:	4b06      	ldr	r3, [pc, #24]	; (8001524 <MX_SPI4_Init+0x64>)
 800150c:	220a      	movs	r2, #10
 800150e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001510:	4804      	ldr	r0, [pc, #16]	; (8001524 <MX_SPI4_Init+0x64>)
 8001512:	f004 ff8a 	bl	800642a <HAL_SPI_Init>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_SPI4_Init+0x60>
	{
		Error_Handler();
 800151c:	f000 faaa 	bl	8001a74 <Error_Handler>
	}
	/* USER CODE BEGIN SPI4_Init 2 */

	/* USER CODE END SPI4_Init 2 */

}
 8001520:	bf00      	nop
 8001522:	bd80      	pop	{r7, pc}
 8001524:	200003b4 	.word	0x200003b4
 8001528:	40013400 	.word	0x40013400

0800152c <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08e      	sub	sp, #56	; 0x38
 8001530:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001532:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001536:	2200      	movs	r2, #0
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	605a      	str	r2, [r3, #4]
 800153c:	609a      	str	r2, [r3, #8]
 800153e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001540:	f107 0320 	add.w	r3, r7, #32
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 800154a:	1d3b      	adds	r3, r7, #4
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	609a      	str	r2, [r3, #8]
 8001554:	60da      	str	r2, [r3, #12]
 8001556:	611a      	str	r2, [r3, #16]
 8001558:	615a      	str	r2, [r3, #20]
 800155a:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800155c:	4b32      	ldr	r3, [pc, #200]	; (8001628 <MX_TIM3_Init+0xfc>)
 800155e:	4a33      	ldr	r2, [pc, #204]	; (800162c <MX_TIM3_Init+0x100>)
 8001560:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8001562:	4b31      	ldr	r3, [pc, #196]	; (8001628 <MX_TIM3_Init+0xfc>)
 8001564:	2200      	movs	r2, #0
 8001566:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001568:	4b2f      	ldr	r3, [pc, #188]	; (8001628 <MX_TIM3_Init+0xfc>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 800156e:	4b2e      	ldr	r3, [pc, #184]	; (8001628 <MX_TIM3_Init+0xfc>)
 8001570:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001574:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001576:	4b2c      	ldr	r3, [pc, #176]	; (8001628 <MX_TIM3_Init+0xfc>)
 8001578:	2200      	movs	r2, #0
 800157a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800157c:	4b2a      	ldr	r3, [pc, #168]	; (8001628 <MX_TIM3_Init+0xfc>)
 800157e:	2200      	movs	r2, #0
 8001580:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001582:	4829      	ldr	r0, [pc, #164]	; (8001628 <MX_TIM3_Init+0xfc>)
 8001584:	f005 fd30 	bl	8006fe8 <HAL_TIM_Base_Init>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM3_Init+0x66>
	{
		Error_Handler();
 800158e:	f000 fa71 	bl	8001a74 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001592:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001596:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001598:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800159c:	4619      	mov	r1, r3
 800159e:	4822      	ldr	r0, [pc, #136]	; (8001628 <MX_TIM3_Init+0xfc>)
 80015a0:	f006 f834 	bl	800760c <HAL_TIM_ConfigClockSource>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_TIM3_Init+0x82>
	{
		Error_Handler();
 80015aa:	f000 fa63 	bl	8001a74 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80015ae:	481e      	ldr	r0, [pc, #120]	; (8001628 <MX_TIM3_Init+0xfc>)
 80015b0:	f005 fe09 	bl	80071c6 <HAL_TIM_PWM_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_TIM3_Init+0x92>
	{
		Error_Handler();
 80015ba:	f000 fa5b 	bl	8001a74 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015be:	2300      	movs	r3, #0
 80015c0:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c2:	2300      	movs	r3, #0
 80015c4:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015c6:	f107 0320 	add.w	r3, r7, #32
 80015ca:	4619      	mov	r1, r3
 80015cc:	4816      	ldr	r0, [pc, #88]	; (8001628 <MX_TIM3_Init+0xfc>)
 80015ce:	f006 fc01 	bl	8007dd4 <HAL_TIMEx_MasterConfigSynchronization>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_TIM3_Init+0xb0>
	{
		Error_Handler();
 80015d8:	f000 fa4c 	bl	8001a74 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015dc:	2360      	movs	r3, #96	; 0x60
 80015de:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	2208      	movs	r2, #8
 80015f0:	4619      	mov	r1, r3
 80015f2:	480d      	ldr	r0, [pc, #52]	; (8001628 <MX_TIM3_Init+0xfc>)
 80015f4:	f005 ff48 	bl	8007488 <HAL_TIM_PWM_ConfigChannel>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_TIM3_Init+0xd6>
	{
		Error_Handler();
 80015fe:	f000 fa39 	bl	8001a74 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	220c      	movs	r2, #12
 8001606:	4619      	mov	r1, r3
 8001608:	4807      	ldr	r0, [pc, #28]	; (8001628 <MX_TIM3_Init+0xfc>)
 800160a:	f005 ff3d 	bl	8007488 <HAL_TIM_PWM_ConfigChannel>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_TIM3_Init+0xec>
	{
		Error_Handler();
 8001614:	f000 fa2e 	bl	8001a74 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8001618:	4803      	ldr	r0, [pc, #12]	; (8001628 <MX_TIM3_Init+0xfc>)
 800161a:	f000 fcfb 	bl	8002014 <HAL_TIM_MspPostInit>

}
 800161e:	bf00      	nop
 8001620:	3738      	adds	r7, #56	; 0x38
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	200004cc 	.word	0x200004cc
 800162c:	40000400 	.word	0x40000400

08001630 <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001636:	f107 0308 	add.w	r3, r7, #8
 800163a:	2200      	movs	r2, #0
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	605a      	str	r2, [r3, #4]
 8001640:	609a      	str	r2, [r3, #8]
 8001642:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001644:	463b      	mov	r3, r7
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 800164c:	4b1d      	ldr	r3, [pc, #116]	; (80016c4 <MX_TIM4_Init+0x94>)
 800164e:	4a1e      	ldr	r2, [pc, #120]	; (80016c8 <MX_TIM4_Init+0x98>)
 8001650:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 90-1;
 8001652:	4b1c      	ldr	r3, [pc, #112]	; (80016c4 <MX_TIM4_Init+0x94>)
 8001654:	2259      	movs	r2, #89	; 0x59
 8001656:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001658:	4b1a      	ldr	r3, [pc, #104]	; (80016c4 <MX_TIM4_Init+0x94>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 500-1;
 800165e:	4b19      	ldr	r3, [pc, #100]	; (80016c4 <MX_TIM4_Init+0x94>)
 8001660:	f240 12f3 	movw	r2, #499	; 0x1f3
 8001664:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001666:	4b17      	ldr	r3, [pc, #92]	; (80016c4 <MX_TIM4_Init+0x94>)
 8001668:	2200      	movs	r2, #0
 800166a:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800166c:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <MX_TIM4_Init+0x94>)
 800166e:	2200      	movs	r2, #0
 8001670:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001672:	4814      	ldr	r0, [pc, #80]	; (80016c4 <MX_TIM4_Init+0x94>)
 8001674:	f005 fcb8 	bl	8006fe8 <HAL_TIM_Base_Init>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_TIM4_Init+0x52>
	{
		Error_Handler();
 800167e:	f000 f9f9 	bl	8001a74 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001682:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001686:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001688:	f107 0308 	add.w	r3, r7, #8
 800168c:	4619      	mov	r1, r3
 800168e:	480d      	ldr	r0, [pc, #52]	; (80016c4 <MX_TIM4_Init+0x94>)
 8001690:	f005 ffbc 	bl	800760c <HAL_TIM_ConfigClockSource>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_TIM4_Init+0x6e>
	{
		Error_Handler();
 800169a:	f000 f9eb 	bl	8001a74 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800169e:	2300      	movs	r3, #0
 80016a0:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016a2:	2300      	movs	r3, #0
 80016a4:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80016a6:	463b      	mov	r3, r7
 80016a8:	4619      	mov	r1, r3
 80016aa:	4806      	ldr	r0, [pc, #24]	; (80016c4 <MX_TIM4_Init+0x94>)
 80016ac:	f006 fb92 	bl	8007dd4 <HAL_TIMEx_MasterConfigSynchronization>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM4_Init+0x8a>
	{
		Error_Handler();
 80016b6:	f000 f9dd 	bl	8001a74 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 80016ba:	bf00      	nop
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	20000514 	.word	0x20000514
 80016c8:	40000800 	.word	0x40000800

080016cc <MX_UART5_Init>:
 * @brief UART5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART5_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
	/* USER CODE END UART5_Init 0 */

	/* USER CODE BEGIN UART5_Init 1 */

	/* USER CODE END UART5_Init 1 */
	huart5.Instance = UART5;
 80016d0:	4b11      	ldr	r3, [pc, #68]	; (8001718 <MX_UART5_Init+0x4c>)
 80016d2:	4a12      	ldr	r2, [pc, #72]	; (800171c <MX_UART5_Init+0x50>)
 80016d4:	601a      	str	r2, [r3, #0]
	huart5.Init.BaudRate = 230400;
 80016d6:	4b10      	ldr	r3, [pc, #64]	; (8001718 <MX_UART5_Init+0x4c>)
 80016d8:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 80016dc:	605a      	str	r2, [r3, #4]
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80016de:	4b0e      	ldr	r3, [pc, #56]	; (8001718 <MX_UART5_Init+0x4c>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	609a      	str	r2, [r3, #8]
	huart5.Init.StopBits = UART_STOPBITS_1;
 80016e4:	4b0c      	ldr	r3, [pc, #48]	; (8001718 <MX_UART5_Init+0x4c>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	60da      	str	r2, [r3, #12]
	huart5.Init.Parity = UART_PARITY_NONE;
 80016ea:	4b0b      	ldr	r3, [pc, #44]	; (8001718 <MX_UART5_Init+0x4c>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	611a      	str	r2, [r3, #16]
	huart5.Init.Mode = UART_MODE_TX_RX;
 80016f0:	4b09      	ldr	r3, [pc, #36]	; (8001718 <MX_UART5_Init+0x4c>)
 80016f2:	220c      	movs	r2, #12
 80016f4:	615a      	str	r2, [r3, #20]
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016f6:	4b08      	ldr	r3, [pc, #32]	; (8001718 <MX_UART5_Init+0x4c>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	619a      	str	r2, [r3, #24]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80016fc:	4b06      	ldr	r3, [pc, #24]	; (8001718 <MX_UART5_Init+0x4c>)
 80016fe:	2200      	movs	r2, #0
 8001700:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart5) != HAL_OK)
 8001702:	4805      	ldr	r0, [pc, #20]	; (8001718 <MX_UART5_Init+0x4c>)
 8001704:	f006 fbf6 	bl	8007ef4 <HAL_UART_Init>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_UART5_Init+0x46>
	{
		Error_Handler();
 800170e:	f000 f9b1 	bl	8001a74 <Error_Handler>
	}
	/* USER CODE BEGIN UART5_Init 2 */

	/* USER CODE END UART5_Init 2 */

}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	2000055c 	.word	0x2000055c
 800171c:	40005000 	.word	0x40005000

08001720 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001724:	4b11      	ldr	r3, [pc, #68]	; (800176c <MX_USART2_UART_Init+0x4c>)
 8001726:	4a12      	ldr	r2, [pc, #72]	; (8001770 <MX_USART2_UART_Init+0x50>)
 8001728:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 230400;
 800172a:	4b10      	ldr	r3, [pc, #64]	; (800176c <MX_USART2_UART_Init+0x4c>)
 800172c:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001730:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001732:	4b0e      	ldr	r3, [pc, #56]	; (800176c <MX_USART2_UART_Init+0x4c>)
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001738:	4b0c      	ldr	r3, [pc, #48]	; (800176c <MX_USART2_UART_Init+0x4c>)
 800173a:	2200      	movs	r2, #0
 800173c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800173e:	4b0b      	ldr	r3, [pc, #44]	; (800176c <MX_USART2_UART_Init+0x4c>)
 8001740:	2200      	movs	r2, #0
 8001742:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001744:	4b09      	ldr	r3, [pc, #36]	; (800176c <MX_USART2_UART_Init+0x4c>)
 8001746:	220c      	movs	r2, #12
 8001748:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800174a:	4b08      	ldr	r3, [pc, #32]	; (800176c <MX_USART2_UART_Init+0x4c>)
 800174c:	2200      	movs	r2, #0
 800174e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001750:	4b06      	ldr	r3, [pc, #24]	; (800176c <MX_USART2_UART_Init+0x4c>)
 8001752:	2200      	movs	r2, #0
 8001754:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8001756:	4805      	ldr	r0, [pc, #20]	; (800176c <MX_USART2_UART_Init+0x4c>)
 8001758:	f006 fbcc 	bl	8007ef4 <HAL_UART_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8001762:	f000 f987 	bl	8001a74 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	200005a0 	.word	0x200005a0
 8001770:	40004400 	.word	0x40004400

08001774 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	607b      	str	r3, [r7, #4]
 800177e:	4b2b      	ldr	r3, [pc, #172]	; (800182c <MX_DMA_Init+0xb8>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	4a2a      	ldr	r2, [pc, #168]	; (800182c <MX_DMA_Init+0xb8>)
 8001784:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001788:	6313      	str	r3, [r2, #48]	; 0x30
 800178a:	4b28      	ldr	r3, [pc, #160]	; (800182c <MX_DMA_Init+0xb8>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001792:	607b      	str	r3, [r7, #4]
 8001794:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	603b      	str	r3, [r7, #0]
 800179a:	4b24      	ldr	r3, [pc, #144]	; (800182c <MX_DMA_Init+0xb8>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	4a23      	ldr	r2, [pc, #140]	; (800182c <MX_DMA_Init+0xb8>)
 80017a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017a4:	6313      	str	r3, [r2, #48]	; 0x30
 80017a6:	4b21      	ldr	r3, [pc, #132]	; (800182c <MX_DMA_Init+0xb8>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017ae:	603b      	str	r3, [r7, #0]
 80017b0:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 2, 0);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2102      	movs	r1, #2
 80017b6:	200b      	movs	r0, #11
 80017b8:	f001 ffb7 	bl	800372a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80017bc:	200b      	movs	r0, #11
 80017be:	f001 ffd0 	bl	8003762 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 6, 0);
 80017c2:	2200      	movs	r2, #0
 80017c4:	2106      	movs	r1, #6
 80017c6:	200e      	movs	r0, #14
 80017c8:	f001 ffaf 	bl	800372a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80017cc:	200e      	movs	r0, #14
 80017ce:	f001 ffc8 	bl	8003762 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 80017d2:	2200      	movs	r2, #0
 80017d4:	2102      	movs	r1, #2
 80017d6:	2010      	movs	r0, #16
 80017d8:	f001 ffa7 	bl	800372a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80017dc:	2010      	movs	r0, #16
 80017de:	f001 ffc0 	bl	8003762 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 2, 0);
 80017e2:	2200      	movs	r2, #0
 80017e4:	2102      	movs	r1, #2
 80017e6:	2011      	movs	r0, #17
 80017e8:	f001 ff9f 	bl	800372a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80017ec:	2011      	movs	r0, #17
 80017ee:	f001 ffb8 	bl	8003762 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 2, 0);
 80017f2:	2200      	movs	r2, #0
 80017f4:	2102      	movs	r1, #2
 80017f6:	202f      	movs	r0, #47	; 0x2f
 80017f8:	f001 ff97 	bl	800372a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80017fc:	202f      	movs	r0, #47	; 0x2f
 80017fe:	f001 ffb0 	bl	8003762 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 7, 0);
 8001802:	2200      	movs	r2, #0
 8001804:	2107      	movs	r1, #7
 8001806:	2038      	movs	r0, #56	; 0x38
 8001808:	f001 ff8f 	bl	800372a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800180c:	2038      	movs	r0, #56	; 0x38
 800180e:	f001 ffa8 	bl	8003762 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 7, 0);
 8001812:	2200      	movs	r2, #0
 8001814:	2107      	movs	r1, #7
 8001816:	2039      	movs	r0, #57	; 0x39
 8001818:	f001 ff87 	bl	800372a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800181c:	2039      	movs	r0, #57	; 0x39
 800181e:	f001 ffa0 	bl	8003762 <HAL_NVIC_EnableIRQ>

}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800

08001830 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b08e      	sub	sp, #56	; 0x38
 8001834:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001836:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	605a      	str	r2, [r3, #4]
 8001840:	609a      	str	r2, [r3, #8]
 8001842:	60da      	str	r2, [r3, #12]
 8001844:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	623b      	str	r3, [r7, #32]
 800184a:	4b84      	ldr	r3, [pc, #528]	; (8001a5c <MX_GPIO_Init+0x22c>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a83      	ldr	r2, [pc, #524]	; (8001a5c <MX_GPIO_Init+0x22c>)
 8001850:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b81      	ldr	r3, [pc, #516]	; (8001a5c <MX_GPIO_Init+0x22c>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800185e:	623b      	str	r3, [r7, #32]
 8001860:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
 8001866:	4b7d      	ldr	r3, [pc, #500]	; (8001a5c <MX_GPIO_Init+0x22c>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	4a7c      	ldr	r2, [pc, #496]	; (8001a5c <MX_GPIO_Init+0x22c>)
 800186c:	f043 0302 	orr.w	r3, r3, #2
 8001870:	6313      	str	r3, [r2, #48]	; 0x30
 8001872:	4b7a      	ldr	r3, [pc, #488]	; (8001a5c <MX_GPIO_Init+0x22c>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	61fb      	str	r3, [r7, #28]
 800187c:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOI_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	61bb      	str	r3, [r7, #24]
 8001882:	4b76      	ldr	r3, [pc, #472]	; (8001a5c <MX_GPIO_Init+0x22c>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	4a75      	ldr	r2, [pc, #468]	; (8001a5c <MX_GPIO_Init+0x22c>)
 8001888:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800188c:	6313      	str	r3, [r2, #48]	; 0x30
 800188e:	4b73      	ldr	r3, [pc, #460]	; (8001a5c <MX_GPIO_Init+0x22c>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001896:	61bb      	str	r3, [r7, #24]
 8001898:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	617b      	str	r3, [r7, #20]
 800189e:	4b6f      	ldr	r3, [pc, #444]	; (8001a5c <MX_GPIO_Init+0x22c>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	4a6e      	ldr	r2, [pc, #440]	; (8001a5c <MX_GPIO_Init+0x22c>)
 80018a4:	f043 0310 	orr.w	r3, r3, #16
 80018a8:	6313      	str	r3, [r2, #48]	; 0x30
 80018aa:	4b6c      	ldr	r3, [pc, #432]	; (8001a5c <MX_GPIO_Init+0x22c>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	f003 0310 	and.w	r3, r3, #16
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	613b      	str	r3, [r7, #16]
 80018ba:	4b68      	ldr	r3, [pc, #416]	; (8001a5c <MX_GPIO_Init+0x22c>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	4a67      	ldr	r2, [pc, #412]	; (8001a5c <MX_GPIO_Init+0x22c>)
 80018c0:	f043 0304 	orr.w	r3, r3, #4
 80018c4:	6313      	str	r3, [r2, #48]	; 0x30
 80018c6:	4b65      	ldr	r3, [pc, #404]	; (8001a5c <MX_GPIO_Init+0x22c>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	f003 0304 	and.w	r3, r3, #4
 80018ce:	613b      	str	r3, [r7, #16]
 80018d0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	60fb      	str	r3, [r7, #12]
 80018d6:	4b61      	ldr	r3, [pc, #388]	; (8001a5c <MX_GPIO_Init+0x22c>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	4a60      	ldr	r2, [pc, #384]	; (8001a5c <MX_GPIO_Init+0x22c>)
 80018dc:	f043 0308 	orr.w	r3, r3, #8
 80018e0:	6313      	str	r3, [r2, #48]	; 0x30
 80018e2:	4b5e      	ldr	r3, [pc, #376]	; (8001a5c <MX_GPIO_Init+0x22c>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	f003 0308 	and.w	r3, r3, #8
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	60bb      	str	r3, [r7, #8]
 80018f2:	4b5a      	ldr	r3, [pc, #360]	; (8001a5c <MX_GPIO_Init+0x22c>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	4a59      	ldr	r2, [pc, #356]	; (8001a5c <MX_GPIO_Init+0x22c>)
 80018f8:	f043 0301 	orr.w	r3, r3, #1
 80018fc:	6313      	str	r3, [r2, #48]	; 0x30
 80018fe:	4b57      	ldr	r3, [pc, #348]	; (8001a5c <MX_GPIO_Init+0x22c>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	60bb      	str	r3, [r7, #8]
 8001908:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800190a:	2300      	movs	r3, #0
 800190c:	607b      	str	r3, [r7, #4]
 800190e:	4b53      	ldr	r3, [pc, #332]	; (8001a5c <MX_GPIO_Init+0x22c>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	4a52      	ldr	r2, [pc, #328]	; (8001a5c <MX_GPIO_Init+0x22c>)
 8001914:	f043 0320 	orr.w	r3, r3, #32
 8001918:	6313      	str	r3, [r2, #48]	; 0x30
 800191a:	4b50      	ldr	r3, [pc, #320]	; (8001a5c <MX_GPIO_Init+0x22c>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f003 0320 	and.w	r3, r3, #32
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	603b      	str	r3, [r7, #0]
 800192a:	4b4c      	ldr	r3, [pc, #304]	; (8001a5c <MX_GPIO_Init+0x22c>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	4a4b      	ldr	r2, [pc, #300]	; (8001a5c <MX_GPIO_Init+0x22c>)
 8001930:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001934:	6313      	str	r3, [r2, #48]	; 0x30
 8001936:	4b49      	ldr	r3, [pc, #292]	; (8001a5c <MX_GPIO_Init+0x22c>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800193e:	603b      	str	r3, [r7, #0]
 8001940:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOI, MEM_W_Pin|MEM_HOLD_Pin, GPIO_PIN_RESET);
 8001942:	2200      	movs	r2, #0
 8001944:	2160      	movs	r1, #96	; 0x60
 8001946:	4846      	ldr	r0, [pc, #280]	; (8001a60 <MX_GPIO_Init+0x230>)
 8001948:	f002 fdb8 	bl	80044bc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 800194c:	2200      	movs	r2, #0
 800194e:	2120      	movs	r1, #32
 8001950:	4844      	ldr	r0, [pc, #272]	; (8001a64 <MX_GPIO_Init+0x234>)
 8001952:	f002 fdb3 	bl	80044bc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(MEM_CS_GPIO_Port, MEM_CS_Pin, GPIO_PIN_SET);
 8001956:	2201      	movs	r2, #1
 8001958:	2110      	movs	r1, #16
 800195a:	4841      	ldr	r0, [pc, #260]	; (8001a60 <MX_GPIO_Init+0x230>)
 800195c:	f002 fdae 	bl	80044bc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_SET);
 8001960:	2201      	movs	r2, #1
 8001962:	2104      	movs	r1, #4
 8001964:	4840      	ldr	r0, [pc, #256]	; (8001a68 <MX_GPIO_Init+0x238>)
 8001966:	f002 fda9 	bl	80044bc <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PRESS_DRDY_Pin HUM_TEMP_DRDY_Pin */
	GPIO_InitStruct.Pin = PRESS_DRDY_Pin|HUM_TEMP_DRDY_Pin;
 800196a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800196e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001970:	2300      	movs	r3, #0
 8001972:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001978:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800197c:	4619      	mov	r1, r3
 800197e:	483a      	ldr	r0, [pc, #232]	; (8001a68 <MX_GPIO_Init+0x238>)
 8001980:	f002 fae4 	bl	8003f4c <HAL_GPIO_Init>

	/*Configure GPIO pins : MEM_W_Pin MEM_HOLD_Pin */
	GPIO_InitStruct.Pin = MEM_W_Pin|MEM_HOLD_Pin;
 8001984:	2360      	movs	r3, #96	; 0x60
 8001986:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001988:	2301      	movs	r3, #1
 800198a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001990:	2302      	movs	r3, #2
 8001992:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001994:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001998:	4619      	mov	r1, r3
 800199a:	4831      	ldr	r0, [pc, #196]	; (8001a60 <MX_GPIO_Init+0x230>)
 800199c:	f002 fad6 	bl	8003f4c <HAL_GPIO_Init>

	/*Configure GPIO pin : USER_LED_Pin */
	GPIO_InitStruct.Pin = USER_LED_Pin;
 80019a0:	2320      	movs	r3, #32
 80019a2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a4:	2301      	movs	r3, #1
 80019a6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	2300      	movs	r3, #0
 80019ae:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 80019b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019b4:	4619      	mov	r1, r3
 80019b6:	482b      	ldr	r0, [pc, #172]	; (8001a64 <MX_GPIO_Init+0x234>)
 80019b8:	f002 fac8 	bl	8003f4c <HAL_GPIO_Init>

	/*Configure GPIO pin : MEM_CS_Pin */
	GPIO_InitStruct.Pin = MEM_CS_Pin;
 80019bc:	2310      	movs	r3, #16
 80019be:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c0:	2301      	movs	r3, #1
 80019c2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019c4:	2301      	movs	r3, #1
 80019c6:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019c8:	2302      	movs	r3, #2
 80019ca:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(MEM_CS_GPIO_Port, &GPIO_InitStruct);
 80019cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019d0:	4619      	mov	r1, r3
 80019d2:	4823      	ldr	r0, [pc, #140]	; (8001a60 <MX_GPIO_Init+0x230>)
 80019d4:	f002 faba 	bl	8003f4c <HAL_GPIO_Init>

	/*Configure GPIO pins : ACC_INT2_Pin ACC_INT1_Pin */
	GPIO_InitStruct.Pin = ACC_INT2_Pin|ACC_INT1_Pin;
 80019d8:	2318      	movs	r3, #24
 80019da:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019dc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80019e0:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ea:	4619      	mov	r1, r3
 80019ec:	481e      	ldr	r0, [pc, #120]	; (8001a68 <MX_GPIO_Init+0x238>)
 80019ee:	f002 faad 	bl	8003f4c <HAL_GPIO_Init>

	/*Configure GPIO pin : ACC_CS_Pin */
	GPIO_InitStruct.Pin = ACC_CS_Pin;
 80019f2:	2304      	movs	r3, #4
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f6:	2301      	movs	r3, #1
 80019f8:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019fa:	2301      	movs	r3, #1
 80019fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fe:	2300      	movs	r3, #0
 8001a00:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(ACC_CS_GPIO_Port, &GPIO_InitStruct);
 8001a02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a06:	4619      	mov	r1, r3
 8001a08:	4817      	ldr	r0, [pc, #92]	; (8001a68 <MX_GPIO_Init+0x238>)
 8001a0a:	f002 fa9f 	bl	8003f4c <HAL_GPIO_Init>

	/*Configure GPIO pin : SMBALERT_Pin */
	GPIO_InitStruct.Pin = SMBALERT_Pin;
 8001a0e:	2304      	movs	r3, #4
 8001a10:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a12:	2300      	movs	r3, #0
 8001a14:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a16:	2300      	movs	r3, #0
 8001a18:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(SMBALERT_GPIO_Port, &GPIO_InitStruct);
 8001a1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4812      	ldr	r0, [pc, #72]	; (8001a6c <MX_GPIO_Init+0x23c>)
 8001a22:	f002 fa93 	bl	8003f4c <HAL_GPIO_Init>

	/*Configure GPIO pins : IOLINK_OL_Pin IOLINK_EN_DIAG_Pin */
	GPIO_InitStruct.Pin = IOLINK_OL_Pin|IOLINK_EN_DIAG_Pin;
 8001a26:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001a2a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a2c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001a30:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a32:	2300      	movs	r3, #0
 8001a34:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	480c      	ldr	r0, [pc, #48]	; (8001a70 <MX_GPIO_Init+0x240>)
 8001a3e:	f002 fa85 	bl	8003f4c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 6, 0);
 8001a42:	2200      	movs	r2, #0
 8001a44:	2106      	movs	r1, #6
 8001a46:	2017      	movs	r0, #23
 8001a48:	f001 fe6f 	bl	800372a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a4c:	2017      	movs	r0, #23
 8001a4e:	f001 fe88 	bl	8003762 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001a52:	bf00      	nop
 8001a54:	3738      	adds	r7, #56	; 0x38
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40022000 	.word	0x40022000
 8001a64:	40020c00 	.word	0x40020c00
 8001a68:	40021800 	.word	0x40021800
 8001a6c:	40021400 	.word	0x40021400
 8001a70:	40021000 	.word	0x40021000

08001a74 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a78:	b672      	cpsid	i
}
 8001a7a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001a7c:	e7fe      	b.n	8001a7c <Error_Handler+0x8>
	...

08001a80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	607b      	str	r3, [r7, #4]
 8001a8a:	4b10      	ldr	r3, [pc, #64]	; (8001acc <HAL_MspInit+0x4c>)
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8e:	4a0f      	ldr	r2, [pc, #60]	; (8001acc <HAL_MspInit+0x4c>)
 8001a90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a94:	6453      	str	r3, [r2, #68]	; 0x44
 8001a96:	4b0d      	ldr	r3, [pc, #52]	; (8001acc <HAL_MspInit+0x4c>)
 8001a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	603b      	str	r3, [r7, #0]
 8001aa6:	4b09      	ldr	r3, [pc, #36]	; (8001acc <HAL_MspInit+0x4c>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aaa:	4a08      	ldr	r2, [pc, #32]	; (8001acc <HAL_MspInit+0x4c>)
 8001aac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab2:	4b06      	ldr	r3, [pc, #24]	; (8001acc <HAL_MspInit+0x4c>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aba:	603b      	str	r3, [r7, #0]
 8001abc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	40023800 	.word	0x40023800

08001ad0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b08a      	sub	sp, #40	; 0x28
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad8:	f107 0314 	add.w	r3, r7, #20
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]
 8001ae6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a17      	ldr	r2, [pc, #92]	; (8001b4c <HAL_ADC_MspInit+0x7c>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d127      	bne.n	8001b42 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001af2:	2300      	movs	r3, #0
 8001af4:	613b      	str	r3, [r7, #16]
 8001af6:	4b16      	ldr	r3, [pc, #88]	; (8001b50 <HAL_ADC_MspInit+0x80>)
 8001af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001afa:	4a15      	ldr	r2, [pc, #84]	; (8001b50 <HAL_ADC_MspInit+0x80>)
 8001afc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b00:	6453      	str	r3, [r2, #68]	; 0x44
 8001b02:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <HAL_ADC_MspInit+0x80>)
 8001b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b0a:	613b      	str	r3, [r7, #16]
 8001b0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60fb      	str	r3, [r7, #12]
 8001b12:	4b0f      	ldr	r3, [pc, #60]	; (8001b50 <HAL_ADC_MspInit+0x80>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b16:	4a0e      	ldr	r2, [pc, #56]	; (8001b50 <HAL_ADC_MspInit+0x80>)
 8001b18:	f043 0320 	orr.w	r3, r3, #32
 8001b1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	; (8001b50 <HAL_ADC_MspInit+0x80>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	f003 0320 	and.w	r3, r3, #32
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF4     ------> ADC3_IN14
    */
    GPIO_InitStruct.Pin = AUX_IO_Pin;
 8001b2a:	2310      	movs	r3, #16
 8001b2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b32:	2300      	movs	r3, #0
 8001b34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(AUX_IO_GPIO_Port, &GPIO_InitStruct);
 8001b36:	f107 0314 	add.w	r3, r7, #20
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4805      	ldr	r0, [pc, #20]	; (8001b54 <HAL_ADC_MspInit+0x84>)
 8001b3e:	f002 fa05 	bl	8003f4c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001b42:	bf00      	nop
 8001b44:	3728      	adds	r7, #40	; 0x28
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40012200 	.word	0x40012200
 8001b50:	40023800 	.word	0x40023800
 8001b54:	40021400 	.word	0x40021400

08001b58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08c      	sub	sp, #48	; 0x30
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b60:	f107 031c 	add.w	r3, r7, #28
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a32      	ldr	r2, [pc, #200]	; (8001c40 <HAL_I2C_MspInit+0xe8>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d12d      	bne.n	8001bd6 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61bb      	str	r3, [r7, #24]
 8001b7e:	4b31      	ldr	r3, [pc, #196]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	4a30      	ldr	r2, [pc, #192]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001b84:	f043 0302 	orr.w	r3, r3, #2
 8001b88:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8a:	4b2e      	ldr	r3, [pc, #184]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	61bb      	str	r3, [r7, #24]
 8001b94:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = ENV_SD_Pin|ENV_CK_Pin;
 8001b96:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001b9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b9c:	2312      	movs	r3, #18
 8001b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ba8:	2304      	movs	r3, #4
 8001baa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bac:	f107 031c 	add.w	r3, r7, #28
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4825      	ldr	r0, [pc, #148]	; (8001c48 <HAL_I2C_MspInit+0xf0>)
 8001bb4:	f002 f9ca 	bl	8003f4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bb8:	2300      	movs	r3, #0
 8001bba:	617b      	str	r3, [r7, #20]
 8001bbc:	4b21      	ldr	r3, [pc, #132]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc0:	4a20      	ldr	r2, [pc, #128]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001bc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bc6:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc8:	4b1e      	ldr	r3, [pc, #120]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bd0:	617b      	str	r3, [r7, #20]
 8001bd2:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001bd4:	e030      	b.n	8001c38 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a1c      	ldr	r2, [pc, #112]	; (8001c4c <HAL_I2C_MspInit+0xf4>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d12b      	bne.n	8001c38 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001be0:	2300      	movs	r3, #0
 8001be2:	613b      	str	r3, [r7, #16]
 8001be4:	4b17      	ldr	r3, [pc, #92]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be8:	4a16      	ldr	r2, [pc, #88]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001bea:	f043 0320 	orr.w	r3, r3, #32
 8001bee:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf0:	4b14      	ldr	r3, [pc, #80]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf4:	f003 0320 	and.w	r3, r3, #32
 8001bf8:	613b      	str	r3, [r7, #16]
 8001bfa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SMBDATA_Pin|SMBCLK_Pin;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c00:	2312      	movs	r3, #18
 8001c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c04:	2301      	movs	r3, #1
 8001c06:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c0c:	2304      	movs	r3, #4
 8001c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c10:	f107 031c 	add.w	r3, r7, #28
 8001c14:	4619      	mov	r1, r3
 8001c16:	480e      	ldr	r0, [pc, #56]	; (8001c50 <HAL_I2C_MspInit+0xf8>)
 8001c18:	f002 f998 	bl	8003f4c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	4b08      	ldr	r3, [pc, #32]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c24:	4a07      	ldr	r2, [pc, #28]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001c26:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c2a:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2c:	4b05      	ldr	r3, [pc, #20]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	68fb      	ldr	r3, [r7, #12]
}
 8001c38:	bf00      	nop
 8001c3a:	3730      	adds	r7, #48	; 0x30
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40005400 	.word	0x40005400
 8001c44:	40023800 	.word	0x40023800
 8001c48:	40020400 	.word	0x40020400
 8001c4c:	40005800 	.word	0x40005800
 8001c50:	40021400 	.word	0x40021400

08001c54 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b098      	sub	sp, #96	; 0x60
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c6c:	f107 0310 	add.w	r3, r7, #16
 8001c70:	223c      	movs	r2, #60	; 0x3c
 8001c72:	2100      	movs	r1, #0
 8001c74:	4618      	mov	r0, r3
 8001c76:	f007 f97b 	bl	8008f70 <memset>
  if(hi2s->Instance==SPI2)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a3a      	ldr	r2, [pc, #232]	; (8001d68 <HAL_I2S_MspInit+0x114>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d16c      	bne.n	8001d5e <HAL_I2S_MspInit+0x10a>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001c84:	2301      	movs	r3, #1
 8001c86:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001c88:	23c0      	movs	r3, #192	; 0xc0
 8001c8a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c90:	f107 0310 	add.w	r3, r7, #16
 8001c94:	4618      	mov	r0, r3
 8001c96:	f003 fc73 	bl	8005580 <HAL_RCCEx_PeriphCLKConfig>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001ca0:	f7ff fee8 	bl	8001a74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	4b30      	ldr	r3, [pc, #192]	; (8001d6c <HAL_I2S_MspInit+0x118>)
 8001caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cac:	4a2f      	ldr	r2, [pc, #188]	; (8001d6c <HAL_I2S_MspInit+0x118>)
 8001cae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cb2:	6413      	str	r3, [r2, #64]	; 0x40
 8001cb4:	4b2d      	ldr	r3, [pc, #180]	; (8001d6c <HAL_I2S_MspInit+0x118>)
 8001cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cbc:	60fb      	str	r3, [r7, #12]
 8001cbe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60bb      	str	r3, [r7, #8]
 8001cc4:	4b29      	ldr	r3, [pc, #164]	; (8001d6c <HAL_I2S_MspInit+0x118>)
 8001cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc8:	4a28      	ldr	r2, [pc, #160]	; (8001d6c <HAL_I2S_MspInit+0x118>)
 8001cca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cce:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd0:	4b26      	ldr	r3, [pc, #152]	; (8001d6c <HAL_I2S_MspInit+0x118>)
 8001cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cd8:	60bb      	str	r3, [r7, #8]
 8001cda:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PI3     ------> I2S2_SD
    PI1     ------> I2S2_CK
    PI0     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = MIC_SD_Pin|MIC_CK_Pin|GPIO_PIN_0;
 8001cdc:	230b      	movs	r3, #11
 8001cde:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce0:	2302      	movs	r3, #2
 8001ce2:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cec:	2305      	movs	r3, #5
 8001cee:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001cf0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	481e      	ldr	r0, [pc, #120]	; (8001d70 <HAL_I2S_MspInit+0x11c>)
 8001cf8:	f002 f928 	bl	8003f4c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001cfc:	4b1d      	ldr	r3, [pc, #116]	; (8001d74 <HAL_I2S_MspInit+0x120>)
 8001cfe:	4a1e      	ldr	r2, [pc, #120]	; (8001d78 <HAL_I2S_MspInit+0x124>)
 8001d00:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001d02:	4b1c      	ldr	r3, [pc, #112]	; (8001d74 <HAL_I2S_MspInit+0x120>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d08:	4b1a      	ldr	r3, [pc, #104]	; (8001d74 <HAL_I2S_MspInit+0x120>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d0e:	4b19      	ldr	r3, [pc, #100]	; (8001d74 <HAL_I2S_MspInit+0x120>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d14:	4b17      	ldr	r3, [pc, #92]	; (8001d74 <HAL_I2S_MspInit+0x120>)
 8001d16:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d1a:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d1c:	4b15      	ldr	r3, [pc, #84]	; (8001d74 <HAL_I2S_MspInit+0x120>)
 8001d1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d22:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d24:	4b13      	ldr	r3, [pc, #76]	; (8001d74 <HAL_I2S_MspInit+0x120>)
 8001d26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d2a:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001d2c:	4b11      	ldr	r3, [pc, #68]	; (8001d74 <HAL_I2S_MspInit+0x120>)
 8001d2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d32:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001d34:	4b0f      	ldr	r3, [pc, #60]	; (8001d74 <HAL_I2S_MspInit+0x120>)
 8001d36:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d3a:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d3c:	4b0d      	ldr	r3, [pc, #52]	; (8001d74 <HAL_I2S_MspInit+0x120>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001d42:	480c      	ldr	r0, [pc, #48]	; (8001d74 <HAL_I2S_MspInit+0x120>)
 8001d44:	f001 fd28 	bl	8003798 <HAL_DMA_Init>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <HAL_I2S_MspInit+0xfe>
    {
      Error_Handler();
 8001d4e:	f7ff fe91 	bl	8001a74 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a07      	ldr	r2, [pc, #28]	; (8001d74 <HAL_I2S_MspInit+0x120>)
 8001d56:	63da      	str	r2, [r3, #60]	; 0x3c
 8001d58:	4a06      	ldr	r2, [pc, #24]	; (8001d74 <HAL_I2S_MspInit+0x120>)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001d5e:	bf00      	nop
 8001d60:	3760      	adds	r7, #96	; 0x60
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40003800 	.word	0x40003800
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40022000 	.word	0x40022000
 8001d74:	20000334 	.word	0x20000334
 8001d78:	40026058 	.word	0x40026058

08001d7c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b092      	sub	sp, #72	; 0x48
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d84:	f107 030c 	add.w	r3, r7, #12
 8001d88:	223c      	movs	r2, #60	; 0x3c
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f007 f8ef 	bl	8008f70 <memset>
  if(hrtc->Instance==RTC)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a0c      	ldr	r2, [pc, #48]	; (8001dc8 <HAL_RTC_MspInit+0x4c>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d111      	bne.n	8001dc0 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001d9c:	2320      	movs	r3, #32
 8001d9e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001da0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001da4:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001da6:	f107 030c 	add.w	r3, r7, #12
 8001daa:	4618      	mov	r0, r3
 8001dac:	f003 fbe8 	bl	8005580 <HAL_RCCEx_PeriphCLKConfig>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001db6:	f7ff fe5d 	bl	8001a74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001dba:	4b04      	ldr	r3, [pc, #16]	; (8001dcc <HAL_RTC_MspInit+0x50>)
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001dc0:	bf00      	nop
 8001dc2:	3748      	adds	r7, #72	; 0x48
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	40002800 	.word	0x40002800
 8001dcc:	42470e3c 	.word	0x42470e3c

08001dd0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08a      	sub	sp, #40	; 0x28
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 0314 	add.w	r3, r7, #20
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a4f      	ldr	r2, [pc, #316]	; (8001f2c <HAL_SPI_MspInit+0x15c>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	f040 8098 	bne.w	8001f24 <HAL_SPI_MspInit+0x154>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001df4:	2300      	movs	r3, #0
 8001df6:	613b      	str	r3, [r7, #16]
 8001df8:	4b4d      	ldr	r3, [pc, #308]	; (8001f30 <HAL_SPI_MspInit+0x160>)
 8001dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfc:	4a4c      	ldr	r2, [pc, #304]	; (8001f30 <HAL_SPI_MspInit+0x160>)
 8001dfe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001e02:	6453      	str	r3, [r2, #68]	; 0x44
 8001e04:	4b4a      	ldr	r3, [pc, #296]	; (8001f30 <HAL_SPI_MspInit+0x160>)
 8001e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e0c:	613b      	str	r3, [r7, #16]
 8001e0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e10:	2300      	movs	r3, #0
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	4b46      	ldr	r3, [pc, #280]	; (8001f30 <HAL_SPI_MspInit+0x160>)
 8001e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e18:	4a45      	ldr	r2, [pc, #276]	; (8001f30 <HAL_SPI_MspInit+0x160>)
 8001e1a:	f043 0310 	orr.w	r3, r3, #16
 8001e1e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e20:	4b43      	ldr	r3, [pc, #268]	; (8001f30 <HAL_SPI_MspInit+0x160>)
 8001e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e24:	f003 0310 	and.w	r3, r3, #16
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    PE2     ------> SPI4_SCK
    */
    GPIO_InitStruct.Pin = MEM_SO_Pin|MEM_SI_Pin;
 8001e2c:	2360      	movs	r3, #96	; 0x60
 8001e2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e30:	2302      	movs	r3, #2
 8001e32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001e3c:	2305      	movs	r3, #5
 8001e3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e40:	f107 0314 	add.w	r3, r7, #20
 8001e44:	4619      	mov	r1, r3
 8001e46:	483b      	ldr	r0, [pc, #236]	; (8001f34 <HAL_SPI_MspInit+0x164>)
 8001e48:	f002 f880 	bl	8003f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MEM_CK_Pin;
 8001e4c:	2304      	movs	r3, #4
 8001e4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e50:	2302      	movs	r3, #2
 8001e52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e54:	2302      	movs	r3, #2
 8001e56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001e5c:	2305      	movs	r3, #5
 8001e5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MEM_CK_GPIO_Port, &GPIO_InitStruct);
 8001e60:	f107 0314 	add.w	r3, r7, #20
 8001e64:	4619      	mov	r1, r3
 8001e66:	4833      	ldr	r0, [pc, #204]	; (8001f34 <HAL_SPI_MspInit+0x164>)
 8001e68:	f002 f870 	bl	8003f4c <HAL_GPIO_Init>

    /* SPI4 DMA Init */
    /* SPI4_RX Init */
    hdma_spi4_rx.Instance = DMA2_Stream0;
 8001e6c:	4b32      	ldr	r3, [pc, #200]	; (8001f38 <HAL_SPI_MspInit+0x168>)
 8001e6e:	4a33      	ldr	r2, [pc, #204]	; (8001f3c <HAL_SPI_MspInit+0x16c>)
 8001e70:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Channel = DMA_CHANNEL_4;
 8001e72:	4b31      	ldr	r3, [pc, #196]	; (8001f38 <HAL_SPI_MspInit+0x168>)
 8001e74:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e78:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e7a:	4b2f      	ldr	r3, [pc, #188]	; (8001f38 <HAL_SPI_MspInit+0x168>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e80:	4b2d      	ldr	r3, [pc, #180]	; (8001f38 <HAL_SPI_MspInit+0x168>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e86:	4b2c      	ldr	r3, [pc, #176]	; (8001f38 <HAL_SPI_MspInit+0x168>)
 8001e88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e8c:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e8e:	4b2a      	ldr	r3, [pc, #168]	; (8001f38 <HAL_SPI_MspInit+0x168>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e94:	4b28      	ldr	r3, [pc, #160]	; (8001f38 <HAL_SPI_MspInit+0x168>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 8001e9a:	4b27      	ldr	r3, [pc, #156]	; (8001f38 <HAL_SPI_MspInit+0x168>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ea0:	4b25      	ldr	r3, [pc, #148]	; (8001f38 <HAL_SPI_MspInit+0x168>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ea6:	4b24      	ldr	r3, [pc, #144]	; (8001f38 <HAL_SPI_MspInit+0x168>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8001eac:	4822      	ldr	r0, [pc, #136]	; (8001f38 <HAL_SPI_MspInit+0x168>)
 8001eae:	f001 fc73 	bl	8003798 <HAL_DMA_Init>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <HAL_SPI_MspInit+0xec>
    {
      Error_Handler();
 8001eb8:	f7ff fddc 	bl	8001a74 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi4_rx);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a1e      	ldr	r2, [pc, #120]	; (8001f38 <HAL_SPI_MspInit+0x168>)
 8001ec0:	64da      	str	r2, [r3, #76]	; 0x4c
 8001ec2:	4a1d      	ldr	r2, [pc, #116]	; (8001f38 <HAL_SPI_MspInit+0x168>)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI4_TX Init */
    hdma_spi4_tx.Instance = DMA2_Stream1;
 8001ec8:	4b1d      	ldr	r3, [pc, #116]	; (8001f40 <HAL_SPI_MspInit+0x170>)
 8001eca:	4a1e      	ldr	r2, [pc, #120]	; (8001f44 <HAL_SPI_MspInit+0x174>)
 8001ecc:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Channel = DMA_CHANNEL_4;
 8001ece:	4b1c      	ldr	r3, [pc, #112]	; (8001f40 <HAL_SPI_MspInit+0x170>)
 8001ed0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ed4:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ed6:	4b1a      	ldr	r3, [pc, #104]	; (8001f40 <HAL_SPI_MspInit+0x170>)
 8001ed8:	2240      	movs	r2, #64	; 0x40
 8001eda:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001edc:	4b18      	ldr	r3, [pc, #96]	; (8001f40 <HAL_SPI_MspInit+0x170>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ee2:	4b17      	ldr	r3, [pc, #92]	; (8001f40 <HAL_SPI_MspInit+0x170>)
 8001ee4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ee8:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001eea:	4b15      	ldr	r3, [pc, #84]	; (8001f40 <HAL_SPI_MspInit+0x170>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ef0:	4b13      	ldr	r3, [pc, #76]	; (8001f40 <HAL_SPI_MspInit+0x170>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 8001ef6:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <HAL_SPI_MspInit+0x170>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001efc:	4b10      	ldr	r3, [pc, #64]	; (8001f40 <HAL_SPI_MspInit+0x170>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f02:	4b0f      	ldr	r3, [pc, #60]	; (8001f40 <HAL_SPI_MspInit+0x170>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 8001f08:	480d      	ldr	r0, [pc, #52]	; (8001f40 <HAL_SPI_MspInit+0x170>)
 8001f0a:	f001 fc45 	bl	8003798 <HAL_DMA_Init>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <HAL_SPI_MspInit+0x148>
    {
      Error_Handler();
 8001f14:	f7ff fdae 	bl	8001a74 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	4a09      	ldr	r2, [pc, #36]	; (8001f40 <HAL_SPI_MspInit+0x170>)
 8001f1c:	649a      	str	r2, [r3, #72]	; 0x48
 8001f1e:	4a08      	ldr	r2, [pc, #32]	; (8001f40 <HAL_SPI_MspInit+0x170>)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8001f24:	bf00      	nop
 8001f26:	3728      	adds	r7, #40	; 0x28
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40013400 	.word	0x40013400
 8001f30:	40023800 	.word	0x40023800
 8001f34:	40021000 	.word	0x40021000
 8001f38:	2000040c 	.word	0x2000040c
 8001f3c:	40026410 	.word	0x40026410
 8001f40:	2000046c 	.word	0x2000046c
 8001f44:	40026428 	.word	0x40026428

08001f48 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI4)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a0d      	ldr	r2, [pc, #52]	; (8001f8c <HAL_SPI_MspDeInit+0x44>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d113      	bne.n	8001f82 <HAL_SPI_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN SPI4_MspDeInit 0 */

  /* USER CODE END SPI4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI4_CLK_DISABLE();
 8001f5a:	4b0d      	ldr	r3, [pc, #52]	; (8001f90 <HAL_SPI_MspDeInit+0x48>)
 8001f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f5e:	4a0c      	ldr	r2, [pc, #48]	; (8001f90 <HAL_SPI_MspDeInit+0x48>)
 8001f60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001f64:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI4 GPIO Configuration
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    PE2     ------> SPI4_SCK
    */
    HAL_GPIO_DeInit(GPIOE, MEM_SO_Pin|MEM_SI_Pin|MEM_CK_Pin);
 8001f66:	2164      	movs	r1, #100	; 0x64
 8001f68:	480a      	ldr	r0, [pc, #40]	; (8001f94 <HAL_SPI_MspDeInit+0x4c>)
 8001f6a:	f002 f99b 	bl	80042a4 <HAL_GPIO_DeInit>

    /* SPI4 DMA DeInit */
    HAL_DMA_DeInit(hspi->hdmarx);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f72:	4618      	mov	r0, r3
 8001f74:	f001 fcbe 	bl	80038f4 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f001 fcb9 	bl	80038f4 <HAL_DMA_DeInit>
  /* USER CODE BEGIN SPI4_MspDeInit 1 */

  /* USER CODE END SPI4_MspDeInit 1 */
  }

}
 8001f82:	bf00      	nop
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40013400 	.word	0x40013400
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40021000 	.word	0x40021000

08001f98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a18      	ldr	r2, [pc, #96]	; (8002008 <HAL_TIM_Base_MspInit+0x70>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d10e      	bne.n	8001fc8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	4b17      	ldr	r3, [pc, #92]	; (800200c <HAL_TIM_Base_MspInit+0x74>)
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb2:	4a16      	ldr	r2, [pc, #88]	; (800200c <HAL_TIM_Base_MspInit+0x74>)
 8001fb4:	f043 0302 	orr.w	r3, r3, #2
 8001fb8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fba:	4b14      	ldr	r3, [pc, #80]	; (800200c <HAL_TIM_Base_MspInit+0x74>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001fc6:	e01a      	b.n	8001ffe <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM4)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a10      	ldr	r2, [pc, #64]	; (8002010 <HAL_TIM_Base_MspInit+0x78>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d115      	bne.n	8001ffe <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60bb      	str	r3, [r7, #8]
 8001fd6:	4b0d      	ldr	r3, [pc, #52]	; (800200c <HAL_TIM_Base_MspInit+0x74>)
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fda:	4a0c      	ldr	r2, [pc, #48]	; (800200c <HAL_TIM_Base_MspInit+0x74>)
 8001fdc:	f043 0304 	orr.w	r3, r3, #4
 8001fe0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fe2:	4b0a      	ldr	r3, [pc, #40]	; (800200c <HAL_TIM_Base_MspInit+0x74>)
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe6:	f003 0304 	and.w	r3, r3, #4
 8001fea:	60bb      	str	r3, [r7, #8]
 8001fec:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001fee:	2200      	movs	r2, #0
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	201e      	movs	r0, #30
 8001ff4:	f001 fb99 	bl	800372a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001ff8:	201e      	movs	r0, #30
 8001ffa:	f001 fbb2 	bl	8003762 <HAL_NVIC_EnableIRQ>
}
 8001ffe:	bf00      	nop
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40000400 	.word	0x40000400
 800200c:	40023800 	.word	0x40023800
 8002010:	40000800 	.word	0x40000800

08002014 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b088      	sub	sp, #32
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201c:	f107 030c 	add.w	r3, r7, #12
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	60da      	str	r2, [r3, #12]
 800202a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a12      	ldr	r2, [pc, #72]	; (800207c <HAL_TIM_MspPostInit+0x68>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d11d      	bne.n	8002072 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002036:	2300      	movs	r3, #0
 8002038:	60bb      	str	r3, [r7, #8]
 800203a:	4b11      	ldr	r3, [pc, #68]	; (8002080 <HAL_TIM_MspPostInit+0x6c>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	4a10      	ldr	r2, [pc, #64]	; (8002080 <HAL_TIM_MspPostInit+0x6c>)
 8002040:	f043 0302 	orr.w	r3, r3, #2
 8002044:	6313      	str	r3, [r2, #48]	; 0x30
 8002046:	4b0e      	ldr	r3, [pc, #56]	; (8002080 <HAL_TIM_MspPostInit+0x6c>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	60bb      	str	r3, [r7, #8]
 8002050:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = PB1_Pin|PB0_Pin;
 8002052:	2303      	movs	r3, #3
 8002054:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002056:	2302      	movs	r3, #2
 8002058:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205a:	2300      	movs	r3, #0
 800205c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205e:	2300      	movs	r3, #0
 8002060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002062:	2302      	movs	r3, #2
 8002064:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002066:	f107 030c 	add.w	r3, r7, #12
 800206a:	4619      	mov	r1, r3
 800206c:	4805      	ldr	r0, [pc, #20]	; (8002084 <HAL_TIM_MspPostInit+0x70>)
 800206e:	f001 ff6d 	bl	8003f4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002072:	bf00      	nop
 8002074:	3720      	adds	r7, #32
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40000400 	.word	0x40000400
 8002080:	40023800 	.word	0x40023800
 8002084:	40020400 	.word	0x40020400

08002088 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08c      	sub	sp, #48	; 0x30
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002090:	f107 031c 	add.w	r3, r7, #28
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]
 800209e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a59      	ldr	r2, [pc, #356]	; (800220c <HAL_UART_MspInit+0x184>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	f040 80c0 	bne.w	800222c <HAL_UART_MspInit+0x1a4>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80020ac:	2300      	movs	r3, #0
 80020ae:	61bb      	str	r3, [r7, #24]
 80020b0:	4b57      	ldr	r3, [pc, #348]	; (8002210 <HAL_UART_MspInit+0x188>)
 80020b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b4:	4a56      	ldr	r2, [pc, #344]	; (8002210 <HAL_UART_MspInit+0x188>)
 80020b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80020ba:	6413      	str	r3, [r2, #64]	; 0x40
 80020bc:	4b54      	ldr	r3, [pc, #336]	; (8002210 <HAL_UART_MspInit+0x188>)
 80020be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020c4:	61bb      	str	r3, [r7, #24]
 80020c6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020c8:	2300      	movs	r3, #0
 80020ca:	617b      	str	r3, [r7, #20]
 80020cc:	4b50      	ldr	r3, [pc, #320]	; (8002210 <HAL_UART_MspInit+0x188>)
 80020ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d0:	4a4f      	ldr	r2, [pc, #316]	; (8002210 <HAL_UART_MspInit+0x188>)
 80020d2:	f043 0304 	orr.w	r3, r3, #4
 80020d6:	6313      	str	r3, [r2, #48]	; 0x30
 80020d8:	4b4d      	ldr	r3, [pc, #308]	; (8002210 <HAL_UART_MspInit+0x188>)
 80020da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020dc:	f003 0304 	and.w	r3, r3, #4
 80020e0:	617b      	str	r3, [r7, #20]
 80020e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020e4:	2300      	movs	r3, #0
 80020e6:	613b      	str	r3, [r7, #16]
 80020e8:	4b49      	ldr	r3, [pc, #292]	; (8002210 <HAL_UART_MspInit+0x188>)
 80020ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ec:	4a48      	ldr	r2, [pc, #288]	; (8002210 <HAL_UART_MspInit+0x188>)
 80020ee:	f043 0308 	orr.w	r3, r3, #8
 80020f2:	6313      	str	r3, [r2, #48]	; 0x30
 80020f4:	4b46      	ldr	r3, [pc, #280]	; (8002210 <HAL_UART_MspInit+0x188>)
 80020f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f8:	f003 0308 	and.w	r3, r3, #8
 80020fc:	613b      	str	r3, [r7, #16]
 80020fe:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = COM_TX_Pin;
 8002100:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002106:	2302      	movs	r3, #2
 8002108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210a:	2300      	movs	r3, #0
 800210c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800210e:	2303      	movs	r3, #3
 8002110:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002112:	2308      	movs	r3, #8
 8002114:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(COM_TX_GPIO_Port, &GPIO_InitStruct);
 8002116:	f107 031c 	add.w	r3, r7, #28
 800211a:	4619      	mov	r1, r3
 800211c:	483d      	ldr	r0, [pc, #244]	; (8002214 <HAL_UART_MspInit+0x18c>)
 800211e:	f001 ff15 	bl	8003f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = COM_RX_Pin;
 8002122:	2304      	movs	r3, #4
 8002124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002126:	2302      	movs	r3, #2
 8002128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212e:	2303      	movs	r3, #3
 8002130:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002132:	2308      	movs	r3, #8
 8002134:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(COM_RX_GPIO_Port, &GPIO_InitStruct);
 8002136:	f107 031c 	add.w	r3, r7, #28
 800213a:	4619      	mov	r1, r3
 800213c:	4836      	ldr	r0, [pc, #216]	; (8002218 <HAL_UART_MspInit+0x190>)
 800213e:	f001 ff05 	bl	8003f4c <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8002142:	4b36      	ldr	r3, [pc, #216]	; (800221c <HAL_UART_MspInit+0x194>)
 8002144:	4a36      	ldr	r2, [pc, #216]	; (8002220 <HAL_UART_MspInit+0x198>)
 8002146:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8002148:	4b34      	ldr	r3, [pc, #208]	; (800221c <HAL_UART_MspInit+0x194>)
 800214a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800214e:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002150:	4b32      	ldr	r3, [pc, #200]	; (800221c <HAL_UART_MspInit+0x194>)
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002156:	4b31      	ldr	r3, [pc, #196]	; (800221c <HAL_UART_MspInit+0x194>)
 8002158:	2200      	movs	r2, #0
 800215a:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800215c:	4b2f      	ldr	r3, [pc, #188]	; (800221c <HAL_UART_MspInit+0x194>)
 800215e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002162:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002164:	4b2d      	ldr	r3, [pc, #180]	; (800221c <HAL_UART_MspInit+0x194>)
 8002166:	2200      	movs	r2, #0
 8002168:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800216a:	4b2c      	ldr	r3, [pc, #176]	; (800221c <HAL_UART_MspInit+0x194>)
 800216c:	2200      	movs	r2, #0
 800216e:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8002170:	4b2a      	ldr	r3, [pc, #168]	; (800221c <HAL_UART_MspInit+0x194>)
 8002172:	2200      	movs	r2, #0
 8002174:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002176:	4b29      	ldr	r3, [pc, #164]	; (800221c <HAL_UART_MspInit+0x194>)
 8002178:	2200      	movs	r2, #0
 800217a:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800217c:	4b27      	ldr	r3, [pc, #156]	; (800221c <HAL_UART_MspInit+0x194>)
 800217e:	2200      	movs	r2, #0
 8002180:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8002182:	4826      	ldr	r0, [pc, #152]	; (800221c <HAL_UART_MspInit+0x194>)
 8002184:	f001 fb08 	bl	8003798 <HAL_DMA_Init>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 800218e:	f7ff fc71 	bl	8001a74 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a21      	ldr	r2, [pc, #132]	; (800221c <HAL_UART_MspInit+0x194>)
 8002196:	639a      	str	r2, [r3, #56]	; 0x38
 8002198:	4a20      	ldr	r2, [pc, #128]	; (800221c <HAL_UART_MspInit+0x194>)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART5_TX Init */
    hdma_uart5_tx.Instance = DMA1_Stream7;
 800219e:	4b21      	ldr	r3, [pc, #132]	; (8002224 <HAL_UART_MspInit+0x19c>)
 80021a0:	4a21      	ldr	r2, [pc, #132]	; (8002228 <HAL_UART_MspInit+0x1a0>)
 80021a2:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 80021a4:	4b1f      	ldr	r3, [pc, #124]	; (8002224 <HAL_UART_MspInit+0x19c>)
 80021a6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021aa:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021ac:	4b1d      	ldr	r3, [pc, #116]	; (8002224 <HAL_UART_MspInit+0x19c>)
 80021ae:	2240      	movs	r2, #64	; 0x40
 80021b0:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021b2:	4b1c      	ldr	r3, [pc, #112]	; (8002224 <HAL_UART_MspInit+0x19c>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80021b8:	4b1a      	ldr	r3, [pc, #104]	; (8002224 <HAL_UART_MspInit+0x19c>)
 80021ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021be:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021c0:	4b18      	ldr	r3, [pc, #96]	; (8002224 <HAL_UART_MspInit+0x19c>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021c6:	4b17      	ldr	r3, [pc, #92]	; (8002224 <HAL_UART_MspInit+0x19c>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 80021cc:	4b15      	ldr	r3, [pc, #84]	; (8002224 <HAL_UART_MspInit+0x19c>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 80021d2:	4b14      	ldr	r3, [pc, #80]	; (8002224 <HAL_UART_MspInit+0x19c>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021d8:	4b12      	ldr	r3, [pc, #72]	; (8002224 <HAL_UART_MspInit+0x19c>)
 80021da:	2200      	movs	r2, #0
 80021dc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 80021de:	4811      	ldr	r0, [pc, #68]	; (8002224 <HAL_UART_MspInit+0x19c>)
 80021e0:	f001 fada 	bl	8003798 <HAL_DMA_Init>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <HAL_UART_MspInit+0x166>
    {
      Error_Handler();
 80021ea:	f7ff fc43 	bl	8001a74 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a0c      	ldr	r2, [pc, #48]	; (8002224 <HAL_UART_MspInit+0x19c>)
 80021f2:	635a      	str	r2, [r3, #52]	; 0x34
 80021f4:	4a0b      	ldr	r2, [pc, #44]	; (8002224 <HAL_UART_MspInit+0x19c>)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80021fa:	2200      	movs	r2, #0
 80021fc:	2100      	movs	r1, #0
 80021fe:	2035      	movs	r0, #53	; 0x35
 8002200:	f001 fa93 	bl	800372a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002204:	2035      	movs	r0, #53	; 0x35
 8002206:	f001 faac 	bl	8003762 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800220a:	e0a5      	b.n	8002358 <HAL_UART_MspInit+0x2d0>
 800220c:	40005000 	.word	0x40005000
 8002210:	40023800 	.word	0x40023800
 8002214:	40020800 	.word	0x40020800
 8002218:	40020c00 	.word	0x40020c00
 800221c:	200005e4 	.word	0x200005e4
 8002220:	40026010 	.word	0x40026010
 8002224:	20000644 	.word	0x20000644
 8002228:	400260b8 	.word	0x400260b8
  else if(huart->Instance==USART2)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a4b      	ldr	r2, [pc, #300]	; (8002360 <HAL_UART_MspInit+0x2d8>)
 8002232:	4293      	cmp	r3, r2
 8002234:	f040 8090 	bne.w	8002358 <HAL_UART_MspInit+0x2d0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002238:	2300      	movs	r3, #0
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	4b49      	ldr	r3, [pc, #292]	; (8002364 <HAL_UART_MspInit+0x2dc>)
 800223e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002240:	4a48      	ldr	r2, [pc, #288]	; (8002364 <HAL_UART_MspInit+0x2dc>)
 8002242:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002246:	6413      	str	r3, [r2, #64]	; 0x40
 8002248:	4b46      	ldr	r3, [pc, #280]	; (8002364 <HAL_UART_MspInit+0x2dc>)
 800224a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002254:	2300      	movs	r3, #0
 8002256:	60bb      	str	r3, [r7, #8]
 8002258:	4b42      	ldr	r3, [pc, #264]	; (8002364 <HAL_UART_MspInit+0x2dc>)
 800225a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225c:	4a41      	ldr	r2, [pc, #260]	; (8002364 <HAL_UART_MspInit+0x2dc>)
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	6313      	str	r3, [r2, #48]	; 0x30
 8002264:	4b3f      	ldr	r3, [pc, #252]	; (8002364 <HAL_UART_MspInit+0x2dc>)
 8002266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002268:	f003 0301 	and.w	r3, r3, #1
 800226c:	60bb      	str	r3, [r7, #8]
 800226e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IOLINK_COM_TX_Pin|IOLINK_COM_RX_Pin;
 8002270:	230c      	movs	r3, #12
 8002272:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002274:	2302      	movs	r3, #2
 8002276:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002278:	2300      	movs	r3, #0
 800227a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227c:	2303      	movs	r3, #3
 800227e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002280:	2307      	movs	r3, #7
 8002282:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002284:	f107 031c 	add.w	r3, r7, #28
 8002288:	4619      	mov	r1, r3
 800228a:	4837      	ldr	r0, [pc, #220]	; (8002368 <HAL_UART_MspInit+0x2e0>)
 800228c:	f001 fe5e 	bl	8003f4c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002290:	4b36      	ldr	r3, [pc, #216]	; (800236c <HAL_UART_MspInit+0x2e4>)
 8002292:	4a37      	ldr	r2, [pc, #220]	; (8002370 <HAL_UART_MspInit+0x2e8>)
 8002294:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002296:	4b35      	ldr	r3, [pc, #212]	; (800236c <HAL_UART_MspInit+0x2e4>)
 8002298:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800229c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800229e:	4b33      	ldr	r3, [pc, #204]	; (800236c <HAL_UART_MspInit+0x2e4>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022a4:	4b31      	ldr	r3, [pc, #196]	; (800236c <HAL_UART_MspInit+0x2e4>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022aa:	4b30      	ldr	r3, [pc, #192]	; (800236c <HAL_UART_MspInit+0x2e4>)
 80022ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022b0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022b2:	4b2e      	ldr	r3, [pc, #184]	; (800236c <HAL_UART_MspInit+0x2e4>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022b8:	4b2c      	ldr	r3, [pc, #176]	; (800236c <HAL_UART_MspInit+0x2e4>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80022be:	4b2b      	ldr	r3, [pc, #172]	; (800236c <HAL_UART_MspInit+0x2e4>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022c4:	4b29      	ldr	r3, [pc, #164]	; (800236c <HAL_UART_MspInit+0x2e4>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022ca:	4b28      	ldr	r3, [pc, #160]	; (800236c <HAL_UART_MspInit+0x2e4>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80022d0:	4826      	ldr	r0, [pc, #152]	; (800236c <HAL_UART_MspInit+0x2e4>)
 80022d2:	f001 fa61 	bl	8003798 <HAL_DMA_Init>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <HAL_UART_MspInit+0x258>
      Error_Handler();
 80022dc:	f7ff fbca 	bl	8001a74 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	4a22      	ldr	r2, [pc, #136]	; (800236c <HAL_UART_MspInit+0x2e4>)
 80022e4:	639a      	str	r2, [r3, #56]	; 0x38
 80022e6:	4a21      	ldr	r2, [pc, #132]	; (800236c <HAL_UART_MspInit+0x2e4>)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80022ec:	4b21      	ldr	r3, [pc, #132]	; (8002374 <HAL_UART_MspInit+0x2ec>)
 80022ee:	4a22      	ldr	r2, [pc, #136]	; (8002378 <HAL_UART_MspInit+0x2f0>)
 80022f0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80022f2:	4b20      	ldr	r3, [pc, #128]	; (8002374 <HAL_UART_MspInit+0x2ec>)
 80022f4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022f8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022fa:	4b1e      	ldr	r3, [pc, #120]	; (8002374 <HAL_UART_MspInit+0x2ec>)
 80022fc:	2240      	movs	r2, #64	; 0x40
 80022fe:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002300:	4b1c      	ldr	r3, [pc, #112]	; (8002374 <HAL_UART_MspInit+0x2ec>)
 8002302:	2200      	movs	r2, #0
 8002304:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002306:	4b1b      	ldr	r3, [pc, #108]	; (8002374 <HAL_UART_MspInit+0x2ec>)
 8002308:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800230c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800230e:	4b19      	ldr	r3, [pc, #100]	; (8002374 <HAL_UART_MspInit+0x2ec>)
 8002310:	2200      	movs	r2, #0
 8002312:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002314:	4b17      	ldr	r3, [pc, #92]	; (8002374 <HAL_UART_MspInit+0x2ec>)
 8002316:	2200      	movs	r2, #0
 8002318:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800231a:	4b16      	ldr	r3, [pc, #88]	; (8002374 <HAL_UART_MspInit+0x2ec>)
 800231c:	2200      	movs	r2, #0
 800231e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002320:	4b14      	ldr	r3, [pc, #80]	; (8002374 <HAL_UART_MspInit+0x2ec>)
 8002322:	2200      	movs	r2, #0
 8002324:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002326:	4b13      	ldr	r3, [pc, #76]	; (8002374 <HAL_UART_MspInit+0x2ec>)
 8002328:	2200      	movs	r2, #0
 800232a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800232c:	4811      	ldr	r0, [pc, #68]	; (8002374 <HAL_UART_MspInit+0x2ec>)
 800232e:	f001 fa33 	bl	8003798 <HAL_DMA_Init>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <HAL_UART_MspInit+0x2b4>
      Error_Handler();
 8002338:	f7ff fb9c 	bl	8001a74 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a0d      	ldr	r2, [pc, #52]	; (8002374 <HAL_UART_MspInit+0x2ec>)
 8002340:	635a      	str	r2, [r3, #52]	; 0x34
 8002342:	4a0c      	ldr	r2, [pc, #48]	; (8002374 <HAL_UART_MspInit+0x2ec>)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002348:	2200      	movs	r2, #0
 800234a:	2102      	movs	r1, #2
 800234c:	2026      	movs	r0, #38	; 0x26
 800234e:	f001 f9ec 	bl	800372a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002352:	2026      	movs	r0, #38	; 0x26
 8002354:	f001 fa05 	bl	8003762 <HAL_NVIC_EnableIRQ>
}
 8002358:	bf00      	nop
 800235a:	3730      	adds	r7, #48	; 0x30
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40004400 	.word	0x40004400
 8002364:	40023800 	.word	0x40023800
 8002368:	40020000 	.word	0x40020000
 800236c:	200006a4 	.word	0x200006a4
 8002370:	40026088 	.word	0x40026088
 8002374:	20000704 	.word	0x20000704
 8002378:	400260a0 	.word	0x400260a0

0800237c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002380:	e7fe      	b.n	8002380 <NMI_Handler+0x4>

08002382 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002382:	b480      	push	{r7}
 8002384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002386:	e7fe      	b.n	8002386 <HardFault_Handler+0x4>

08002388 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800238c:	e7fe      	b.n	800238c <MemManage_Handler+0x4>

0800238e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800238e:	b480      	push	{r7}
 8002390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002392:	e7fe      	b.n	8002392 <BusFault_Handler+0x4>

08002394 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002398:	e7fe      	b.n	8002398 <UsageFault_Handler+0x4>

0800239a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800239a:	b480      	push	{r7}
 800239c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800239e:	bf00      	nop
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023c8:	f000 fe42 	bl	8003050 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023cc:	bf00      	nop
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80023d4:	4802      	ldr	r0, [pc, #8]	; (80023e0 <DMA1_Stream0_IRQHandler+0x10>)
 80023d6:	f001 fb7d 	bl	8003ad4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	200005e4 	.word	0x200005e4

080023e4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80023e8:	4802      	ldr	r0, [pc, #8]	; (80023f4 <DMA1_Stream3_IRQHandler+0x10>)
 80023ea:	f001 fb73 	bl	8003ad4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000334 	.word	0x20000334

080023f8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80023fc:	4802      	ldr	r0, [pc, #8]	; (8002408 <DMA1_Stream5_IRQHandler+0x10>)
 80023fe:	f001 fb69 	bl	8003ad4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	200006a4 	.word	0x200006a4

0800240c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002410:	4802      	ldr	r0, [pc, #8]	; (800241c <DMA1_Stream6_IRQHandler+0x10>)
 8002412:	f001 fb5f 	bl	8003ad4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002416:	bf00      	nop
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000704 	.word	0x20000704

08002420 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IOLINK_EN_DIAG_Pin);
 8002424:	2080      	movs	r0, #128	; 0x80
 8002426:	f002 f863 	bl	80044f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IOLINK_OL_Pin);
 800242a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800242e:	f002 f85f 	bl	80044f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
	...

08002438 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800243c:	4809      	ldr	r0, [pc, #36]	; (8002464 <TIM4_IRQHandler+0x2c>)
 800243e:	f004 ff1b 	bl	8007278 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */
  IIS3DWB_ACC_GetAxes(&vibration_sensor, &misure[contatore_campioni++]);
 8002442:	4b09      	ldr	r3, [pc, #36]	; (8002468 <TIM4_IRQHandler+0x30>)
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	1c53      	adds	r3, r2, #1
 8002448:	4907      	ldr	r1, [pc, #28]	; (8002468 <TIM4_IRQHandler+0x30>)
 800244a:	600b      	str	r3, [r1, #0]
 800244c:	4613      	mov	r3, r2
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	4413      	add	r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	4a05      	ldr	r2, [pc, #20]	; (800246c <TIM4_IRQHandler+0x34>)
 8002456:	4413      	add	r3, r2
 8002458:	4619      	mov	r1, r3
 800245a:	4805      	ldr	r0, [pc, #20]	; (8002470 <TIM4_IRQHandler+0x38>)
 800245c:	f000 fa77 	bl	800294e <IIS3DWB_ACC_GetAxes>
  /* USER CODE END TIM4_IRQn 1 */
}
 8002460:	bf00      	nop
 8002462:	bd80      	pop	{r7, pc}
 8002464:	20000514 	.word	0x20000514
 8002468:	2003b13c 	.word	0x2003b13c
 800246c:	2000079c 	.word	0x2000079c
 8002470:	20000764 	.word	0x20000764

08002474 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002478:	4802      	ldr	r0, [pc, #8]	; (8002484 <USART2_IRQHandler+0x10>)
 800247a:	f005 fe1b 	bl	80080b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800247e:	bf00      	nop
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	200005a0 	.word	0x200005a0

08002488 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 800248c:	4802      	ldr	r0, [pc, #8]	; (8002498 <DMA1_Stream7_IRQHandler+0x10>)
 800248e:	f001 fb21 	bl	8003ad4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	20000644 	.word	0x20000644

0800249c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80024a0:	4802      	ldr	r0, [pc, #8]	; (80024ac <UART5_IRQHandler+0x10>)
 80024a2:	f005 fe07 	bl	80080b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	2000055c 	.word	0x2000055c

080024b0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 80024b4:	4802      	ldr	r0, [pc, #8]	; (80024c0 <DMA2_Stream0_IRQHandler+0x10>)
 80024b6:	f001 fb0d 	bl	8003ad4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	2000040c 	.word	0x2000040c

080024c4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 80024c8:	4802      	ldr	r0, [pc, #8]	; (80024d4 <DMA2_Stream1_IRQHandler+0x10>)
 80024ca:	f001 fb03 	bl	8003ad4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	2000046c 	.word	0x2000046c

080024d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  return 1;
 80024dc:	2301      	movs	r3, #1
}
 80024de:	4618      	mov	r0, r3
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <_kill>:

int _kill(int pid, int sig)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024f2:	f006 fd13 	bl	8008f1c <__errno>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2216      	movs	r2, #22
 80024fa:	601a      	str	r2, [r3, #0]
  return -1;
 80024fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002500:	4618      	mov	r0, r3
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <_exit>:

void _exit (int status)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002510:	f04f 31ff 	mov.w	r1, #4294967295
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f7ff ffe7 	bl	80024e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800251a:	e7fe      	b.n	800251a <_exit+0x12>

0800251c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b086      	sub	sp, #24
 8002520:	af00      	add	r7, sp, #0
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	60b9      	str	r1, [r7, #8]
 8002526:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002528:	2300      	movs	r3, #0
 800252a:	617b      	str	r3, [r7, #20]
 800252c:	e00a      	b.n	8002544 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800252e:	f3af 8000 	nop.w
 8002532:	4601      	mov	r1, r0
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	1c5a      	adds	r2, r3, #1
 8002538:	60ba      	str	r2, [r7, #8]
 800253a:	b2ca      	uxtb	r2, r1
 800253c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	3301      	adds	r3, #1
 8002542:	617b      	str	r3, [r7, #20]
 8002544:	697a      	ldr	r2, [r7, #20]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	429a      	cmp	r2, r3
 800254a:	dbf0      	blt.n	800252e <_read+0x12>
  }

  return len;
 800254c:	687b      	ldr	r3, [r7, #4]
}
 800254e:	4618      	mov	r0, r3
 8002550:	3718      	adds	r7, #24
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002556:	b580      	push	{r7, lr}
 8002558:	b086      	sub	sp, #24
 800255a:	af00      	add	r7, sp, #0
 800255c:	60f8      	str	r0, [r7, #12]
 800255e:	60b9      	str	r1, [r7, #8]
 8002560:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002562:	2300      	movs	r3, #0
 8002564:	617b      	str	r3, [r7, #20]
 8002566:	e009      	b.n	800257c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	1c5a      	adds	r2, r3, #1
 800256c:	60ba      	str	r2, [r7, #8]
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	3301      	adds	r3, #1
 800257a:	617b      	str	r3, [r7, #20]
 800257c:	697a      	ldr	r2, [r7, #20]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	429a      	cmp	r2, r3
 8002582:	dbf1      	blt.n	8002568 <_write+0x12>
  }
  return len;
 8002584:	687b      	ldr	r3, [r7, #4]
}
 8002586:	4618      	mov	r0, r3
 8002588:	3718      	adds	r7, #24
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}

0800258e <_close>:

int _close(int file)
{
 800258e:	b480      	push	{r7}
 8002590:	b083      	sub	sp, #12
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002596:	f04f 33ff 	mov.w	r3, #4294967295
}
 800259a:	4618      	mov	r0, r3
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr

080025a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
 80025ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025b6:	605a      	str	r2, [r3, #4]
  return 0;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr

080025c6 <_isatty>:

int _isatty(int file)
{
 80025c6:	b480      	push	{r7}
 80025c8:	b083      	sub	sp, #12
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025ce:	2301      	movs	r3, #1
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3714      	adds	r7, #20
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
	...

080025f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002600:	4a14      	ldr	r2, [pc, #80]	; (8002654 <_sbrk+0x5c>)
 8002602:	4b15      	ldr	r3, [pc, #84]	; (8002658 <_sbrk+0x60>)
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800260c:	4b13      	ldr	r3, [pc, #76]	; (800265c <_sbrk+0x64>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d102      	bne.n	800261a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002614:	4b11      	ldr	r3, [pc, #68]	; (800265c <_sbrk+0x64>)
 8002616:	4a12      	ldr	r2, [pc, #72]	; (8002660 <_sbrk+0x68>)
 8002618:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800261a:	4b10      	ldr	r3, [pc, #64]	; (800265c <_sbrk+0x64>)
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4413      	add	r3, r2
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	429a      	cmp	r2, r3
 8002626:	d207      	bcs.n	8002638 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002628:	f006 fc78 	bl	8008f1c <__errno>
 800262c:	4603      	mov	r3, r0
 800262e:	220c      	movs	r2, #12
 8002630:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002632:	f04f 33ff 	mov.w	r3, #4294967295
 8002636:	e009      	b.n	800264c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002638:	4b08      	ldr	r3, [pc, #32]	; (800265c <_sbrk+0x64>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800263e:	4b07      	ldr	r3, [pc, #28]	; (800265c <_sbrk+0x64>)
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4413      	add	r3, r2
 8002646:	4a05      	ldr	r2, [pc, #20]	; (800265c <_sbrk+0x64>)
 8002648:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800264a:	68fb      	ldr	r3, [r7, #12]
}
 800264c:	4618      	mov	r0, r3
 800264e:	3718      	adds	r7, #24
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	20050000 	.word	0x20050000
 8002658:	00000400 	.word	0x00000400
 800265c:	2003b1ac 	.word	0x2003b1ac
 8002660:	2003b220 	.word	0x2003b220

08002664 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002668:	4b06      	ldr	r3, [pc, #24]	; (8002684 <SystemInit+0x20>)
 800266a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800266e:	4a05      	ldr	r2, [pc, #20]	; (8002684 <SystemInit+0x20>)
 8002670:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002674:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002678:	bf00      	nop
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	e000ed00 	.word	0xe000ed00

08002688 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002688:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026c0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800268c:	480d      	ldr	r0, [pc, #52]	; (80026c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800268e:	490e      	ldr	r1, [pc, #56]	; (80026c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002690:	4a0e      	ldr	r2, [pc, #56]	; (80026cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002692:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002694:	e002      	b.n	800269c <LoopCopyDataInit>

08002696 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002696:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002698:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800269a:	3304      	adds	r3, #4

0800269c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800269c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800269e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026a0:	d3f9      	bcc.n	8002696 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026a2:	4a0b      	ldr	r2, [pc, #44]	; (80026d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80026a4:	4c0b      	ldr	r4, [pc, #44]	; (80026d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80026a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026a8:	e001      	b.n	80026ae <LoopFillZerobss>

080026aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026ac:	3204      	adds	r2, #4

080026ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026b0:	d3fb      	bcc.n	80026aa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80026b2:	f7ff ffd7 	bl	8002664 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026b6:	f006 fc37 	bl	8008f28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026ba:	f7fe fc77 	bl	8000fac <main>
  bx  lr    
 80026be:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80026c0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80026c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026c8:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80026cc:	0800c17c 	.word	0x0800c17c
  ldr r2, =_sbss
 80026d0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80026d4:	2003b220 	.word	0x2003b220

080026d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026d8:	e7fe      	b.n	80026d8 <ADC_IRQHandler>
	...

080026dc <IIS3DWB_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS3DWB_RegisterBusIO(IIS3DWB_Object_t *pObj, IIS3DWB_IO_t *pIO)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d103      	bne.n	80026f4 <IIS3DWB_RegisterBusIO+0x18>
  {
    ret = IIS3DWB_ERROR;
 80026ec:	f04f 33ff 	mov.w	r3, #4294967295
 80026f0:	60fb      	str	r3, [r7, #12]
 80026f2:	e034      	b.n	800275e <IIS3DWB_RegisterBusIO+0x82>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685a      	ldr	r2, [r3, #4]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	7b1a      	ldrb	r2, [r3, #12]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	691a      	ldr	r2, [r3, #16]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	695a      	ldr	r2, [r3, #20]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	699a      	ldr	r2, [r3, #24]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4a0e      	ldr	r2, [pc, #56]	; (8002768 <IIS3DWB_RegisterBusIO+0x8c>)
 8002730:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a0d      	ldr	r2, [pc, #52]	; (800276c <IIS3DWB_RegisterBusIO+0x90>)
 8002736:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	69da      	ldr	r2, [r3, #28]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init != NULL)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d004      	beq.n	8002758 <IIS3DWB_RegisterBusIO+0x7c>
    {
      ret = pObj->IO.Init();
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4798      	blx	r3
 8002754:	60f8      	str	r0, [r7, #12]
 8002756:	e002      	b.n	800275e <IIS3DWB_RegisterBusIO+0x82>
    }
    else
    {
      ret = IIS3DWB_ERROR;
 8002758:	f04f 33ff 	mov.w	r3, #4294967295
 800275c:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800275e:	68fb      	ldr	r3, [r7, #12]
}
 8002760:	4618      	mov	r0, r3
 8002762:	3710      	adds	r7, #16
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	080029fd 	.word	0x080029fd
 800276c:	08002a33 	.word	0x08002a33

08002770 <IIS3DWB_Init>:
 * @brief  Initialize the IIS3DWB sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS3DWB_Init(IIS3DWB_Object_t *pObj)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  /* Reset all the configuration registers in order to set correctly */
  if (iis3dwb_reset_set(&(pObj->Ctx),PROPERTY_ENABLE) != IIS3DWB_OK)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	3320      	adds	r3, #32
 800277c:	2101      	movs	r1, #1
 800277e:	4618      	mov	r0, r3
 8002780:	f000 fa97 	bl	8002cb2 <iis3dwb_reset_set>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d002      	beq.n	8002790 <IIS3DWB_Init+0x20>
  {
    return IIS3DWB_ERROR;
 800278a:	f04f 33ff 	mov.w	r3, #4294967295
 800278e:	e034      	b.n	80027fa <IIS3DWB_Init+0x8a>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (iis3dwb_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != IIS3DWB_OK)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3320      	adds	r3, #32
 8002794:	2101      	movs	r1, #1
 8002796:	4618      	mov	r0, r3
 8002798:	f000 fab1 	bl	8002cfe <iis3dwb_auto_increment_set>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d002      	beq.n	80027a8 <IIS3DWB_Init+0x38>
  {
    return IIS3DWB_ERROR;
 80027a2:	f04f 33ff 	mov.w	r3, #4294967295
 80027a6:	e028      	b.n	80027fa <IIS3DWB_Init+0x8a>
  }

  /* Enable BDU */
  if (iis3dwb_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != IIS3DWB_OK)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	3320      	adds	r3, #32
 80027ac:	2101      	movs	r1, #1
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 fa0e 	bl	8002bd0 <iis3dwb_block_data_update_set>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d002      	beq.n	80027c0 <IIS3DWB_Init+0x50>
  {
    return IIS3DWB_ERROR;
 80027ba:	f04f 33ff 	mov.w	r3, #4294967295
 80027be:	e01c      	b.n	80027fa <IIS3DWB_Init+0x8a>
  }

  /* FIFO mode selection */
  if (iis3dwb_fifo_mode_set(&(pObj->Ctx), IIS3DWB_BYPASS_MODE) != IIS3DWB_OK)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3320      	adds	r3, #32
 80027c4:	2100      	movs	r1, #0
 80027c6:	4618      	mov	r0, r3
 80027c8:	f000 fabf 	bl	8002d4a <iis3dwb_fifo_mode_set>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d002      	beq.n	80027d8 <IIS3DWB_Init+0x68>
  {
    return IIS3DWB_ERROR;
 80027d2:	f04f 33ff 	mov.w	r3, #4294967295
 80027d6:	e010      	b.n	80027fa <IIS3DWB_Init+0x8a>
  }

  /* Full scale selection. */
  if (iis3dwb_xl_full_scale_set(&(pObj->Ctx), IIS3DWB_2g) != IIS3DWB_OK)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3320      	adds	r3, #32
 80027dc:	2100      	movs	r1, #0
 80027de:	4618      	mov	r0, r3
 80027e0:	f000 f972 	bl	8002ac8 <iis3dwb_xl_full_scale_set>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d002      	beq.n	80027f0 <IIS3DWB_Init+0x80>
  {
    return IIS3DWB_ERROR;
 80027ea:	f04f 33ff 	mov.w	r3, #4294967295
 80027ee:	e004      	b.n	80027fa <IIS3DWB_Init+0x8a>
  }

  pObj->is_initialized = 1;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return IIS3DWB_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <IIS3DWB_DeInit>:
 * @brief  Deinitialize the IIS3DWB sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS3DWB_DeInit(IIS3DWB_Object_t *pObj)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b082      	sub	sp, #8
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (IIS3DWB_ACC_Disable(pObj) != IIS3DWB_OK)
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f000 f80f 	bl	800282e <IIS3DWB_ACC_Disable>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d002      	beq.n	800281c <IIS3DWB_DeInit+0x1a>
  {
    return IIS3DWB_ERROR;
 8002816:	f04f 33ff 	mov.w	r3, #4294967295
 800281a:	e004      	b.n	8002826 <IIS3DWB_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return IIS3DWB_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <IIS3DWB_ACC_Disable>:
 * @brief  Disable the IIS3DWB accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS3DWB_ACC_Disable(IIS3DWB_Object_t *pObj)
{
 800282e:	b580      	push	{r7, lr}
 8002830:	b082      	sub	sp, #8
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800283c:	2b00      	cmp	r3, #0
 800283e:	d101      	bne.n	8002844 <IIS3DWB_ACC_Disable+0x16>
  {
    return IIS3DWB_OK;
 8002840:	2300      	movs	r3, #0
 8002842:	e010      	b.n	8002866 <IIS3DWB_ACC_Disable+0x38>
  }

  /* Output data rate selection - power down. */
  if (iis3dwb_xl_data_rate_set(&(pObj->Ctx), IIS3DWB_XL_ODR_OFF) != IIS3DWB_OK)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3320      	adds	r3, #32
 8002848:	2100      	movs	r1, #0
 800284a:	4618      	mov	r0, r3
 800284c:	f000 f99a 	bl	8002b84 <iis3dwb_xl_data_rate_set>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d002      	beq.n	800285c <IIS3DWB_ACC_Disable+0x2e>
  {
    return IIS3DWB_ERROR;
 8002856:	f04f 33ff 	mov.w	r3, #4294967295
 800285a:	e004      	b.n	8002866 <IIS3DWB_ACC_Disable+0x38>
  }

  pObj->acc_is_enabled = 0;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return IIS3DWB_OK;
 8002864:	2300      	movs	r3, #0
}
 8002866:	4618      	mov	r0, r3
 8002868:	3708      	adds	r7, #8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
	...

08002870 <IIS3DWB_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS3DWB_ACC_GetSensitivity(IIS3DWB_Object_t *pObj, float *Sensitivity)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS3DWB_OK;
 800287a:	2300      	movs	r3, #0
 800287c:	60fb      	str	r3, [r7, #12]
  iis3dwb_fs_xl_t full_scale;
  
  /* Read actual full scale selection from sensor. */
  if (iis3dwb_xl_full_scale_get(&(pObj->Ctx), &full_scale) != IIS3DWB_OK)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	3320      	adds	r3, #32
 8002882:	f107 020b 	add.w	r2, r7, #11
 8002886:	4611      	mov	r1, r2
 8002888:	4618      	mov	r0, r3
 800288a:	f000 f943 	bl	8002b14 <iis3dwb_xl_full_scale_get>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d002      	beq.n	800289a <IIS3DWB_ACC_GetSensitivity+0x2a>
  {
    return IIS3DWB_ERROR;
 8002894:	f04f 33ff 	mov.w	r3, #4294967295
 8002898:	e026      	b.n	80028e8 <IIS3DWB_ACC_GetSensitivity+0x78>
  }
  
  switch (full_scale)
 800289a:	7afb      	ldrb	r3, [r7, #11]
 800289c:	2b03      	cmp	r3, #3
 800289e:	d81b      	bhi.n	80028d8 <IIS3DWB_ACC_GetSensitivity+0x68>
 80028a0:	a201      	add	r2, pc, #4	; (adr r2, 80028a8 <IIS3DWB_ACC_GetSensitivity+0x38>)
 80028a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028a6:	bf00      	nop
 80028a8:	080028b9 	.word	0x080028b9
 80028ac:	080028d1 	.word	0x080028d1
 80028b0:	080028c1 	.word	0x080028c1
 80028b4:	080028c9 	.word	0x080028c9
  {
  case IIS3DWB_2g:
    *Sensitivity = IIS3DWB_ACC_SENSITIVITY_FOR_FS_2G_LOPOW1_MODE;
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	4a0d      	ldr	r2, [pc, #52]	; (80028f0 <IIS3DWB_ACC_GetSensitivity+0x80>)
 80028bc:	601a      	str	r2, [r3, #0]
    break;
 80028be:	e012      	b.n	80028e6 <IIS3DWB_ACC_GetSensitivity+0x76>
    
  case IIS3DWB_4g:
    *Sensitivity = IIS3DWB_ACC_SENSITIVITY_FOR_FS_4G_LOPOW1_MODE;
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	4a0c      	ldr	r2, [pc, #48]	; (80028f4 <IIS3DWB_ACC_GetSensitivity+0x84>)
 80028c4:	601a      	str	r2, [r3, #0]
    break;
 80028c6:	e00e      	b.n	80028e6 <IIS3DWB_ACC_GetSensitivity+0x76>
    
  case IIS3DWB_8g:
    *Sensitivity = IIS3DWB_ACC_SENSITIVITY_FOR_FS_8G_LOPOW1_MODE;
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	4a0b      	ldr	r2, [pc, #44]	; (80028f8 <IIS3DWB_ACC_GetSensitivity+0x88>)
 80028cc:	601a      	str	r2, [r3, #0]
    break;
 80028ce:	e00a      	b.n	80028e6 <IIS3DWB_ACC_GetSensitivity+0x76>
    
  case IIS3DWB_16g:
    *Sensitivity = IIS3DWB_ACC_SENSITIVITY_FOR_FS_16G_LOPOW1_MODE;
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	4a0a      	ldr	r2, [pc, #40]	; (80028fc <IIS3DWB_ACC_GetSensitivity+0x8c>)
 80028d4:	601a      	str	r2, [r3, #0]
    break;
 80028d6:	e006      	b.n	80028e6 <IIS3DWB_ACC_GetSensitivity+0x76>
    
  default:
    *Sensitivity = -1.0f;
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	4a09      	ldr	r2, [pc, #36]	; (8002900 <IIS3DWB_ACC_GetSensitivity+0x90>)
 80028dc:	601a      	str	r2, [r3, #0]
    ret = IIS3DWB_ERROR;
 80028de:	f04f 33ff 	mov.w	r3, #4294967295
 80028e2:	60fb      	str	r3, [r7, #12]
    break;
 80028e4:	bf00      	nop
  }
  
  return ret;
 80028e6:	68fb      	ldr	r3, [r7, #12]
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	3d79db23 	.word	0x3d79db23
 80028f4:	3df9db23 	.word	0x3df9db23
 80028f8:	3e79db23 	.word	0x3e79db23
 80028fc:	3ef9db23 	.word	0x3ef9db23
 8002900:	bf800000 	.word	0xbf800000

08002904 <IIS3DWB_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS3DWB_ACC_SetOutputDataRate(IIS3DWB_Object_t *pObj, float Odr)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	ed87 0a00 	vstr	s0, [r7]
  iis3dwb_odr_xl_t new_odr;

  new_odr = (Odr <=    1.0f) ? IIS3DWB_XL_ODR_OFF             
          :                    IIS3DWB_XL_ODR_26k7Hz;
 8002910:	edd7 7a00 	vldr	s15, [r7]
 8002914:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002918:	eef4 7ac7 	vcmpe.f32	s15, s14
 800291c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002920:	d801      	bhi.n	8002926 <IIS3DWB_ACC_SetOutputDataRate+0x22>
 8002922:	2300      	movs	r3, #0
 8002924:	e000      	b.n	8002928 <IIS3DWB_ACC_SetOutputDataRate+0x24>
 8002926:	2305      	movs	r3, #5
  new_odr = (Odr <=    1.0f) ? IIS3DWB_XL_ODR_OFF             
 8002928:	73fb      	strb	r3, [r7, #15]
                               
  /* Output data rate selection. */
  if (iis3dwb_xl_data_rate_set(&(pObj->Ctx), new_odr) != IIS3DWB_OK)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	3320      	adds	r3, #32
 800292e:	7bfa      	ldrb	r2, [r7, #15]
 8002930:	4611      	mov	r1, r2
 8002932:	4618      	mov	r0, r3
 8002934:	f000 f926 	bl	8002b84 <iis3dwb_xl_data_rate_set>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d002      	beq.n	8002944 <IIS3DWB_ACC_SetOutputDataRate+0x40>
  {
    return IIS3DWB_ERROR;
 800293e:	f04f 33ff 	mov.w	r3, #4294967295
 8002942:	e000      	b.n	8002946 <IIS3DWB_ACC_SetOutputDataRate+0x42>
  }
  
  return IIS3DWB_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <IIS3DWB_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t IIS3DWB_ACC_GetAxes(IIS3DWB_Object_t *pObj, IIS3DWB_Axes_t *Acceleration)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b086      	sub	sp, #24
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
 8002956:	6039      	str	r1, [r7, #0]
  iis3dwb_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8002958:	f04f 0300 	mov.w	r3, #0
 800295c:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (iis3dwb_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != IIS3DWB_OK)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	3320      	adds	r3, #32
 8002962:	f107 0210 	add.w	r2, r7, #16
 8002966:	4611      	mov	r1, r2
 8002968:	4618      	mov	r0, r3
 800296a:	f000 f957 	bl	8002c1c <iis3dwb_acceleration_raw_get>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d002      	beq.n	800297a <IIS3DWB_ACC_GetAxes+0x2c>
  {
    return IIS3DWB_ERROR;
 8002974:	f04f 33ff 	mov.w	r3, #4294967295
 8002978:	e03c      	b.n	80029f4 <IIS3DWB_ACC_GetAxes+0xa6>
  }

  /* Get IIS3DWB actual sensitivity. */
  if (IIS3DWB_ACC_GetSensitivity(pObj, &sensitivity) != IIS3DWB_OK)
 800297a:	f107 030c 	add.w	r3, r7, #12
 800297e:	4619      	mov	r1, r3
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f7ff ff75 	bl	8002870 <IIS3DWB_ACC_GetSensitivity>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d002      	beq.n	8002992 <IIS3DWB_ACC_GetAxes+0x44>
  {
    return IIS3DWB_ERROR;
 800298c:	f04f 33ff 	mov.w	r3, #4294967295
 8002990:	e030      	b.n	80029f4 <IIS3DWB_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8002992:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002996:	ee07 3a90 	vmov	s15, r3
 800299a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800299e:	edd7 7a03 	vldr	s15, [r7, #12]
 80029a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029aa:	ee17 2a90 	vmov	r2, s15
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 80029b2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80029b6:	ee07 3a90 	vmov	s15, r3
 80029ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029be:	edd7 7a03 	vldr	s15, [r7, #12]
 80029c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029ca:	ee17 2a90 	vmov	r2, s15
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80029d2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80029d6:	ee07 3a90 	vmov	s15, r3
 80029da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029de:	edd7 7a03 	vldr	s15, [r7, #12]
 80029e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029ea:	ee17 2a90 	vmov	r2, s15
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	609a      	str	r2, [r3, #8]

  return IIS3DWB_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80029fc:	b590      	push	{r4, r7, lr}
 80029fe:	b087      	sub	sp, #28
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	607a      	str	r2, [r7, #4]
 8002a06:	461a      	mov	r2, r3
 8002a08:	460b      	mov	r3, r1
 8002a0a:	72fb      	strb	r3, [r7, #11]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	813b      	strh	r3, [r7, #8]
  IIS3DWB_Object_t *pObj = (IIS3DWB_Object_t *)Handle;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	695c      	ldr	r4, [r3, #20]
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	7b1b      	ldrb	r3, [r3, #12]
 8002a1c:	b298      	uxth	r0, r3
 8002a1e:	7afb      	ldrb	r3, [r7, #11]
 8002a20:	b299      	uxth	r1, r3
 8002a22:	893b      	ldrh	r3, [r7, #8]
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	47a0      	blx	r4
 8002a28:	4603      	mov	r3, r0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	371c      	adds	r7, #28
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd90      	pop	{r4, r7, pc}

08002a32 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002a32:	b590      	push	{r4, r7, lr}
 8002a34:	b087      	sub	sp, #28
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	60f8      	str	r0, [r7, #12]
 8002a3a:	607a      	str	r2, [r7, #4]
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	460b      	mov	r3, r1
 8002a40:	72fb      	strb	r3, [r7, #11]
 8002a42:	4613      	mov	r3, r2
 8002a44:	813b      	strh	r3, [r7, #8]
  IIS3DWB_Object_t *pObj = (IIS3DWB_Object_t *)Handle;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	691c      	ldr	r4, [r3, #16]
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	7b1b      	ldrb	r3, [r3, #12]
 8002a52:	b298      	uxth	r0, r3
 8002a54:	7afb      	ldrb	r3, [r7, #11]
 8002a56:	b299      	uxth	r1, r3
 8002a58:	893b      	ldrh	r3, [r7, #8]
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	47a0      	blx	r4
 8002a5e:	4603      	mov	r3, r0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	371c      	adds	r7, #28
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd90      	pop	{r4, r7, pc}

08002a68 <iis3dwb_read_reg>:
  *
  */
int32_t iis3dwb_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8002a68:	b590      	push	{r4, r7, lr}
 8002a6a:	b087      	sub	sp, #28
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	607a      	str	r2, [r7, #4]
 8002a72:	461a      	mov	r2, r3
 8002a74:	460b      	mov	r3, r1
 8002a76:	72fb      	strb	r3, [r7, #11]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	685c      	ldr	r4, [r3, #4]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	68d8      	ldr	r0, [r3, #12]
 8002a84:	893b      	ldrh	r3, [r7, #8]
 8002a86:	7af9      	ldrb	r1, [r7, #11]
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	47a0      	blx	r4
 8002a8c:	6178      	str	r0, [r7, #20]

  return ret;
 8002a8e:	697b      	ldr	r3, [r7, #20]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	371c      	adds	r7, #28
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd90      	pop	{r4, r7, pc}

08002a98 <iis3dwb_write_reg>:
  *
  */
int32_t iis3dwb_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8002a98:	b590      	push	{r4, r7, lr}
 8002a9a:	b087      	sub	sp, #28
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	607a      	str	r2, [r7, #4]
 8002aa2:	461a      	mov	r2, r3
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	72fb      	strb	r3, [r7, #11]
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681c      	ldr	r4, [r3, #0]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	68d8      	ldr	r0, [r3, #12]
 8002ab4:	893b      	ldrh	r3, [r7, #8]
 8002ab6:	7af9      	ldrb	r1, [r7, #11]
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	47a0      	blx	r4
 8002abc:	6178      	str	r0, [r7, #20]

  return ret;
 8002abe:	697b      	ldr	r3, [r7, #20]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	371c      	adds	r7, #28
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd90      	pop	{r4, r7, pc}

08002ac8 <iis3dwb_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  iis3dwb_fs_xl_t val)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8002ad4:	f107 0208 	add.w	r2, r7, #8
 8002ad8:	2301      	movs	r3, #1
 8002ada:	2110      	movs	r1, #16
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f7ff ffc3 	bl	8002a68 <iis3dwb_read_reg>
 8002ae2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10f      	bne.n	8002b0a <iis3dwb_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 8002aea:	78fb      	ldrb	r3, [r7, #3]
 8002aec:	f003 0303 	and.w	r3, r3, #3
 8002af0:	b2da      	uxtb	r2, r3
 8002af2:	7a3b      	ldrb	r3, [r7, #8]
 8002af4:	f362 0383 	bfi	r3, r2, #2, #2
 8002af8:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL1_XL,
 8002afa:	f107 0208 	add.w	r2, r7, #8
 8002afe:	2301      	movs	r3, #1
 8002b00:	2110      	movs	r1, #16
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7ff ffc8 	bl	8002a98 <iis3dwb_write_reg>
 8002b08:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3710      	adds	r7, #16
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <iis3dwb_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  iis3dwb_fs_xl_t *val)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  iis3dwb_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8002b1e:	f107 0208 	add.w	r2, r7, #8
 8002b22:	2301      	movs	r3, #1
 8002b24:	2110      	movs	r1, #16
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f7ff ff9e 	bl	8002a68 <iis3dwb_read_reg>
 8002b2c:	60f8      	str	r0, [r7, #12]

  switch (ctrl1_xl.fs_xl)
 8002b2e:	7a3b      	ldrb	r3, [r7, #8]
 8002b30:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	2b03      	cmp	r3, #3
 8002b38:	d81a      	bhi.n	8002b70 <iis3dwb_xl_full_scale_get+0x5c>
 8002b3a:	a201      	add	r2, pc, #4	; (adr r2, 8002b40 <iis3dwb_xl_full_scale_get+0x2c>)
 8002b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b40:	08002b51 	.word	0x08002b51
 8002b44:	08002b59 	.word	0x08002b59
 8002b48:	08002b61 	.word	0x08002b61
 8002b4c:	08002b69 	.word	0x08002b69
  {
    case IIS3DWB_2g:
      *val = IIS3DWB_2g;
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	2200      	movs	r2, #0
 8002b54:	701a      	strb	r2, [r3, #0]
      break;
 8002b56:	e00f      	b.n	8002b78 <iis3dwb_xl_full_scale_get+0x64>

    case IIS3DWB_16g:
      *val = IIS3DWB_16g;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	701a      	strb	r2, [r3, #0]
      break;
 8002b5e:	e00b      	b.n	8002b78 <iis3dwb_xl_full_scale_get+0x64>

    case IIS3DWB_4g:
      *val = IIS3DWB_4g;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	2202      	movs	r2, #2
 8002b64:	701a      	strb	r2, [r3, #0]
      break;
 8002b66:	e007      	b.n	8002b78 <iis3dwb_xl_full_scale_get+0x64>

    case IIS3DWB_8g:
      *val = IIS3DWB_8g;
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	2203      	movs	r2, #3
 8002b6c:	701a      	strb	r2, [r3, #0]
      break;
 8002b6e:	e003      	b.n	8002b78 <iis3dwb_xl_full_scale_get+0x64>

    default:
      *val = IIS3DWB_2g;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	2200      	movs	r2, #0
 8002b74:	701a      	strb	r2, [r3, #0]
      break;
 8002b76:	bf00      	nop
  }

  return ret;
 8002b78:	68fb      	ldr	r3, [r7, #12]
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3710      	adds	r7, #16
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop

08002b84 <iis3dwb_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 iis3dwb_odr_xl_t val)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8002b90:	f107 0208 	add.w	r2, r7, #8
 8002b94:	2301      	movs	r3, #1
 8002b96:	2110      	movs	r1, #16
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f7ff ff65 	bl	8002a68 <iis3dwb_read_reg>
 8002b9e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d10f      	bne.n	8002bc6 <iis3dwb_xl_data_rate_set+0x42>
  {
    ctrl1_xl.xl_en = (uint8_t)val;
 8002ba6:	78fb      	ldrb	r3, [r7, #3]
 8002ba8:	f003 0307 	and.w	r3, r3, #7
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	7a3b      	ldrb	r3, [r7, #8]
 8002bb0:	f362 1347 	bfi	r3, r2, #5, #3
 8002bb4:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL1_XL,
 8002bb6:	f107 0208 	add.w	r2, r7, #8
 8002bba:	2301      	movs	r3, #1
 8002bbc:	2110      	movs	r1, #16
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f7ff ff6a 	bl	8002a98 <iis3dwb_write_reg>
 8002bc4:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <iis3dwb_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	460b      	mov	r3, r1
 8002bda:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002bdc:	f107 0208 	add.w	r2, r7, #8
 8002be0:	2301      	movs	r3, #1
 8002be2:	2112      	movs	r1, #18
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f7ff ff3f 	bl	8002a68 <iis3dwb_read_reg>
 8002bea:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10f      	bne.n	8002c12 <iis3dwb_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 8002bf2:	78fb      	ldrb	r3, [r7, #3]
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	b2da      	uxtb	r2, r3
 8002bfa:	7a3b      	ldrb	r3, [r7, #8]
 8002bfc:	f362 1386 	bfi	r3, r2, #6, #1
 8002c00:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002c02:	f107 0208 	add.w	r2, r7, #8
 8002c06:	2301      	movs	r3, #1
 8002c08:	2112      	movs	r1, #18
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f7ff ff44 	bl	8002a98 <iis3dwb_write_reg>
 8002c10:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002c12:	68fb      	ldr	r3, [r7, #12]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3710      	adds	r7, #16
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <iis3dwb_acceleration_raw_get>:
  * @param  val    Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_OUTX_L_A, buff, 6);
 8002c26:	f107 020c 	add.w	r2, r7, #12
 8002c2a:	2306      	movs	r3, #6
 8002c2c:	2128      	movs	r1, #40	; 0x28
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7ff ff1a 	bl	8002a68 <iis3dwb_read_reg>
 8002c34:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8002c36:	7b7b      	ldrb	r3, [r7, #13]
 8002c38:	b21a      	sxth	r2, r3
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	021b      	lsls	r3, r3, #8
 8002c48:	b29a      	uxth	r2, r3
 8002c4a:	7b3b      	ldrb	r3, [r7, #12]
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	4413      	add	r3, r2
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	b21a      	sxth	r2, r3
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8002c58:	7bfa      	ldrb	r2, [r7, #15]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	3302      	adds	r3, #2
 8002c5e:	b212      	sxth	r2, r2
 8002c60:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	3302      	adds	r3, #2
 8002c66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	021b      	lsls	r3, r3, #8
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	7bbb      	ldrb	r3, [r7, #14]
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	4413      	add	r3, r2
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	3302      	adds	r3, #2
 8002c7c:	b212      	sxth	r2, r2
 8002c7e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8002c80:	7c7a      	ldrb	r2, [r7, #17]
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	3304      	adds	r3, #4
 8002c86:	b212      	sxth	r2, r2
 8002c88:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	3304      	adds	r3, #4
 8002c8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	021b      	lsls	r3, r3, #8
 8002c96:	b29a      	uxth	r2, r3
 8002c98:	7c3b      	ldrb	r3, [r7, #16]
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	4413      	add	r3, r2
 8002c9e:	b29a      	uxth	r2, r3
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	3304      	adds	r3, #4
 8002ca4:	b212      	sxth	r2, r2
 8002ca6:	801a      	strh	r2, [r3, #0]

  return ret;
 8002ca8:	697b      	ldr	r3, [r7, #20]
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3718      	adds	r7, #24
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <iis3dwb_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b084      	sub	sp, #16
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
 8002cba:	460b      	mov	r3, r1
 8002cbc:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002cbe:	f107 0208 	add.w	r2, r7, #8
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	2112      	movs	r1, #18
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f7ff fece 	bl	8002a68 <iis3dwb_read_reg>
 8002ccc:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d10f      	bne.n	8002cf4 <iis3dwb_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 8002cd4:	78fb      	ldrb	r3, [r7, #3]
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	7a3b      	ldrb	r3, [r7, #8]
 8002cde:	f362 0300 	bfi	r3, r2, #0, #1
 8002ce2:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002ce4:	f107 0208 	add.w	r2, r7, #8
 8002ce8:	2301      	movs	r3, #1
 8002cea:	2112      	movs	r1, #18
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f7ff fed3 	bl	8002a98 <iis3dwb_write_reg>
 8002cf2:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3710      	adds	r7, #16
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <iis3dwb_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b084      	sub	sp, #16
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
 8002d06:	460b      	mov	r3, r1
 8002d08:	70fb      	strb	r3, [r7, #3]
  iis3dwb_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002d0a:	f107 0208 	add.w	r2, r7, #8
 8002d0e:	2301      	movs	r3, #1
 8002d10:	2112      	movs	r1, #18
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7ff fea8 	bl	8002a68 <iis3dwb_read_reg>
 8002d18:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d10f      	bne.n	8002d40 <iis3dwb_auto_increment_set+0x42>
  {
    ctrl3_c.if_inc = (uint8_t)val;
 8002d20:	78fb      	ldrb	r3, [r7, #3]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	b2da      	uxtb	r2, r3
 8002d28:	7a3b      	ldrb	r3, [r7, #8]
 8002d2a:	f362 0382 	bfi	r3, r2, #2, #1
 8002d2e:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002d30:	f107 0208 	add.w	r2, r7, #8
 8002d34:	2301      	movs	r3, #1
 8002d36:	2112      	movs	r1, #18
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f7ff fead 	bl	8002a98 <iis3dwb_write_reg>
 8002d3e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002d40:	68fb      	ldr	r3, [r7, #12]
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3710      	adds	r7, #16
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <iis3dwb_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dwb_fifo_mode_set(stmdev_ctx_t *ctx,
                              iis3dwb_fifo_mode_t val)
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b084      	sub	sp, #16
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
 8002d52:	460b      	mov	r3, r1
 8002d54:	70fb      	strb	r3, [r7, #3]
  iis3dwb_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = iis3dwb_read_reg(ctx, IIS3DWB_FIFO_CTRL4,
 8002d56:	f107 0208 	add.w	r2, r7, #8
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	210a      	movs	r1, #10
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f7ff fe82 	bl	8002a68 <iis3dwb_read_reg>
 8002d64:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d10f      	bne.n	8002d8c <iis3dwb_fifo_mode_set+0x42>
  {
    fifo_ctrl4.fifo_mode = (uint8_t)val;
 8002d6c:	78fb      	ldrb	r3, [r7, #3]
 8002d6e:	f003 0307 	and.w	r3, r3, #7
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	7a3b      	ldrb	r3, [r7, #8]
 8002d76:	f362 0302 	bfi	r3, r2, #0, #3
 8002d7a:	723b      	strb	r3, [r7, #8]
    ret = iis3dwb_write_reg(ctx, IIS3DWB_FIFO_CTRL4,
 8002d7c:	f107 0208 	add.w	r2, r7, #8
 8002d80:	2301      	movs	r3, #1
 8002d82:	210a      	movs	r1, #10
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f7ff fe87 	bl	8002a98 <iis3dwb_write_reg>
 8002d8a:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
	...

08002d98 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8002da2:	4b12      	ldr	r3, [pc, #72]	; (8002dec <BSP_SPI1_Init+0x54>)
 8002da4:	4a12      	ldr	r2, [pc, #72]	; (8002df0 <BSP_SPI1_Init+0x58>)
 8002da6:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8002da8:	4b12      	ldr	r3, [pc, #72]	; (8002df4 <BSP_SPI1_Init+0x5c>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	1c5a      	adds	r2, r3, #1
 8002dae:	4911      	ldr	r1, [pc, #68]	; (8002df4 <BSP_SPI1_Init+0x5c>)
 8002db0:	600a      	str	r2, [r1, #0]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d114      	bne.n	8002de0 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8002db6:	480d      	ldr	r0, [pc, #52]	; (8002dec <BSP_SPI1_Init+0x54>)
 8002db8:	f003 ffd7 	bl	8006d6a <HAL_SPI_GetState>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10e      	bne.n	8002de0 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8002dc2:	480a      	ldr	r0, [pc, #40]	; (8002dec <BSP_SPI1_Init+0x54>)
 8002dc4:	f000 f87c 	bl	8002ec0 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d108      	bne.n	8002de0 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8002dce:	4807      	ldr	r0, [pc, #28]	; (8002dec <BSP_SPI1_Init+0x54>)
 8002dd0:	f000 f83a 	bl	8002e48 <MX_SPI1_Init>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d002      	beq.n	8002de0 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8002dda:	f06f 0307 	mvn.w	r3, #7
 8002dde:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8002de0:	687b      	ldr	r3, [r7, #4]
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3708      	adds	r7, #8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	2003b1b0 	.word	0x2003b1b0
 8002df0:	40013000 	.word	0x40013000
 8002df4:	2003b208 	.word	0x2003b208

08002df8 <BSP_SPI1_DeInit>:
  * @brief  DeInitializes SPI HAL.
  * @retval None
  * @retval BSP status
  */
int32_t BSP_SPI1_DeInit(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_BUS_FAILURE;
 8002dfe:	f06f 0307 	mvn.w	r3, #7
 8002e02:	607b      	str	r3, [r7, #4]
  if (SPI1InitCounter > 0)
 8002e04:	4b0e      	ldr	r3, [pc, #56]	; (8002e40 <BSP_SPI1_DeInit+0x48>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d013      	beq.n	8002e34 <BSP_SPI1_DeInit+0x3c>
  {
    if (--SPI1InitCounter == 0)
 8002e0c:	4b0c      	ldr	r3, [pc, #48]	; (8002e40 <BSP_SPI1_DeInit+0x48>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	3b01      	subs	r3, #1
 8002e12:	4a0b      	ldr	r2, [pc, #44]	; (8002e40 <BSP_SPI1_DeInit+0x48>)
 8002e14:	6013      	str	r3, [r2, #0]
 8002e16:	4b0a      	ldr	r3, [pc, #40]	; (8002e40 <BSP_SPI1_DeInit+0x48>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10a      	bne.n	8002e34 <BSP_SPI1_DeInit+0x3c>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
      SPI1_MspDeInit(&hspi1);
 8002e1e:	4809      	ldr	r0, [pc, #36]	; (8002e44 <BSP_SPI1_DeInit+0x4c>)
 8002e20:	f000 f8a6 	bl	8002f70 <SPI1_MspDeInit>
#endif
      /* DeInit the SPI*/
      if (HAL_SPI_DeInit(&hspi1) == HAL_OK)
 8002e24:	4807      	ldr	r0, [pc, #28]	; (8002e44 <BSP_SPI1_DeInit+0x4c>)
 8002e26:	f003 fb89 	bl	800653c <HAL_SPI_DeInit>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d101      	bne.n	8002e34 <BSP_SPI1_DeInit+0x3c>
      {
        ret = BSP_ERROR_NONE;
 8002e30:	2300      	movs	r3, #0
 8002e32:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8002e34:	687b      	ldr	r3, [r7, #4]
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	2003b208 	.word	0x2003b208
 8002e44:	2003b1b0 	.word	0x2003b1b0

08002e48 <MX_SPI1_Init>:
}

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002e50:	2300      	movs	r3, #0
 8002e52:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	4a19      	ldr	r2, [pc, #100]	; (8002ebc <MX_SPI1_Init+0x74>)
 8002e58:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e60:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2202      	movs	r2, #2
 8002e72:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e80:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2218      	movs	r2, #24
 8002e86:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 10;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	220a      	movs	r2, #10
 8002e9e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f003 fac2 	bl	800642a <HAL_SPI_Init>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <MX_SPI1_Init+0x68>
  {
    ret = HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	40013000 	.word	0x40013000

08002ec0 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b08a      	sub	sp, #40	; 0x28
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ec8:	2300      	movs	r3, #0
 8002eca:	613b      	str	r3, [r7, #16]
 8002ecc:	4b26      	ldr	r3, [pc, #152]	; (8002f68 <SPI1_MspInit+0xa8>)
 8002ece:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ed0:	4a25      	ldr	r2, [pc, #148]	; (8002f68 <SPI1_MspInit+0xa8>)
 8002ed2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ed6:	6453      	str	r3, [r2, #68]	; 0x44
 8002ed8:	4b23      	ldr	r3, [pc, #140]	; (8002f68 <SPI1_MspInit+0xa8>)
 8002eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002edc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ee0:	613b      	str	r3, [r7, #16]
 8002ee2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60fb      	str	r3, [r7, #12]
 8002ee8:	4b1f      	ldr	r3, [pc, #124]	; (8002f68 <SPI1_MspInit+0xa8>)
 8002eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eec:	4a1e      	ldr	r2, [pc, #120]	; (8002f68 <SPI1_MspInit+0xa8>)
 8002eee:	f043 0302 	orr.w	r3, r3, #2
 8002ef2:	6313      	str	r3, [r2, #48]	; 0x30
 8002ef4:	4b1c      	ldr	r3, [pc, #112]	; (8002f68 <SPI1_MspInit+0xa8>)
 8002ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef8:	f003 0302 	and.w	r3, r3, #2
 8002efc:	60fb      	str	r3, [r7, #12]
 8002efe:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8002f00:	2308      	movs	r3, #8
 8002f02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f04:	2302      	movs	r3, #2
 8002f06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8002f10:	2305      	movs	r3, #5
 8002f12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8002f14:	f107 0314 	add.w	r3, r7, #20
 8002f18:	4619      	mov	r1, r3
 8002f1a:	4814      	ldr	r0, [pc, #80]	; (8002f6c <SPI1_MspInit+0xac>)
 8002f1c:	f001 f816 	bl	8003f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8002f20:	2320      	movs	r3, #32
 8002f22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f24:	2302      	movs	r3, #2
 8002f26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8002f30:	2305      	movs	r3, #5
 8002f32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002f34:	f107 0314 	add.w	r3, r7, #20
 8002f38:	4619      	mov	r1, r3
 8002f3a:	480c      	ldr	r0, [pc, #48]	; (8002f6c <SPI1_MspInit+0xac>)
 8002f3c:	f001 f806 	bl	8003f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8002f40:	2310      	movs	r3, #16
 8002f42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f44:	2302      	movs	r3, #2
 8002f46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8002f50:	2305      	movs	r3, #5
 8002f52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002f54:	f107 0314 	add.w	r3, r7, #20
 8002f58:	4619      	mov	r1, r3
 8002f5a:	4804      	ldr	r0, [pc, #16]	; (8002f6c <SPI1_MspInit+0xac>)
 8002f5c:	f000 fff6 	bl	8003f4c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8002f60:	bf00      	nop
 8002f62:	3728      	adds	r7, #40	; 0x28
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	40023800 	.word	0x40023800
 8002f6c:	40020400 	.word	0x40020400

08002f70 <SPI1_MspDeInit>:

static void SPI1_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8002f78:	4b0a      	ldr	r3, [pc, #40]	; (8002fa4 <SPI1_MspDeInit+0x34>)
 8002f7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7c:	4a09      	ldr	r2, [pc, #36]	; (8002fa4 <SPI1_MspDeInit+0x34>)
 8002f7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f82:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    HAL_GPIO_DeInit(BUS_SPI1_SCK_GPIO_PORT, BUS_SPI1_SCK_GPIO_PIN);
 8002f84:	2108      	movs	r1, #8
 8002f86:	4808      	ldr	r0, [pc, #32]	; (8002fa8 <SPI1_MspDeInit+0x38>)
 8002f88:	f001 f98c 	bl	80042a4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_SPI1_MOSI_GPIO_PORT, BUS_SPI1_MOSI_GPIO_PIN);
 8002f8c:	2120      	movs	r1, #32
 8002f8e:	4806      	ldr	r0, [pc, #24]	; (8002fa8 <SPI1_MspDeInit+0x38>)
 8002f90:	f001 f988 	bl	80042a4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_SPI1_MISO_GPIO_PORT, BUS_SPI1_MISO_GPIO_PIN);
 8002f94:	2110      	movs	r1, #16
 8002f96:	4804      	ldr	r0, [pc, #16]	; (8002fa8 <SPI1_MspDeInit+0x38>)
 8002f98:	f001 f984 	bl	80042a4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
}
 8002f9c:	bf00      	nop
 8002f9e:	3708      	adds	r7, #8
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40023800 	.word	0x40023800
 8002fa8:	40020400 	.word	0x40020400

08002fac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fb0:	4b0e      	ldr	r3, [pc, #56]	; (8002fec <HAL_Init+0x40>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a0d      	ldr	r2, [pc, #52]	; (8002fec <HAL_Init+0x40>)
 8002fb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fbc:	4b0b      	ldr	r3, [pc, #44]	; (8002fec <HAL_Init+0x40>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a0a      	ldr	r2, [pc, #40]	; (8002fec <HAL_Init+0x40>)
 8002fc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fc8:	4b08      	ldr	r3, [pc, #32]	; (8002fec <HAL_Init+0x40>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a07      	ldr	r2, [pc, #28]	; (8002fec <HAL_Init+0x40>)
 8002fce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fd4:	2003      	movs	r0, #3
 8002fd6:	f000 fb9d 	bl	8003714 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fda:	2000      	movs	r0, #0
 8002fdc:	f000 f808 	bl	8002ff0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fe0:	f7fe fd4e 	bl	8001a80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	40023c00 	.word	0x40023c00

08002ff0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ff8:	4b12      	ldr	r3, [pc, #72]	; (8003044 <HAL_InitTick+0x54>)
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	4b12      	ldr	r3, [pc, #72]	; (8003048 <HAL_InitTick+0x58>)
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	4619      	mov	r1, r3
 8003002:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003006:	fbb3 f3f1 	udiv	r3, r3, r1
 800300a:	fbb2 f3f3 	udiv	r3, r2, r3
 800300e:	4618      	mov	r0, r3
 8003010:	f000 fbb5 	bl	800377e <HAL_SYSTICK_Config>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e00e      	b.n	800303c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b0f      	cmp	r3, #15
 8003022:	d80a      	bhi.n	800303a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003024:	2200      	movs	r2, #0
 8003026:	6879      	ldr	r1, [r7, #4]
 8003028:	f04f 30ff 	mov.w	r0, #4294967295
 800302c:	f000 fb7d 	bl	800372a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003030:	4a06      	ldr	r2, [pc, #24]	; (800304c <HAL_InitTick+0x5c>)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003036:	2300      	movs	r3, #0
 8003038:	e000      	b.n	800303c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
}
 800303c:	4618      	mov	r0, r3
 800303e:	3708      	adds	r7, #8
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	20000004 	.word	0x20000004
 8003048:	2000000c 	.word	0x2000000c
 800304c:	20000008 	.word	0x20000008

08003050 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003054:	4b06      	ldr	r3, [pc, #24]	; (8003070 <HAL_IncTick+0x20>)
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	461a      	mov	r2, r3
 800305a:	4b06      	ldr	r3, [pc, #24]	; (8003074 <HAL_IncTick+0x24>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4413      	add	r3, r2
 8003060:	4a04      	ldr	r2, [pc, #16]	; (8003074 <HAL_IncTick+0x24>)
 8003062:	6013      	str	r3, [r2, #0]
}
 8003064:	bf00      	nop
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	2000000c 	.word	0x2000000c
 8003074:	2003b20c 	.word	0x2003b20c

08003078 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  return uwTick;
 800307c:	4b03      	ldr	r3, [pc, #12]	; (800308c <HAL_GetTick+0x14>)
 800307e:	681b      	ldr	r3, [r3, #0]
}
 8003080:	4618      	mov	r0, r3
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	2003b20c 	.word	0x2003b20c

08003090 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003098:	2300      	movs	r3, #0
 800309a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e033      	b.n	800310e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d109      	bne.n	80030c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f7fe fd0e 	bl	8001ad0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c6:	f003 0310 	and.w	r3, r3, #16
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d118      	bne.n	8003100 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80030d6:	f023 0302 	bic.w	r3, r3, #2
 80030da:	f043 0202 	orr.w	r2, r3, #2
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 f94a 	bl	800337c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	f023 0303 	bic.w	r3, r3, #3
 80030f6:	f043 0201 	orr.w	r2, r3, #1
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	641a      	str	r2, [r3, #64]	; 0x40
 80030fe:	e001      	b.n	8003104 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800310c:	7bfb      	ldrb	r3, [r7, #15]
}
 800310e:	4618      	mov	r0, r3
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
	...

08003118 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003118:	b480      	push	{r7}
 800311a:	b085      	sub	sp, #20
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003122:	2300      	movs	r3, #0
 8003124:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800312c:	2b01      	cmp	r3, #1
 800312e:	d101      	bne.n	8003134 <HAL_ADC_ConfigChannel+0x1c>
 8003130:	2302      	movs	r3, #2
 8003132:	e113      	b.n	800335c <HAL_ADC_ConfigChannel+0x244>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2b09      	cmp	r3, #9
 8003142:	d925      	bls.n	8003190 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68d9      	ldr	r1, [r3, #12]
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	b29b      	uxth	r3, r3
 8003150:	461a      	mov	r2, r3
 8003152:	4613      	mov	r3, r2
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	4413      	add	r3, r2
 8003158:	3b1e      	subs	r3, #30
 800315a:	2207      	movs	r2, #7
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	43da      	mvns	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	400a      	ands	r2, r1
 8003168:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68d9      	ldr	r1, [r3, #12]
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	b29b      	uxth	r3, r3
 800317a:	4618      	mov	r0, r3
 800317c:	4603      	mov	r3, r0
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	4403      	add	r3, r0
 8003182:	3b1e      	subs	r3, #30
 8003184:	409a      	lsls	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	430a      	orrs	r2, r1
 800318c:	60da      	str	r2, [r3, #12]
 800318e:	e022      	b.n	80031d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6919      	ldr	r1, [r3, #16]
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	b29b      	uxth	r3, r3
 800319c:	461a      	mov	r2, r3
 800319e:	4613      	mov	r3, r2
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	4413      	add	r3, r2
 80031a4:	2207      	movs	r2, #7
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	43da      	mvns	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	400a      	ands	r2, r1
 80031b2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	6919      	ldr	r1, [r3, #16]
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	689a      	ldr	r2, [r3, #8]
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	4618      	mov	r0, r3
 80031c6:	4603      	mov	r3, r0
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	4403      	add	r3, r0
 80031cc:	409a      	lsls	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	430a      	orrs	r2, r1
 80031d4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	2b06      	cmp	r3, #6
 80031dc:	d824      	bhi.n	8003228 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	4613      	mov	r3, r2
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	4413      	add	r3, r2
 80031ee:	3b05      	subs	r3, #5
 80031f0:	221f      	movs	r2, #31
 80031f2:	fa02 f303 	lsl.w	r3, r2, r3
 80031f6:	43da      	mvns	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	400a      	ands	r2, r1
 80031fe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	b29b      	uxth	r3, r3
 800320c:	4618      	mov	r0, r3
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	685a      	ldr	r2, [r3, #4]
 8003212:	4613      	mov	r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	4413      	add	r3, r2
 8003218:	3b05      	subs	r3, #5
 800321a:	fa00 f203 	lsl.w	r2, r0, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	635a      	str	r2, [r3, #52]	; 0x34
 8003226:	e04c      	b.n	80032c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	2b0c      	cmp	r3, #12
 800322e:	d824      	bhi.n	800327a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	685a      	ldr	r2, [r3, #4]
 800323a:	4613      	mov	r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	4413      	add	r3, r2
 8003240:	3b23      	subs	r3, #35	; 0x23
 8003242:	221f      	movs	r2, #31
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43da      	mvns	r2, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	400a      	ands	r2, r1
 8003250:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	b29b      	uxth	r3, r3
 800325e:	4618      	mov	r0, r3
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	4613      	mov	r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	4413      	add	r3, r2
 800326a:	3b23      	subs	r3, #35	; 0x23
 800326c:	fa00 f203 	lsl.w	r2, r0, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	430a      	orrs	r2, r1
 8003276:	631a      	str	r2, [r3, #48]	; 0x30
 8003278:	e023      	b.n	80032c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	685a      	ldr	r2, [r3, #4]
 8003284:	4613      	mov	r3, r2
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	4413      	add	r3, r2
 800328a:	3b41      	subs	r3, #65	; 0x41
 800328c:	221f      	movs	r2, #31
 800328e:	fa02 f303 	lsl.w	r3, r2, r3
 8003292:	43da      	mvns	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	400a      	ands	r2, r1
 800329a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	4618      	mov	r0, r3
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685a      	ldr	r2, [r3, #4]
 80032ae:	4613      	mov	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	4413      	add	r3, r2
 80032b4:	3b41      	subs	r3, #65	; 0x41
 80032b6:	fa00 f203 	lsl.w	r2, r0, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	430a      	orrs	r2, r1
 80032c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032c2:	4b29      	ldr	r3, [pc, #164]	; (8003368 <HAL_ADC_ConfigChannel+0x250>)
 80032c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a28      	ldr	r2, [pc, #160]	; (800336c <HAL_ADC_ConfigChannel+0x254>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d10f      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x1d8>
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2b12      	cmp	r3, #18
 80032d6:	d10b      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a1d      	ldr	r2, [pc, #116]	; (800336c <HAL_ADC_ConfigChannel+0x254>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d12b      	bne.n	8003352 <HAL_ADC_ConfigChannel+0x23a>
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a1c      	ldr	r2, [pc, #112]	; (8003370 <HAL_ADC_ConfigChannel+0x258>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d003      	beq.n	800330c <HAL_ADC_ConfigChannel+0x1f4>
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2b11      	cmp	r3, #17
 800330a:	d122      	bne.n	8003352 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a11      	ldr	r2, [pc, #68]	; (8003370 <HAL_ADC_ConfigChannel+0x258>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d111      	bne.n	8003352 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800332e:	4b11      	ldr	r3, [pc, #68]	; (8003374 <HAL_ADC_ConfigChannel+0x25c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a11      	ldr	r2, [pc, #68]	; (8003378 <HAL_ADC_ConfigChannel+0x260>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	0c9a      	lsrs	r2, r3, #18
 800333a:	4613      	mov	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	4413      	add	r3, r2
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003344:	e002      	b.n	800334c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	3b01      	subs	r3, #1
 800334a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d1f9      	bne.n	8003346 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800335a:	2300      	movs	r3, #0
}
 800335c:	4618      	mov	r0, r3
 800335e:	3714      	adds	r7, #20
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr
 8003368:	40012300 	.word	0x40012300
 800336c:	40012000 	.word	0x40012000
 8003370:	10000012 	.word	0x10000012
 8003374:	20000004 	.word	0x20000004
 8003378:	431bde83 	.word	0x431bde83

0800337c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800337c:	b480      	push	{r7}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003384:	4b79      	ldr	r3, [pc, #484]	; (800356c <ADC_Init+0x1f0>)
 8003386:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	685a      	ldr	r2, [r3, #4]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	431a      	orrs	r2, r3
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	685a      	ldr	r2, [r3, #4]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80033b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	6859      	ldr	r1, [r3, #4]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	691b      	ldr	r3, [r3, #16]
 80033bc:	021a      	lsls	r2, r3, #8
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	685a      	ldr	r2, [r3, #4]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80033d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6859      	ldr	r1, [r3, #4]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	430a      	orrs	r2, r1
 80033e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	689a      	ldr	r2, [r3, #8]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6899      	ldr	r1, [r3, #8]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	68da      	ldr	r2, [r3, #12]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	430a      	orrs	r2, r1
 8003408:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340e:	4a58      	ldr	r2, [pc, #352]	; (8003570 <ADC_Init+0x1f4>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d022      	beq.n	800345a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	689a      	ldr	r2, [r3, #8]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003422:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	6899      	ldr	r1, [r3, #8]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	430a      	orrs	r2, r1
 8003434:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003444:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	6899      	ldr	r1, [r3, #8]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	430a      	orrs	r2, r1
 8003456:	609a      	str	r2, [r3, #8]
 8003458:	e00f      	b.n	800347a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	689a      	ldr	r2, [r3, #8]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003468:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689a      	ldr	r2, [r3, #8]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003478:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	689a      	ldr	r2, [r3, #8]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f022 0202 	bic.w	r2, r2, #2
 8003488:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6899      	ldr	r1, [r3, #8]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	7e1b      	ldrb	r3, [r3, #24]
 8003494:	005a      	lsls	r2, r3, #1
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	430a      	orrs	r2, r1
 800349c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d01b      	beq.n	80034e0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	685a      	ldr	r2, [r3, #4]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80034c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6859      	ldr	r1, [r3, #4]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d2:	3b01      	subs	r3, #1
 80034d4:	035a      	lsls	r2, r3, #13
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	605a      	str	r2, [r3, #4]
 80034de:	e007      	b.n	80034f0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685a      	ldr	r2, [r3, #4]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80034fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	69db      	ldr	r3, [r3, #28]
 800350a:	3b01      	subs	r3, #1
 800350c:	051a      	lsls	r2, r3, #20
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	430a      	orrs	r2, r1
 8003514:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	689a      	ldr	r2, [r3, #8]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003524:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	6899      	ldr	r1, [r3, #8]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003532:	025a      	lsls	r2, r3, #9
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	430a      	orrs	r2, r1
 800353a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	689a      	ldr	r2, [r3, #8]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800354a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6899      	ldr	r1, [r3, #8]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	029a      	lsls	r2, r3, #10
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	609a      	str	r2, [r3, #8]
}
 8003560:	bf00      	nop
 8003562:	3714      	adds	r7, #20
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr
 800356c:	40012300 	.word	0x40012300
 8003570:	0f000001 	.word	0x0f000001

08003574 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003574:	b480      	push	{r7}
 8003576:	b085      	sub	sp, #20
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f003 0307 	and.w	r3, r3, #7
 8003582:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003584:	4b0c      	ldr	r3, [pc, #48]	; (80035b8 <__NVIC_SetPriorityGrouping+0x44>)
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003590:	4013      	ands	r3, r2
 8003592:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800359c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035a6:	4a04      	ldr	r2, [pc, #16]	; (80035b8 <__NVIC_SetPriorityGrouping+0x44>)
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	60d3      	str	r3, [r2, #12]
}
 80035ac:	bf00      	nop
 80035ae:	3714      	adds	r7, #20
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr
 80035b8:	e000ed00 	.word	0xe000ed00

080035bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035c0:	4b04      	ldr	r3, [pc, #16]	; (80035d4 <__NVIC_GetPriorityGrouping+0x18>)
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	0a1b      	lsrs	r3, r3, #8
 80035c6:	f003 0307 	and.w	r3, r3, #7
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr
 80035d4:	e000ed00 	.word	0xe000ed00

080035d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	4603      	mov	r3, r0
 80035e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	db0b      	blt.n	8003602 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035ea:	79fb      	ldrb	r3, [r7, #7]
 80035ec:	f003 021f 	and.w	r2, r3, #31
 80035f0:	4907      	ldr	r1, [pc, #28]	; (8003610 <__NVIC_EnableIRQ+0x38>)
 80035f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035f6:	095b      	lsrs	r3, r3, #5
 80035f8:	2001      	movs	r0, #1
 80035fa:	fa00 f202 	lsl.w	r2, r0, r2
 80035fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003602:	bf00      	nop
 8003604:	370c      	adds	r7, #12
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr
 800360e:	bf00      	nop
 8003610:	e000e100 	.word	0xe000e100

08003614 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	4603      	mov	r3, r0
 800361c:	6039      	str	r1, [r7, #0]
 800361e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003624:	2b00      	cmp	r3, #0
 8003626:	db0a      	blt.n	800363e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	b2da      	uxtb	r2, r3
 800362c:	490c      	ldr	r1, [pc, #48]	; (8003660 <__NVIC_SetPriority+0x4c>)
 800362e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003632:	0112      	lsls	r2, r2, #4
 8003634:	b2d2      	uxtb	r2, r2
 8003636:	440b      	add	r3, r1
 8003638:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800363c:	e00a      	b.n	8003654 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	b2da      	uxtb	r2, r3
 8003642:	4908      	ldr	r1, [pc, #32]	; (8003664 <__NVIC_SetPriority+0x50>)
 8003644:	79fb      	ldrb	r3, [r7, #7]
 8003646:	f003 030f 	and.w	r3, r3, #15
 800364a:	3b04      	subs	r3, #4
 800364c:	0112      	lsls	r2, r2, #4
 800364e:	b2d2      	uxtb	r2, r2
 8003650:	440b      	add	r3, r1
 8003652:	761a      	strb	r2, [r3, #24]
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr
 8003660:	e000e100 	.word	0xe000e100
 8003664:	e000ed00 	.word	0xe000ed00

08003668 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003668:	b480      	push	{r7}
 800366a:	b089      	sub	sp, #36	; 0x24
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f003 0307 	and.w	r3, r3, #7
 800367a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	f1c3 0307 	rsb	r3, r3, #7
 8003682:	2b04      	cmp	r3, #4
 8003684:	bf28      	it	cs
 8003686:	2304      	movcs	r3, #4
 8003688:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	3304      	adds	r3, #4
 800368e:	2b06      	cmp	r3, #6
 8003690:	d902      	bls.n	8003698 <NVIC_EncodePriority+0x30>
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	3b03      	subs	r3, #3
 8003696:	e000      	b.n	800369a <NVIC_EncodePriority+0x32>
 8003698:	2300      	movs	r3, #0
 800369a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800369c:	f04f 32ff 	mov.w	r2, #4294967295
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	fa02 f303 	lsl.w	r3, r2, r3
 80036a6:	43da      	mvns	r2, r3
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	401a      	ands	r2, r3
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036b0:	f04f 31ff 	mov.w	r1, #4294967295
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	fa01 f303 	lsl.w	r3, r1, r3
 80036ba:	43d9      	mvns	r1, r3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036c0:	4313      	orrs	r3, r2
         );
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3724      	adds	r7, #36	; 0x24
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
	...

080036d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	3b01      	subs	r3, #1
 80036dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036e0:	d301      	bcc.n	80036e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036e2:	2301      	movs	r3, #1
 80036e4:	e00f      	b.n	8003706 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036e6:	4a0a      	ldr	r2, [pc, #40]	; (8003710 <SysTick_Config+0x40>)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	3b01      	subs	r3, #1
 80036ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036ee:	210f      	movs	r1, #15
 80036f0:	f04f 30ff 	mov.w	r0, #4294967295
 80036f4:	f7ff ff8e 	bl	8003614 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036f8:	4b05      	ldr	r3, [pc, #20]	; (8003710 <SysTick_Config+0x40>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036fe:	4b04      	ldr	r3, [pc, #16]	; (8003710 <SysTick_Config+0x40>)
 8003700:	2207      	movs	r2, #7
 8003702:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	e000e010 	.word	0xe000e010

08003714 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f7ff ff29 	bl	8003574 <__NVIC_SetPriorityGrouping>
}
 8003722:	bf00      	nop
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800372a:	b580      	push	{r7, lr}
 800372c:	b086      	sub	sp, #24
 800372e:	af00      	add	r7, sp, #0
 8003730:	4603      	mov	r3, r0
 8003732:	60b9      	str	r1, [r7, #8]
 8003734:	607a      	str	r2, [r7, #4]
 8003736:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003738:	2300      	movs	r3, #0
 800373a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800373c:	f7ff ff3e 	bl	80035bc <__NVIC_GetPriorityGrouping>
 8003740:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	68b9      	ldr	r1, [r7, #8]
 8003746:	6978      	ldr	r0, [r7, #20]
 8003748:	f7ff ff8e 	bl	8003668 <NVIC_EncodePriority>
 800374c:	4602      	mov	r2, r0
 800374e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003752:	4611      	mov	r1, r2
 8003754:	4618      	mov	r0, r3
 8003756:	f7ff ff5d 	bl	8003614 <__NVIC_SetPriority>
}
 800375a:	bf00      	nop
 800375c:	3718      	adds	r7, #24
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b082      	sub	sp, #8
 8003766:	af00      	add	r7, sp, #0
 8003768:	4603      	mov	r3, r0
 800376a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800376c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff ff31 	bl	80035d8 <__NVIC_EnableIRQ>
}
 8003776:	bf00      	nop
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b082      	sub	sp, #8
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f7ff ffa2 	bl	80036d0 <SysTick_Config>
 800378c:	4603      	mov	r3, r0
}
 800378e:	4618      	mov	r0, r3
 8003790:	3708      	adds	r7, #8
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
	...

08003798 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b086      	sub	sp, #24
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037a0:	2300      	movs	r3, #0
 80037a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80037a4:	f7ff fc68 	bl	8003078 <HAL_GetTick>
 80037a8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d101      	bne.n	80037b4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e099      	b.n	80038e8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2202      	movs	r2, #2
 80037b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 0201 	bic.w	r2, r2, #1
 80037d2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037d4:	e00f      	b.n	80037f6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80037d6:	f7ff fc4f 	bl	8003078 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	2b05      	cmp	r3, #5
 80037e2:	d908      	bls.n	80037f6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2220      	movs	r2, #32
 80037e8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2203      	movs	r2, #3
 80037ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e078      	b.n	80038e8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0301 	and.w	r3, r3, #1
 8003800:	2b00      	cmp	r3, #0
 8003802:	d1e8      	bne.n	80037d6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800380c:	697a      	ldr	r2, [r7, #20]
 800380e:	4b38      	ldr	r3, [pc, #224]	; (80038f0 <HAL_DMA_Init+0x158>)
 8003810:	4013      	ands	r3, r2
 8003812:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685a      	ldr	r2, [r3, #4]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003822:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	691b      	ldr	r3, [r3, #16]
 8003828:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800382e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	699b      	ldr	r3, [r3, #24]
 8003834:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800383a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a1b      	ldr	r3, [r3, #32]
 8003840:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003842:	697a      	ldr	r2, [r7, #20]
 8003844:	4313      	orrs	r3, r2
 8003846:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384c:	2b04      	cmp	r3, #4
 800384e:	d107      	bne.n	8003860 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003858:	4313      	orrs	r3, r2
 800385a:	697a      	ldr	r2, [r7, #20]
 800385c:	4313      	orrs	r3, r2
 800385e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	697a      	ldr	r2, [r7, #20]
 8003866:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	695b      	ldr	r3, [r3, #20]
 800386e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	f023 0307 	bic.w	r3, r3, #7
 8003876:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	4313      	orrs	r3, r2
 8003880:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003886:	2b04      	cmp	r3, #4
 8003888:	d117      	bne.n	80038ba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	4313      	orrs	r3, r2
 8003892:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003898:	2b00      	cmp	r3, #0
 800389a:	d00e      	beq.n	80038ba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f000 fad9 	bl	8003e54 <DMA_CheckFifoParam>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d008      	beq.n	80038ba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2240      	movs	r2, #64	; 0x40
 80038ac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80038b6:	2301      	movs	r3, #1
 80038b8:	e016      	b.n	80038e8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	697a      	ldr	r2, [r7, #20]
 80038c0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f000 fa90 	bl	8003de8 <DMA_CalcBaseAndBitshift>
 80038c8:	4603      	mov	r3, r0
 80038ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d0:	223f      	movs	r2, #63	; 0x3f
 80038d2:	409a      	lsls	r2, r3
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3718      	adds	r7, #24
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	f010803f 	.word	0xf010803f

080038f4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e050      	b.n	80039a8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b02      	cmp	r3, #2
 8003910:	d101      	bne.n	8003916 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003912:	2302      	movs	r3, #2
 8003914:	e048      	b.n	80039a8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 0201 	bic.w	r2, r2, #1
 8003924:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2200      	movs	r2, #0
 800392c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2200      	movs	r2, #0
 8003934:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2200      	movs	r2, #0
 800393c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2200      	movs	r2, #0
 8003944:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2200      	movs	r2, #0
 800394c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2221      	movs	r2, #33	; 0x21
 8003954:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 fa46 	bl	8003de8 <DMA_CalcBaseAndBitshift>
 800395c:	4603      	mov	r3, r0
 800395e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003988:	223f      	movs	r2, #63	; 0x3f
 800398a:	409a      	lsls	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3710      	adds	r7, #16
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039bc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80039be:	f7ff fb5b 	bl	8003078 <HAL_GetTick>
 80039c2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d008      	beq.n	80039e2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2280      	movs	r2, #128	; 0x80
 80039d4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e052      	b.n	8003a88 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 0216 	bic.w	r2, r2, #22
 80039f0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	695a      	ldr	r2, [r3, #20]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a00:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d103      	bne.n	8003a12 <HAL_DMA_Abort+0x62>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d007      	beq.n	8003a22 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 0208 	bic.w	r2, r2, #8
 8003a20:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f022 0201 	bic.w	r2, r2, #1
 8003a30:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a32:	e013      	b.n	8003a5c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a34:	f7ff fb20 	bl	8003078 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b05      	cmp	r3, #5
 8003a40:	d90c      	bls.n	8003a5c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2220      	movs	r2, #32
 8003a46:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2203      	movs	r2, #3
 8003a4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e015      	b.n	8003a88 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1e4      	bne.n	8003a34 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a6e:	223f      	movs	r2, #63	; 0x3f
 8003a70:	409a      	lsls	r2, r3
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2201      	movs	r2, #1
 8003a7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d004      	beq.n	8003aae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2280      	movs	r2, #128	; 0x80
 8003aa8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e00c      	b.n	8003ac8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2205      	movs	r2, #5
 8003ab2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f022 0201 	bic.w	r2, r2, #1
 8003ac4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003adc:	2300      	movs	r3, #0
 8003ade:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003ae0:	4b8e      	ldr	r3, [pc, #568]	; (8003d1c <HAL_DMA_IRQHandler+0x248>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a8e      	ldr	r2, [pc, #568]	; (8003d20 <HAL_DMA_IRQHandler+0x24c>)
 8003ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aea:	0a9b      	lsrs	r3, r3, #10
 8003aec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003afe:	2208      	movs	r2, #8
 8003b00:	409a      	lsls	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	4013      	ands	r3, r2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d01a      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0304 	and.w	r3, r3, #4
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d013      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f022 0204 	bic.w	r2, r2, #4
 8003b26:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b2c:	2208      	movs	r2, #8
 8003b2e:	409a      	lsls	r2, r3
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b38:	f043 0201 	orr.w	r2, r3, #1
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b44:	2201      	movs	r2, #1
 8003b46:	409a      	lsls	r2, r3
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d012      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00b      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b62:	2201      	movs	r2, #1
 8003b64:	409a      	lsls	r2, r3
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6e:	f043 0202 	orr.w	r2, r3, #2
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b7a:	2204      	movs	r2, #4
 8003b7c:	409a      	lsls	r2, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	4013      	ands	r3, r2
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d012      	beq.n	8003bac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d00b      	beq.n	8003bac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b98:	2204      	movs	r2, #4
 8003b9a:	409a      	lsls	r2, r3
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba4:	f043 0204 	orr.w	r2, r3, #4
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bb0:	2210      	movs	r2, #16
 8003bb2:	409a      	lsls	r2, r3
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d043      	beq.n	8003c44 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0308 	and.w	r3, r3, #8
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d03c      	beq.n	8003c44 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bce:	2210      	movs	r2, #16
 8003bd0:	409a      	lsls	r2, r3
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d018      	beq.n	8003c16 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d108      	bne.n	8003c04 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d024      	beq.n	8003c44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	4798      	blx	r3
 8003c02:	e01f      	b.n	8003c44 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d01b      	beq.n	8003c44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	4798      	blx	r3
 8003c14:	e016      	b.n	8003c44 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d107      	bne.n	8003c34 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f022 0208 	bic.w	r2, r2, #8
 8003c32:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d003      	beq.n	8003c44 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c48:	2220      	movs	r2, #32
 8003c4a:	409a      	lsls	r2, r3
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	4013      	ands	r3, r2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	f000 808f 	beq.w	8003d74 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0310 	and.w	r3, r3, #16
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f000 8087 	beq.w	8003d74 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	409a      	lsls	r2, r3
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b05      	cmp	r3, #5
 8003c7c:	d136      	bne.n	8003cec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f022 0216 	bic.w	r2, r2, #22
 8003c8c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	695a      	ldr	r2, [r3, #20]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c9c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d103      	bne.n	8003cae <HAL_DMA_IRQHandler+0x1da>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d007      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 0208 	bic.w	r2, r2, #8
 8003cbc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc2:	223f      	movs	r2, #63	; 0x3f
 8003cc4:	409a      	lsls	r2, r3
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d07e      	beq.n	8003de0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	4798      	blx	r3
        }
        return;
 8003cea:	e079      	b.n	8003de0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d01d      	beq.n	8003d36 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d10d      	bne.n	8003d24 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d031      	beq.n	8003d74 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	4798      	blx	r3
 8003d18:	e02c      	b.n	8003d74 <HAL_DMA_IRQHandler+0x2a0>
 8003d1a:	bf00      	nop
 8003d1c:	20000004 	.word	0x20000004
 8003d20:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d023      	beq.n	8003d74 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	4798      	blx	r3
 8003d34:	e01e      	b.n	8003d74 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d10f      	bne.n	8003d64 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f022 0210 	bic.w	r2, r2, #16
 8003d52:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d003      	beq.n	8003d74 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d032      	beq.n	8003de2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d022      	beq.n	8003dce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2205      	movs	r2, #5
 8003d8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0201 	bic.w	r2, r2, #1
 8003d9e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	3301      	adds	r3, #1
 8003da4:	60bb      	str	r3, [r7, #8]
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d307      	bcc.n	8003dbc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1f2      	bne.n	8003da0 <HAL_DMA_IRQHandler+0x2cc>
 8003dba:	e000      	b.n	8003dbe <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003dbc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d005      	beq.n	8003de2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	4798      	blx	r3
 8003dde:	e000      	b.n	8003de2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003de0:	bf00      	nop
    }
  }
}
 8003de2:	3718      	adds	r7, #24
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	3b10      	subs	r3, #16
 8003df8:	4a14      	ldr	r2, [pc, #80]	; (8003e4c <DMA_CalcBaseAndBitshift+0x64>)
 8003dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003dfe:	091b      	lsrs	r3, r3, #4
 8003e00:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e02:	4a13      	ldr	r2, [pc, #76]	; (8003e50 <DMA_CalcBaseAndBitshift+0x68>)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	4413      	add	r3, r2
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2b03      	cmp	r3, #3
 8003e14:	d909      	bls.n	8003e2a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e1e:	f023 0303 	bic.w	r3, r3, #3
 8003e22:	1d1a      	adds	r2, r3, #4
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	659a      	str	r2, [r3, #88]	; 0x58
 8003e28:	e007      	b.n	8003e3a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e32:	f023 0303 	bic.w	r3, r3, #3
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	aaaaaaab 	.word	0xaaaaaaab
 8003e50:	0800bd88 	.word	0x0800bd88

08003e54 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b085      	sub	sp, #20
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e64:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	699b      	ldr	r3, [r3, #24]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d11f      	bne.n	8003eae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	2b03      	cmp	r3, #3
 8003e72:	d856      	bhi.n	8003f22 <DMA_CheckFifoParam+0xce>
 8003e74:	a201      	add	r2, pc, #4	; (adr r2, 8003e7c <DMA_CheckFifoParam+0x28>)
 8003e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e7a:	bf00      	nop
 8003e7c:	08003e8d 	.word	0x08003e8d
 8003e80:	08003e9f 	.word	0x08003e9f
 8003e84:	08003e8d 	.word	0x08003e8d
 8003e88:	08003f23 	.word	0x08003f23
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d046      	beq.n	8003f26 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e9c:	e043      	b.n	8003f26 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ea6:	d140      	bne.n	8003f2a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003eac:	e03d      	b.n	8003f2a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	699b      	ldr	r3, [r3, #24]
 8003eb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003eb6:	d121      	bne.n	8003efc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	2b03      	cmp	r3, #3
 8003ebc:	d837      	bhi.n	8003f2e <DMA_CheckFifoParam+0xda>
 8003ebe:	a201      	add	r2, pc, #4	; (adr r2, 8003ec4 <DMA_CheckFifoParam+0x70>)
 8003ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec4:	08003ed5 	.word	0x08003ed5
 8003ec8:	08003edb 	.word	0x08003edb
 8003ecc:	08003ed5 	.word	0x08003ed5
 8003ed0:	08003eed 	.word	0x08003eed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ed8:	e030      	b.n	8003f3c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ede:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d025      	beq.n	8003f32 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003eea:	e022      	b.n	8003f32 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ef4:	d11f      	bne.n	8003f36 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003efa:	e01c      	b.n	8003f36 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	d903      	bls.n	8003f0a <DMA_CheckFifoParam+0xb6>
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	2b03      	cmp	r3, #3
 8003f06:	d003      	beq.n	8003f10 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f08:	e018      	b.n	8003f3c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	73fb      	strb	r3, [r7, #15]
      break;
 8003f0e:	e015      	b.n	8003f3c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00e      	beq.n	8003f3a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f20:	e00b      	b.n	8003f3a <DMA_CheckFifoParam+0xe6>
      break;
 8003f22:	bf00      	nop
 8003f24:	e00a      	b.n	8003f3c <DMA_CheckFifoParam+0xe8>
      break;
 8003f26:	bf00      	nop
 8003f28:	e008      	b.n	8003f3c <DMA_CheckFifoParam+0xe8>
      break;
 8003f2a:	bf00      	nop
 8003f2c:	e006      	b.n	8003f3c <DMA_CheckFifoParam+0xe8>
      break;
 8003f2e:	bf00      	nop
 8003f30:	e004      	b.n	8003f3c <DMA_CheckFifoParam+0xe8>
      break;
 8003f32:	bf00      	nop
 8003f34:	e002      	b.n	8003f3c <DMA_CheckFifoParam+0xe8>
      break;   
 8003f36:	bf00      	nop
 8003f38:	e000      	b.n	8003f3c <DMA_CheckFifoParam+0xe8>
      break;
 8003f3a:	bf00      	nop
    }
  } 
  
  return status; 
 8003f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3714      	adds	r7, #20
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop

08003f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b089      	sub	sp, #36	; 0x24
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f56:	2300      	movs	r3, #0
 8003f58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f62:	2300      	movs	r3, #0
 8003f64:	61fb      	str	r3, [r7, #28]
 8003f66:	e177      	b.n	8004258 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f68:	2201      	movs	r2, #1
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	697a      	ldr	r2, [r7, #20]
 8003f78:	4013      	ands	r3, r2
 8003f7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f7c:	693a      	ldr	r2, [r7, #16]
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	f040 8166 	bne.w	8004252 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f003 0303 	and.w	r3, r3, #3
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d005      	beq.n	8003f9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d130      	bne.n	8004000 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	2203      	movs	r2, #3
 8003faa:	fa02 f303 	lsl.w	r3, r2, r3
 8003fae:	43db      	mvns	r3, r3
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	68da      	ldr	r2, [r3, #12]
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	005b      	lsls	r3, r3, #1
 8003fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc2:	69ba      	ldr	r2, [r7, #24]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	69ba      	ldr	r2, [r7, #24]
 8003fcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fdc:	43db      	mvns	r3, r3
 8003fde:	69ba      	ldr	r2, [r7, #24]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	091b      	lsrs	r3, r3, #4
 8003fea:	f003 0201 	and.w	r2, r3, #1
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff4:	69ba      	ldr	r2, [r7, #24]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f003 0303 	and.w	r3, r3, #3
 8004008:	2b03      	cmp	r3, #3
 800400a:	d017      	beq.n	800403c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	005b      	lsls	r3, r3, #1
 8004016:	2203      	movs	r2, #3
 8004018:	fa02 f303 	lsl.w	r3, r2, r3
 800401c:	43db      	mvns	r3, r3
 800401e:	69ba      	ldr	r2, [r7, #24]
 8004020:	4013      	ands	r3, r2
 8004022:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	689a      	ldr	r2, [r3, #8]
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	fa02 f303 	lsl.w	r3, r2, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4313      	orrs	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f003 0303 	and.w	r3, r3, #3
 8004044:	2b02      	cmp	r3, #2
 8004046:	d123      	bne.n	8004090 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	08da      	lsrs	r2, r3, #3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	3208      	adds	r2, #8
 8004050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004054:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	f003 0307 	and.w	r3, r3, #7
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	220f      	movs	r2, #15
 8004060:	fa02 f303 	lsl.w	r3, r2, r3
 8004064:	43db      	mvns	r3, r3
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	4013      	ands	r3, r2
 800406a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	691a      	ldr	r2, [r3, #16]
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	f003 0307 	and.w	r3, r3, #7
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	fa02 f303 	lsl.w	r3, r2, r3
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	4313      	orrs	r3, r2
 8004080:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	08da      	lsrs	r2, r3, #3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	3208      	adds	r2, #8
 800408a:	69b9      	ldr	r1, [r7, #24]
 800408c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	005b      	lsls	r3, r3, #1
 800409a:	2203      	movs	r2, #3
 800409c:	fa02 f303 	lsl.w	r3, r2, r3
 80040a0:	43db      	mvns	r3, r3
 80040a2:	69ba      	ldr	r2, [r7, #24]
 80040a4:	4013      	ands	r3, r2
 80040a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f003 0203 	and.w	r2, r3, #3
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	005b      	lsls	r3, r3, #1
 80040b4:	fa02 f303 	lsl.w	r3, r2, r3
 80040b8:	69ba      	ldr	r2, [r7, #24]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f000 80c0 	beq.w	8004252 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040d2:	2300      	movs	r3, #0
 80040d4:	60fb      	str	r3, [r7, #12]
 80040d6:	4b66      	ldr	r3, [pc, #408]	; (8004270 <HAL_GPIO_Init+0x324>)
 80040d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040da:	4a65      	ldr	r2, [pc, #404]	; (8004270 <HAL_GPIO_Init+0x324>)
 80040dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040e0:	6453      	str	r3, [r2, #68]	; 0x44
 80040e2:	4b63      	ldr	r3, [pc, #396]	; (8004270 <HAL_GPIO_Init+0x324>)
 80040e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040ea:	60fb      	str	r3, [r7, #12]
 80040ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040ee:	4a61      	ldr	r2, [pc, #388]	; (8004274 <HAL_GPIO_Init+0x328>)
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	089b      	lsrs	r3, r3, #2
 80040f4:	3302      	adds	r3, #2
 80040f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80040fc:	69fb      	ldr	r3, [r7, #28]
 80040fe:	f003 0303 	and.w	r3, r3, #3
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	220f      	movs	r2, #15
 8004106:	fa02 f303 	lsl.w	r3, r2, r3
 800410a:	43db      	mvns	r3, r3
 800410c:	69ba      	ldr	r2, [r7, #24]
 800410e:	4013      	ands	r3, r2
 8004110:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a58      	ldr	r2, [pc, #352]	; (8004278 <HAL_GPIO_Init+0x32c>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d037      	beq.n	800418a <HAL_GPIO_Init+0x23e>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a57      	ldr	r2, [pc, #348]	; (800427c <HAL_GPIO_Init+0x330>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d031      	beq.n	8004186 <HAL_GPIO_Init+0x23a>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a56      	ldr	r2, [pc, #344]	; (8004280 <HAL_GPIO_Init+0x334>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d02b      	beq.n	8004182 <HAL_GPIO_Init+0x236>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a55      	ldr	r2, [pc, #340]	; (8004284 <HAL_GPIO_Init+0x338>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d025      	beq.n	800417e <HAL_GPIO_Init+0x232>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a54      	ldr	r2, [pc, #336]	; (8004288 <HAL_GPIO_Init+0x33c>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d01f      	beq.n	800417a <HAL_GPIO_Init+0x22e>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a53      	ldr	r2, [pc, #332]	; (800428c <HAL_GPIO_Init+0x340>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d019      	beq.n	8004176 <HAL_GPIO_Init+0x22a>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a52      	ldr	r2, [pc, #328]	; (8004290 <HAL_GPIO_Init+0x344>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d013      	beq.n	8004172 <HAL_GPIO_Init+0x226>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a51      	ldr	r2, [pc, #324]	; (8004294 <HAL_GPIO_Init+0x348>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d00d      	beq.n	800416e <HAL_GPIO_Init+0x222>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a50      	ldr	r2, [pc, #320]	; (8004298 <HAL_GPIO_Init+0x34c>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d007      	beq.n	800416a <HAL_GPIO_Init+0x21e>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a4f      	ldr	r2, [pc, #316]	; (800429c <HAL_GPIO_Init+0x350>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d101      	bne.n	8004166 <HAL_GPIO_Init+0x21a>
 8004162:	2309      	movs	r3, #9
 8004164:	e012      	b.n	800418c <HAL_GPIO_Init+0x240>
 8004166:	230a      	movs	r3, #10
 8004168:	e010      	b.n	800418c <HAL_GPIO_Init+0x240>
 800416a:	2308      	movs	r3, #8
 800416c:	e00e      	b.n	800418c <HAL_GPIO_Init+0x240>
 800416e:	2307      	movs	r3, #7
 8004170:	e00c      	b.n	800418c <HAL_GPIO_Init+0x240>
 8004172:	2306      	movs	r3, #6
 8004174:	e00a      	b.n	800418c <HAL_GPIO_Init+0x240>
 8004176:	2305      	movs	r3, #5
 8004178:	e008      	b.n	800418c <HAL_GPIO_Init+0x240>
 800417a:	2304      	movs	r3, #4
 800417c:	e006      	b.n	800418c <HAL_GPIO_Init+0x240>
 800417e:	2303      	movs	r3, #3
 8004180:	e004      	b.n	800418c <HAL_GPIO_Init+0x240>
 8004182:	2302      	movs	r3, #2
 8004184:	e002      	b.n	800418c <HAL_GPIO_Init+0x240>
 8004186:	2301      	movs	r3, #1
 8004188:	e000      	b.n	800418c <HAL_GPIO_Init+0x240>
 800418a:	2300      	movs	r3, #0
 800418c:	69fa      	ldr	r2, [r7, #28]
 800418e:	f002 0203 	and.w	r2, r2, #3
 8004192:	0092      	lsls	r2, r2, #2
 8004194:	4093      	lsls	r3, r2
 8004196:	69ba      	ldr	r2, [r7, #24]
 8004198:	4313      	orrs	r3, r2
 800419a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800419c:	4935      	ldr	r1, [pc, #212]	; (8004274 <HAL_GPIO_Init+0x328>)
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	089b      	lsrs	r3, r3, #2
 80041a2:	3302      	adds	r3, #2
 80041a4:	69ba      	ldr	r2, [r7, #24]
 80041a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041aa:	4b3d      	ldr	r3, [pc, #244]	; (80042a0 <HAL_GPIO_Init+0x354>)
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	43db      	mvns	r3, r3
 80041b4:	69ba      	ldr	r2, [r7, #24]
 80041b6:	4013      	ands	r3, r2
 80041b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d003      	beq.n	80041ce <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80041c6:	69ba      	ldr	r2, [r7, #24]
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80041ce:	4a34      	ldr	r2, [pc, #208]	; (80042a0 <HAL_GPIO_Init+0x354>)
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80041d4:	4b32      	ldr	r3, [pc, #200]	; (80042a0 <HAL_GPIO_Init+0x354>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	43db      	mvns	r3, r3
 80041de:	69ba      	ldr	r2, [r7, #24]
 80041e0:	4013      	ands	r3, r2
 80041e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d003      	beq.n	80041f8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041f8:	4a29      	ldr	r2, [pc, #164]	; (80042a0 <HAL_GPIO_Init+0x354>)
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80041fe:	4b28      	ldr	r3, [pc, #160]	; (80042a0 <HAL_GPIO_Init+0x354>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	43db      	mvns	r3, r3
 8004208:	69ba      	ldr	r2, [r7, #24]
 800420a:	4013      	ands	r3, r2
 800420c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d003      	beq.n	8004222 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800421a:	69ba      	ldr	r2, [r7, #24]
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	4313      	orrs	r3, r2
 8004220:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004222:	4a1f      	ldr	r2, [pc, #124]	; (80042a0 <HAL_GPIO_Init+0x354>)
 8004224:	69bb      	ldr	r3, [r7, #24]
 8004226:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004228:	4b1d      	ldr	r3, [pc, #116]	; (80042a0 <HAL_GPIO_Init+0x354>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	43db      	mvns	r3, r3
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	4013      	ands	r3, r2
 8004236:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d003      	beq.n	800424c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	4313      	orrs	r3, r2
 800424a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800424c:	4a14      	ldr	r2, [pc, #80]	; (80042a0 <HAL_GPIO_Init+0x354>)
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	3301      	adds	r3, #1
 8004256:	61fb      	str	r3, [r7, #28]
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	2b0f      	cmp	r3, #15
 800425c:	f67f ae84 	bls.w	8003f68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004260:	bf00      	nop
 8004262:	bf00      	nop
 8004264:	3724      	adds	r7, #36	; 0x24
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop
 8004270:	40023800 	.word	0x40023800
 8004274:	40013800 	.word	0x40013800
 8004278:	40020000 	.word	0x40020000
 800427c:	40020400 	.word	0x40020400
 8004280:	40020800 	.word	0x40020800
 8004284:	40020c00 	.word	0x40020c00
 8004288:	40021000 	.word	0x40021000
 800428c:	40021400 	.word	0x40021400
 8004290:	40021800 	.word	0x40021800
 8004294:	40021c00 	.word	0x40021c00
 8004298:	40022000 	.word	0x40022000
 800429c:	40022400 	.word	0x40022400
 80042a0:	40013c00 	.word	0x40013c00

080042a4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b087      	sub	sp, #28
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80042ae:	2300      	movs	r3, #0
 80042b0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80042b2:	2300      	movs	r3, #0
 80042b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042ba:	2300      	movs	r3, #0
 80042bc:	617b      	str	r3, [r7, #20]
 80042be:	e0d9      	b.n	8004474 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80042c0:	2201      	movs	r2, #1
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	fa02 f303 	lsl.w	r3, r2, r3
 80042c8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80042ca:	683a      	ldr	r2, [r7, #0]
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	4013      	ands	r3, r2
 80042d0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80042d2:	68fa      	ldr	r2, [r7, #12]
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	f040 80c9 	bne.w	800446e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80042dc:	4a6b      	ldr	r2, [pc, #428]	; (800448c <HAL_GPIO_DeInit+0x1e8>)
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	089b      	lsrs	r3, r3, #2
 80042e2:	3302      	adds	r3, #2
 80042e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042e8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	f003 0303 	and.w	r3, r3, #3
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	220f      	movs	r2, #15
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	4013      	ands	r3, r2
 80042fc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a63      	ldr	r2, [pc, #396]	; (8004490 <HAL_GPIO_DeInit+0x1ec>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d037      	beq.n	8004376 <HAL_GPIO_DeInit+0xd2>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a62      	ldr	r2, [pc, #392]	; (8004494 <HAL_GPIO_DeInit+0x1f0>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d031      	beq.n	8004372 <HAL_GPIO_DeInit+0xce>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a61      	ldr	r2, [pc, #388]	; (8004498 <HAL_GPIO_DeInit+0x1f4>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d02b      	beq.n	800436e <HAL_GPIO_DeInit+0xca>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a60      	ldr	r2, [pc, #384]	; (800449c <HAL_GPIO_DeInit+0x1f8>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d025      	beq.n	800436a <HAL_GPIO_DeInit+0xc6>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a5f      	ldr	r2, [pc, #380]	; (80044a0 <HAL_GPIO_DeInit+0x1fc>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d01f      	beq.n	8004366 <HAL_GPIO_DeInit+0xc2>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a5e      	ldr	r2, [pc, #376]	; (80044a4 <HAL_GPIO_DeInit+0x200>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d019      	beq.n	8004362 <HAL_GPIO_DeInit+0xbe>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a5d      	ldr	r2, [pc, #372]	; (80044a8 <HAL_GPIO_DeInit+0x204>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d013      	beq.n	800435e <HAL_GPIO_DeInit+0xba>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a5c      	ldr	r2, [pc, #368]	; (80044ac <HAL_GPIO_DeInit+0x208>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d00d      	beq.n	800435a <HAL_GPIO_DeInit+0xb6>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a5b      	ldr	r2, [pc, #364]	; (80044b0 <HAL_GPIO_DeInit+0x20c>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d007      	beq.n	8004356 <HAL_GPIO_DeInit+0xb2>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a5a      	ldr	r2, [pc, #360]	; (80044b4 <HAL_GPIO_DeInit+0x210>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d101      	bne.n	8004352 <HAL_GPIO_DeInit+0xae>
 800434e:	2309      	movs	r3, #9
 8004350:	e012      	b.n	8004378 <HAL_GPIO_DeInit+0xd4>
 8004352:	230a      	movs	r3, #10
 8004354:	e010      	b.n	8004378 <HAL_GPIO_DeInit+0xd4>
 8004356:	2308      	movs	r3, #8
 8004358:	e00e      	b.n	8004378 <HAL_GPIO_DeInit+0xd4>
 800435a:	2307      	movs	r3, #7
 800435c:	e00c      	b.n	8004378 <HAL_GPIO_DeInit+0xd4>
 800435e:	2306      	movs	r3, #6
 8004360:	e00a      	b.n	8004378 <HAL_GPIO_DeInit+0xd4>
 8004362:	2305      	movs	r3, #5
 8004364:	e008      	b.n	8004378 <HAL_GPIO_DeInit+0xd4>
 8004366:	2304      	movs	r3, #4
 8004368:	e006      	b.n	8004378 <HAL_GPIO_DeInit+0xd4>
 800436a:	2303      	movs	r3, #3
 800436c:	e004      	b.n	8004378 <HAL_GPIO_DeInit+0xd4>
 800436e:	2302      	movs	r3, #2
 8004370:	e002      	b.n	8004378 <HAL_GPIO_DeInit+0xd4>
 8004372:	2301      	movs	r3, #1
 8004374:	e000      	b.n	8004378 <HAL_GPIO_DeInit+0xd4>
 8004376:	2300      	movs	r3, #0
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	f002 0203 	and.w	r2, r2, #3
 800437e:	0092      	lsls	r2, r2, #2
 8004380:	4093      	lsls	r3, r2
 8004382:	68ba      	ldr	r2, [r7, #8]
 8004384:	429a      	cmp	r2, r3
 8004386:	d132      	bne.n	80043ee <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004388:	4b4b      	ldr	r3, [pc, #300]	; (80044b8 <HAL_GPIO_DeInit+0x214>)
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	43db      	mvns	r3, r3
 8004390:	4949      	ldr	r1, [pc, #292]	; (80044b8 <HAL_GPIO_DeInit+0x214>)
 8004392:	4013      	ands	r3, r2
 8004394:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004396:	4b48      	ldr	r3, [pc, #288]	; (80044b8 <HAL_GPIO_DeInit+0x214>)
 8004398:	685a      	ldr	r2, [r3, #4]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	43db      	mvns	r3, r3
 800439e:	4946      	ldr	r1, [pc, #280]	; (80044b8 <HAL_GPIO_DeInit+0x214>)
 80043a0:	4013      	ands	r3, r2
 80043a2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80043a4:	4b44      	ldr	r3, [pc, #272]	; (80044b8 <HAL_GPIO_DeInit+0x214>)
 80043a6:	68da      	ldr	r2, [r3, #12]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	43db      	mvns	r3, r3
 80043ac:	4942      	ldr	r1, [pc, #264]	; (80044b8 <HAL_GPIO_DeInit+0x214>)
 80043ae:	4013      	ands	r3, r2
 80043b0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80043b2:	4b41      	ldr	r3, [pc, #260]	; (80044b8 <HAL_GPIO_DeInit+0x214>)
 80043b4:	689a      	ldr	r2, [r3, #8]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	43db      	mvns	r3, r3
 80043ba:	493f      	ldr	r1, [pc, #252]	; (80044b8 <HAL_GPIO_DeInit+0x214>)
 80043bc:	4013      	ands	r3, r2
 80043be:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	f003 0303 	and.w	r3, r3, #3
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	220f      	movs	r2, #15
 80043ca:	fa02 f303 	lsl.w	r3, r2, r3
 80043ce:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80043d0:	4a2e      	ldr	r2, [pc, #184]	; (800448c <HAL_GPIO_DeInit+0x1e8>)
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	089b      	lsrs	r3, r3, #2
 80043d6:	3302      	adds	r3, #2
 80043d8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	43da      	mvns	r2, r3
 80043e0:	482a      	ldr	r0, [pc, #168]	; (800448c <HAL_GPIO_DeInit+0x1e8>)
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	089b      	lsrs	r3, r3, #2
 80043e6:	400a      	ands	r2, r1
 80043e8:	3302      	adds	r3, #2
 80043ea:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	2103      	movs	r1, #3
 80043f8:	fa01 f303 	lsl.w	r3, r1, r3
 80043fc:	43db      	mvns	r3, r3
 80043fe:	401a      	ands	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	08da      	lsrs	r2, r3, #3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	3208      	adds	r2, #8
 800440c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	f003 0307 	and.w	r3, r3, #7
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	220f      	movs	r2, #15
 800441a:	fa02 f303 	lsl.w	r3, r2, r3
 800441e:	43db      	mvns	r3, r3
 8004420:	697a      	ldr	r2, [r7, #20]
 8004422:	08d2      	lsrs	r2, r2, #3
 8004424:	4019      	ands	r1, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	3208      	adds	r2, #8
 800442a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68da      	ldr	r2, [r3, #12]
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	005b      	lsls	r3, r3, #1
 8004436:	2103      	movs	r1, #3
 8004438:	fa01 f303 	lsl.w	r3, r1, r3
 800443c:	43db      	mvns	r3, r3
 800443e:	401a      	ands	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685a      	ldr	r2, [r3, #4]
 8004448:	2101      	movs	r1, #1
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	fa01 f303 	lsl.w	r3, r1, r3
 8004450:	43db      	mvns	r3, r3
 8004452:	401a      	ands	r2, r3
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	689a      	ldr	r2, [r3, #8]
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	2103      	movs	r1, #3
 8004462:	fa01 f303 	lsl.w	r3, r1, r3
 8004466:	43db      	mvns	r3, r3
 8004468:	401a      	ands	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	3301      	adds	r3, #1
 8004472:	617b      	str	r3, [r7, #20]
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	2b0f      	cmp	r3, #15
 8004478:	f67f af22 	bls.w	80042c0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800447c:	bf00      	nop
 800447e:	bf00      	nop
 8004480:	371c      	adds	r7, #28
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	40013800 	.word	0x40013800
 8004490:	40020000 	.word	0x40020000
 8004494:	40020400 	.word	0x40020400
 8004498:	40020800 	.word	0x40020800
 800449c:	40020c00 	.word	0x40020c00
 80044a0:	40021000 	.word	0x40021000
 80044a4:	40021400 	.word	0x40021400
 80044a8:	40021800 	.word	0x40021800
 80044ac:	40021c00 	.word	0x40021c00
 80044b0:	40022000 	.word	0x40022000
 80044b4:	40022400 	.word	0x40022400
 80044b8:	40013c00 	.word	0x40013c00

080044bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	460b      	mov	r3, r1
 80044c6:	807b      	strh	r3, [r7, #2]
 80044c8:	4613      	mov	r3, r2
 80044ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044cc:	787b      	ldrb	r3, [r7, #1]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d003      	beq.n	80044da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044d2:	887a      	ldrh	r2, [r7, #2]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044d8:	e003      	b.n	80044e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044da:	887b      	ldrh	r3, [r7, #2]
 80044dc:	041a      	lsls	r2, r3, #16
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	619a      	str	r2, [r3, #24]
}
 80044e2:	bf00      	nop
 80044e4:	370c      	adds	r7, #12
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
	...

080044f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	4603      	mov	r3, r0
 80044f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80044fa:	4b08      	ldr	r3, [pc, #32]	; (800451c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044fc:	695a      	ldr	r2, [r3, #20]
 80044fe:	88fb      	ldrh	r3, [r7, #6]
 8004500:	4013      	ands	r3, r2
 8004502:	2b00      	cmp	r3, #0
 8004504:	d006      	beq.n	8004514 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004506:	4a05      	ldr	r2, [pc, #20]	; (800451c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004508:	88fb      	ldrh	r3, [r7, #6]
 800450a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800450c:	88fb      	ldrh	r3, [r7, #6]
 800450e:	4618      	mov	r0, r3
 8004510:	f000 f806 	bl	8004520 <HAL_GPIO_EXTI_Callback>
  }
}
 8004514:	bf00      	nop
 8004516:	3708      	adds	r7, #8
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}
 800451c:	40013c00 	.word	0x40013c00

08004520 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	4603      	mov	r3, r0
 8004528:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800452a:	bf00      	nop
 800452c:	370c      	adds	r7, #12
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
	...

08004538 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d101      	bne.n	800454a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e12b      	b.n	80047a2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	d106      	bne.n	8004564 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f7fd fafa 	bl	8001b58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2224      	movs	r2, #36	; 0x24
 8004568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f022 0201 	bic.w	r2, r2, #1
 800457a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800458a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800459a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800459c:	f000 ffc8 	bl	8005530 <HAL_RCC_GetPCLK1Freq>
 80045a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	4a81      	ldr	r2, [pc, #516]	; (80047ac <HAL_I2C_Init+0x274>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d807      	bhi.n	80045bc <HAL_I2C_Init+0x84>
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	4a80      	ldr	r2, [pc, #512]	; (80047b0 <HAL_I2C_Init+0x278>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	bf94      	ite	ls
 80045b4:	2301      	movls	r3, #1
 80045b6:	2300      	movhi	r3, #0
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	e006      	b.n	80045ca <HAL_I2C_Init+0x92>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	4a7d      	ldr	r2, [pc, #500]	; (80047b4 <HAL_I2C_Init+0x27c>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	bf94      	ite	ls
 80045c4:	2301      	movls	r3, #1
 80045c6:	2300      	movhi	r3, #0
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e0e7      	b.n	80047a2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	4a78      	ldr	r2, [pc, #480]	; (80047b8 <HAL_I2C_Init+0x280>)
 80045d6:	fba2 2303 	umull	r2, r3, r2, r3
 80045da:	0c9b      	lsrs	r3, r3, #18
 80045dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68ba      	ldr	r2, [r7, #8]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	6a1b      	ldr	r3, [r3, #32]
 80045f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	4a6a      	ldr	r2, [pc, #424]	; (80047ac <HAL_I2C_Init+0x274>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d802      	bhi.n	800460c <HAL_I2C_Init+0xd4>
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	3301      	adds	r3, #1
 800460a:	e009      	b.n	8004620 <HAL_I2C_Init+0xe8>
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004612:	fb02 f303 	mul.w	r3, r2, r3
 8004616:	4a69      	ldr	r2, [pc, #420]	; (80047bc <HAL_I2C_Init+0x284>)
 8004618:	fba2 2303 	umull	r2, r3, r2, r3
 800461c:	099b      	lsrs	r3, r3, #6
 800461e:	3301      	adds	r3, #1
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	6812      	ldr	r2, [r2, #0]
 8004624:	430b      	orrs	r3, r1
 8004626:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	69db      	ldr	r3, [r3, #28]
 800462e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004632:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	495c      	ldr	r1, [pc, #368]	; (80047ac <HAL_I2C_Init+0x274>)
 800463c:	428b      	cmp	r3, r1
 800463e:	d819      	bhi.n	8004674 <HAL_I2C_Init+0x13c>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	1e59      	subs	r1, r3, #1
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	005b      	lsls	r3, r3, #1
 800464a:	fbb1 f3f3 	udiv	r3, r1, r3
 800464e:	1c59      	adds	r1, r3, #1
 8004650:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004654:	400b      	ands	r3, r1
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00a      	beq.n	8004670 <HAL_I2C_Init+0x138>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	1e59      	subs	r1, r3, #1
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	005b      	lsls	r3, r3, #1
 8004664:	fbb1 f3f3 	udiv	r3, r1, r3
 8004668:	3301      	adds	r3, #1
 800466a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800466e:	e051      	b.n	8004714 <HAL_I2C_Init+0x1dc>
 8004670:	2304      	movs	r3, #4
 8004672:	e04f      	b.n	8004714 <HAL_I2C_Init+0x1dc>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d111      	bne.n	80046a0 <HAL_I2C_Init+0x168>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	1e58      	subs	r0, r3, #1
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6859      	ldr	r1, [r3, #4]
 8004684:	460b      	mov	r3, r1
 8004686:	005b      	lsls	r3, r3, #1
 8004688:	440b      	add	r3, r1
 800468a:	fbb0 f3f3 	udiv	r3, r0, r3
 800468e:	3301      	adds	r3, #1
 8004690:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004694:	2b00      	cmp	r3, #0
 8004696:	bf0c      	ite	eq
 8004698:	2301      	moveq	r3, #1
 800469a:	2300      	movne	r3, #0
 800469c:	b2db      	uxtb	r3, r3
 800469e:	e012      	b.n	80046c6 <HAL_I2C_Init+0x18e>
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	1e58      	subs	r0, r3, #1
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6859      	ldr	r1, [r3, #4]
 80046a8:	460b      	mov	r3, r1
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	440b      	add	r3, r1
 80046ae:	0099      	lsls	r1, r3, #2
 80046b0:	440b      	add	r3, r1
 80046b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80046b6:	3301      	adds	r3, #1
 80046b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046bc:	2b00      	cmp	r3, #0
 80046be:	bf0c      	ite	eq
 80046c0:	2301      	moveq	r3, #1
 80046c2:	2300      	movne	r3, #0
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <HAL_I2C_Init+0x196>
 80046ca:	2301      	movs	r3, #1
 80046cc:	e022      	b.n	8004714 <HAL_I2C_Init+0x1dc>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10e      	bne.n	80046f4 <HAL_I2C_Init+0x1bc>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	1e58      	subs	r0, r3, #1
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6859      	ldr	r1, [r3, #4]
 80046de:	460b      	mov	r3, r1
 80046e0:	005b      	lsls	r3, r3, #1
 80046e2:	440b      	add	r3, r1
 80046e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80046e8:	3301      	adds	r3, #1
 80046ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046f2:	e00f      	b.n	8004714 <HAL_I2C_Init+0x1dc>
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	1e58      	subs	r0, r3, #1
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6859      	ldr	r1, [r3, #4]
 80046fc:	460b      	mov	r3, r1
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	440b      	add	r3, r1
 8004702:	0099      	lsls	r1, r3, #2
 8004704:	440b      	add	r3, r1
 8004706:	fbb0 f3f3 	udiv	r3, r0, r3
 800470a:	3301      	adds	r3, #1
 800470c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004710:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004714:	6879      	ldr	r1, [r7, #4]
 8004716:	6809      	ldr	r1, [r1, #0]
 8004718:	4313      	orrs	r3, r2
 800471a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	69da      	ldr	r2, [r3, #28]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a1b      	ldr	r3, [r3, #32]
 800472e:	431a      	orrs	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	430a      	orrs	r2, r1
 8004736:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004742:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	6911      	ldr	r1, [r2, #16]
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	68d2      	ldr	r2, [r2, #12]
 800474e:	4311      	orrs	r1, r2
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	6812      	ldr	r2, [r2, #0]
 8004754:	430b      	orrs	r3, r1
 8004756:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	695a      	ldr	r2, [r3, #20]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	431a      	orrs	r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	430a      	orrs	r2, r1
 8004772:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f042 0201 	orr.w	r2, r2, #1
 8004782:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2200      	movs	r2, #0
 8004788:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2220      	movs	r2, #32
 800478e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	000186a0 	.word	0x000186a0
 80047b0:	001e847f 	.word	0x001e847f
 80047b4:	003d08ff 	.word	0x003d08ff
 80047b8:	431bde83 	.word	0x431bde83
 80047bc:	10624dd3 	.word	0x10624dd3

080047c0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b088      	sub	sp, #32
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e138      	b.n	8004a44 <HAL_I2S_Init+0x284>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d109      	bne.n	80047f2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a98      	ldr	r2, [pc, #608]	; (8004a4c <HAL_I2S_Init+0x28c>)
 80047ea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	f7fd fa31 	bl	8001c54 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2202      	movs	r2, #2
 80047f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	69db      	ldr	r3, [r3, #28]
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	6812      	ldr	r2, [r2, #0]
 8004804:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004808:	f023 030f 	bic.w	r3, r3, #15
 800480c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2202      	movs	r2, #2
 8004814:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	2b02      	cmp	r3, #2
 800481c:	d060      	beq.n	80048e0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d102      	bne.n	800482c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004826:	2310      	movs	r3, #16
 8004828:	617b      	str	r3, [r7, #20]
 800482a:	e001      	b.n	8004830 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800482c:	2320      	movs	r3, #32
 800482e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	2b20      	cmp	r3, #32
 8004836:	d802      	bhi.n	800483e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	005b      	lsls	r3, r3, #1
 800483c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800483e:	2001      	movs	r0, #1
 8004840:	f001 f8dc 	bl	80059fc <HAL_RCCEx_GetPeriphCLKFreq>
 8004844:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800484e:	d125      	bne.n	800489c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d010      	beq.n	800487a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	68fa      	ldr	r2, [r7, #12]
 800485e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004862:	4613      	mov	r3, r2
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	4413      	add	r3, r2
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	461a      	mov	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	695b      	ldr	r3, [r3, #20]
 8004870:	fbb2 f3f3 	udiv	r3, r2, r3
 8004874:	3305      	adds	r3, #5
 8004876:	613b      	str	r3, [r7, #16]
 8004878:	e01f      	b.n	80048ba <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	00db      	lsls	r3, r3, #3
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	fbb2 f2f3 	udiv	r2, r2, r3
 8004884:	4613      	mov	r3, r2
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	4413      	add	r3, r2
 800488a:	005b      	lsls	r3, r3, #1
 800488c:	461a      	mov	r2, r3
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	fbb2 f3f3 	udiv	r3, r2, r3
 8004896:	3305      	adds	r3, #5
 8004898:	613b      	str	r3, [r7, #16]
 800489a:	e00e      	b.n	80048ba <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800489c:	68fa      	ldr	r2, [r7, #12]
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80048a4:	4613      	mov	r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	4413      	add	r3, r2
 80048aa:	005b      	lsls	r3, r3, #1
 80048ac:	461a      	mov	r2, r3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b6:	3305      	adds	r3, #5
 80048b8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	4a64      	ldr	r2, [pc, #400]	; (8004a50 <HAL_I2S_Init+0x290>)
 80048be:	fba2 2303 	umull	r2, r3, r2, r3
 80048c2:	08db      	lsrs	r3, r3, #3
 80048c4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	f003 0301 	and.w	r3, r3, #1
 80048cc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80048ce:	693a      	ldr	r2, [r7, #16]
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	085b      	lsrs	r3, r3, #1
 80048d6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	021b      	lsls	r3, r3, #8
 80048dc:	61bb      	str	r3, [r7, #24]
 80048de:	e003      	b.n	80048e8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80048e0:	2302      	movs	r3, #2
 80048e2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80048e4:	2300      	movs	r3, #0
 80048e6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d902      	bls.n	80048f4 <HAL_I2S_Init+0x134>
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	2bff      	cmp	r3, #255	; 0xff
 80048f2:	d907      	bls.n	8004904 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048f8:	f043 0210 	orr.w	r2, r3, #16
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e09f      	b.n	8004a44 <HAL_I2S_Init+0x284>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	691a      	ldr	r2, [r3, #16]
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	ea42 0103 	orr.w	r1, r2, r3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	69fa      	ldr	r2, [r7, #28]
 8004914:	430a      	orrs	r2, r1
 8004916:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	69db      	ldr	r3, [r3, #28]
 800491e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004922:	f023 030f 	bic.w	r3, r3, #15
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	6851      	ldr	r1, [r2, #4]
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	6892      	ldr	r2, [r2, #8]
 800492e:	4311      	orrs	r1, r2
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	68d2      	ldr	r2, [r2, #12]
 8004934:	4311      	orrs	r1, r2
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	6992      	ldr	r2, [r2, #24]
 800493a:	430a      	orrs	r2, r1
 800493c:	431a      	orrs	r2, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004946:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	2b30      	cmp	r3, #48	; 0x30
 800494e:	d003      	beq.n	8004958 <HAL_I2S_Init+0x198>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	2bb0      	cmp	r3, #176	; 0xb0
 8004956:	d107      	bne.n	8004968 <HAL_I2S_Init+0x1a8>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	69da      	ldr	r2, [r3, #28]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004966:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d161      	bne.n	8004a34 <HAL_I2S_Init+0x274>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a38      	ldr	r2, [pc, #224]	; (8004a54 <HAL_I2S_Init+0x294>)
 8004974:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a37      	ldr	r2, [pc, #220]	; (8004a58 <HAL_I2S_Init+0x298>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d101      	bne.n	8004984 <HAL_I2S_Init+0x1c4>
 8004980:	4b36      	ldr	r3, [pc, #216]	; (8004a5c <HAL_I2S_Init+0x29c>)
 8004982:	e001      	b.n	8004988 <HAL_I2S_Init+0x1c8>
 8004984:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004988:	69db      	ldr	r3, [r3, #28]
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	6812      	ldr	r2, [r2, #0]
 800498e:	4932      	ldr	r1, [pc, #200]	; (8004a58 <HAL_I2S_Init+0x298>)
 8004990:	428a      	cmp	r2, r1
 8004992:	d101      	bne.n	8004998 <HAL_I2S_Init+0x1d8>
 8004994:	4a31      	ldr	r2, [pc, #196]	; (8004a5c <HAL_I2S_Init+0x29c>)
 8004996:	e001      	b.n	800499c <HAL_I2S_Init+0x1dc>
 8004998:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800499c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80049a0:	f023 030f 	bic.w	r3, r3, #15
 80049a4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a2b      	ldr	r2, [pc, #172]	; (8004a58 <HAL_I2S_Init+0x298>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d101      	bne.n	80049b4 <HAL_I2S_Init+0x1f4>
 80049b0:	4b2a      	ldr	r3, [pc, #168]	; (8004a5c <HAL_I2S_Init+0x29c>)
 80049b2:	e001      	b.n	80049b8 <HAL_I2S_Init+0x1f8>
 80049b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80049b8:	2202      	movs	r2, #2
 80049ba:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a25      	ldr	r2, [pc, #148]	; (8004a58 <HAL_I2S_Init+0x298>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d101      	bne.n	80049ca <HAL_I2S_Init+0x20a>
 80049c6:	4b25      	ldr	r3, [pc, #148]	; (8004a5c <HAL_I2S_Init+0x29c>)
 80049c8:	e001      	b.n	80049ce <HAL_I2S_Init+0x20e>
 80049ca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80049ce:	69db      	ldr	r3, [r3, #28]
 80049d0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049da:	d003      	beq.n	80049e4 <HAL_I2S_Init+0x224>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d103      	bne.n	80049ec <HAL_I2S_Init+0x22c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80049e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049e8:	613b      	str	r3, [r7, #16]
 80049ea:	e001      	b.n	80049f0 <HAL_I2S_Init+0x230>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80049ec:	2300      	movs	r3, #0
 80049ee:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80049fa:	4313      	orrs	r3, r2
 80049fc:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004a04:	4313      	orrs	r3, r2
 8004a06:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	897b      	ldrh	r3, [r7, #10]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004a1c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a0d      	ldr	r2, [pc, #52]	; (8004a58 <HAL_I2S_Init+0x298>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d101      	bne.n	8004a2c <HAL_I2S_Init+0x26c>
 8004a28:	4b0c      	ldr	r3, [pc, #48]	; (8004a5c <HAL_I2S_Init+0x29c>)
 8004a2a:	e001      	b.n	8004a30 <HAL_I2S_Init+0x270>
 8004a2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a30:	897a      	ldrh	r2, [r7, #10]
 8004a32:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3720      	adds	r7, #32
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	08004b57 	.word	0x08004b57
 8004a50:	cccccccd 	.word	0xcccccccd
 8004a54:	08004c6d 	.word	0x08004c6d
 8004a58:	40003800 	.word	0x40003800
 8004a5c:	40003400 	.word	0x40003400

08004a60 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004a68:	bf00      	nop
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr

08004a74 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004a7c:	bf00      	nop
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004a90:	bf00      	nop
 8004a92:	370c      	adds	r7, #12
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr

08004a9c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b082      	sub	sp, #8
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa8:	881a      	ldrh	r2, [r3, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab4:	1c9a      	adds	r2, r3, #2
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d10e      	bne.n	8004af0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	685a      	ldr	r2, [r3, #4]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004ae0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f7ff ffb8 	bl	8004a60 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004af0:	bf00      	nop
 8004af2:	3708      	adds	r7, #8
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68da      	ldr	r2, [r3, #12]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b0a:	b292      	uxth	r2, r2
 8004b0c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b12:	1c9a      	adds	r2, r3, #2
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d10e      	bne.n	8004b4e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004b3e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f7ff ff93 	bl	8004a74 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004b4e:	bf00      	nop
 8004b50:	3708      	adds	r7, #8
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}

08004b56 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004b56:	b580      	push	{r7, lr}
 8004b58:	b086      	sub	sp, #24
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b04      	cmp	r3, #4
 8004b70:	d13a      	bne.n	8004be8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d109      	bne.n	8004b90 <I2S_IRQHandler+0x3a>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b86:	2b40      	cmp	r3, #64	; 0x40
 8004b88:	d102      	bne.n	8004b90 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f7ff ffb4 	bl	8004af8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b96:	2b40      	cmp	r3, #64	; 0x40
 8004b98:	d126      	bne.n	8004be8 <I2S_IRQHandler+0x92>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f003 0320 	and.w	r3, r3, #32
 8004ba4:	2b20      	cmp	r3, #32
 8004ba6:	d11f      	bne.n	8004be8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	685a      	ldr	r2, [r3, #4]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004bb6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004bb8:	2300      	movs	r3, #0
 8004bba:	613b      	str	r3, [r7, #16]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	613b      	str	r3, [r7, #16]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	613b      	str	r3, [r7, #16]
 8004bcc:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bda:	f043 0202 	orr.w	r2, r3, #2
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f7ff ff50 	bl	8004a88 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b03      	cmp	r3, #3
 8004bf2:	d136      	bne.n	8004c62 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d109      	bne.n	8004c12 <I2S_IRQHandler+0xbc>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c08:	2b80      	cmp	r3, #128	; 0x80
 8004c0a:	d102      	bne.n	8004c12 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f7ff ff45 	bl	8004a9c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	f003 0308 	and.w	r3, r3, #8
 8004c18:	2b08      	cmp	r3, #8
 8004c1a:	d122      	bne.n	8004c62 <I2S_IRQHandler+0x10c>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	f003 0320 	and.w	r3, r3, #32
 8004c26:	2b20      	cmp	r3, #32
 8004c28:	d11b      	bne.n	8004c62 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	685a      	ldr	r2, [r3, #4]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004c38:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	60fb      	str	r3, [r7, #12]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	60fb      	str	r3, [r7, #12]
 8004c46:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c54:	f043 0204 	orr.w	r2, r3, #4
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f7ff ff13 	bl	8004a88 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004c62:	bf00      	nop
 8004c64:	3718      	adds	r7, #24
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
	...

08004c6c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b088      	sub	sp, #32
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a92      	ldr	r2, [pc, #584]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d101      	bne.n	8004c8a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004c86:	4b92      	ldr	r3, [pc, #584]	; (8004ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c88:	e001      	b.n	8004c8e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004c8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a8b      	ldr	r2, [pc, #556]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d101      	bne.n	8004ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004ca4:	4b8a      	ldr	r3, [pc, #552]	; (8004ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004ca6:	e001      	b.n	8004cac <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004ca8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cb8:	d004      	beq.n	8004cc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	f040 8099 	bne.w	8004df6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d107      	bne.n	8004cde <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d002      	beq.n	8004cde <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 f925 	bl	8004f28 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004cde:	69bb      	ldr	r3, [r7, #24]
 8004ce0:	f003 0301 	and.w	r3, r3, #1
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d107      	bne.n	8004cf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d002      	beq.n	8004cf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 f9c8 	bl	8005088 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004cf8:	69bb      	ldr	r3, [r7, #24]
 8004cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cfe:	2b40      	cmp	r3, #64	; 0x40
 8004d00:	d13a      	bne.n	8004d78 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	f003 0320 	and.w	r3, r3, #32
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d035      	beq.n	8004d78 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a6e      	ldr	r2, [pc, #440]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d101      	bne.n	8004d1a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004d16:	4b6e      	ldr	r3, [pc, #440]	; (8004ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d18:	e001      	b.n	8004d1e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004d1a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d1e:	685a      	ldr	r2, [r3, #4]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4969      	ldr	r1, [pc, #420]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d26:	428b      	cmp	r3, r1
 8004d28:	d101      	bne.n	8004d2e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004d2a:	4b69      	ldr	r3, [pc, #420]	; (8004ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d2c:	e001      	b.n	8004d32 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004d2e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d32:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004d36:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	685a      	ldr	r2, [r3, #4]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d46:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004d48:	2300      	movs	r3, #0
 8004d4a:	60fb      	str	r3, [r7, #12]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	60fb      	str	r3, [r7, #12]
 8004d5c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2201      	movs	r2, #1
 8004d62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d6a:	f043 0202 	orr.w	r2, r3, #2
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f7ff fe88 	bl	8004a88 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	f003 0308 	and.w	r3, r3, #8
 8004d7e:	2b08      	cmp	r3, #8
 8004d80:	f040 80c3 	bne.w	8004f0a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	f003 0320 	and.w	r3, r3, #32
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	f000 80bd 	beq.w	8004f0a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d9e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a49      	ldr	r2, [pc, #292]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d101      	bne.n	8004dae <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004daa:	4b49      	ldr	r3, [pc, #292]	; (8004ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004dac:	e001      	b.n	8004db2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004dae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004db2:	685a      	ldr	r2, [r3, #4]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4944      	ldr	r1, [pc, #272]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004dba:	428b      	cmp	r3, r1
 8004dbc:	d101      	bne.n	8004dc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004dbe:	4b44      	ldr	r3, [pc, #272]	; (8004ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004dc0:	e001      	b.n	8004dc6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004dc2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004dc6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004dca:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004dcc:	2300      	movs	r3, #0
 8004dce:	60bb      	str	r3, [r7, #8]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	60bb      	str	r3, [r7, #8]
 8004dd8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004de6:	f043 0204 	orr.w	r2, r3, #4
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f7ff fe4a 	bl	8004a88 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004df4:	e089      	b.n	8004f0a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	f003 0302 	and.w	r3, r3, #2
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	d107      	bne.n	8004e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d002      	beq.n	8004e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 f8be 	bl	8004f8c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004e10:	69fb      	ldr	r3, [r7, #28]
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d107      	bne.n	8004e2a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d002      	beq.n	8004e2a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 f8fd 	bl	8005024 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e30:	2b40      	cmp	r3, #64	; 0x40
 8004e32:	d12f      	bne.n	8004e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	f003 0320 	and.w	r3, r3, #32
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d02a      	beq.n	8004e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004e4c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a1e      	ldr	r2, [pc, #120]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d101      	bne.n	8004e5c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004e58:	4b1d      	ldr	r3, [pc, #116]	; (8004ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e5a:	e001      	b.n	8004e60 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004e5c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e60:	685a      	ldr	r2, [r3, #4]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4919      	ldr	r1, [pc, #100]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e68:	428b      	cmp	r3, r1
 8004e6a:	d101      	bne.n	8004e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004e6c:	4b18      	ldr	r3, [pc, #96]	; (8004ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e6e:	e001      	b.n	8004e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004e70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e74:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e78:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e86:	f043 0202 	orr.w	r2, r3, #2
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f7ff fdfa 	bl	8004a88 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	f003 0308 	and.w	r3, r3, #8
 8004e9a:	2b08      	cmp	r3, #8
 8004e9c:	d136      	bne.n	8004f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	f003 0320 	and.w	r3, r3, #32
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d031      	beq.n	8004f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a07      	ldr	r2, [pc, #28]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d101      	bne.n	8004eb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004eb2:	4b07      	ldr	r3, [pc, #28]	; (8004ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004eb4:	e001      	b.n	8004eba <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004eb6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004eba:	685a      	ldr	r2, [r3, #4]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4902      	ldr	r1, [pc, #8]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004ec2:	428b      	cmp	r3, r1
 8004ec4:	d106      	bne.n	8004ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004ec6:	4b02      	ldr	r3, [pc, #8]	; (8004ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004ec8:	e006      	b.n	8004ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004eca:	bf00      	nop
 8004ecc:	40003800 	.word	0x40003800
 8004ed0:	40003400 	.word	0x40003400
 8004ed4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ed8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004edc:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	685a      	ldr	r2, [r3, #4]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004eec:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004efa:	f043 0204 	orr.w	r2, r3, #4
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f7ff fdc0 	bl	8004a88 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004f08:	e000      	b.n	8004f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004f0a:	bf00      	nop
}
 8004f0c:	bf00      	nop
 8004f0e:	3720      	adds	r7, #32
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f34:	1c99      	adds	r1, r3, #2
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	6251      	str	r1, [r2, #36]	; 0x24
 8004f3a:	881a      	ldrh	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	b29a      	uxth	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d113      	bne.n	8004f82 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	685a      	ldr	r2, [r3, #4]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004f68:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d106      	bne.n	8004f82 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f7ff ffc9 	bl	8004f14 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004f82:	bf00      	nop
 8004f84:	3708      	adds	r7, #8
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
	...

08004f8c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f98:	1c99      	adds	r1, r3, #2
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	6251      	str	r1, [r2, #36]	; 0x24
 8004f9e:	8819      	ldrh	r1, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a1d      	ldr	r2, [pc, #116]	; (800501c <I2SEx_TxISR_I2SExt+0x90>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d101      	bne.n	8004fae <I2SEx_TxISR_I2SExt+0x22>
 8004faa:	4b1d      	ldr	r3, [pc, #116]	; (8005020 <I2SEx_TxISR_I2SExt+0x94>)
 8004fac:	e001      	b.n	8004fb2 <I2SEx_TxISR_I2SExt+0x26>
 8004fae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004fb2:	460a      	mov	r2, r1
 8004fb4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	b29a      	uxth	r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d121      	bne.n	8005012 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a12      	ldr	r2, [pc, #72]	; (800501c <I2SEx_TxISR_I2SExt+0x90>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d101      	bne.n	8004fdc <I2SEx_TxISR_I2SExt+0x50>
 8004fd8:	4b11      	ldr	r3, [pc, #68]	; (8005020 <I2SEx_TxISR_I2SExt+0x94>)
 8004fda:	e001      	b.n	8004fe0 <I2SEx_TxISR_I2SExt+0x54>
 8004fdc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	490d      	ldr	r1, [pc, #52]	; (800501c <I2SEx_TxISR_I2SExt+0x90>)
 8004fe8:	428b      	cmp	r3, r1
 8004fea:	d101      	bne.n	8004ff0 <I2SEx_TxISR_I2SExt+0x64>
 8004fec:	4b0c      	ldr	r3, [pc, #48]	; (8005020 <I2SEx_TxISR_I2SExt+0x94>)
 8004fee:	e001      	b.n	8004ff4 <I2SEx_TxISR_I2SExt+0x68>
 8004ff0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ff4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004ff8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	2b00      	cmp	r3, #0
 8005002:	d106      	bne.n	8005012 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f7ff ff81 	bl	8004f14 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005012:	bf00      	nop
 8005014:	3708      	adds	r7, #8
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	40003800 	.word	0x40003800
 8005020:	40003400 	.word	0x40003400

08005024 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b082      	sub	sp, #8
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68d8      	ldr	r0, [r3, #12]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005036:	1c99      	adds	r1, r3, #2
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800503c:	b282      	uxth	r2, r0
 800503e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005044:	b29b      	uxth	r3, r3
 8005046:	3b01      	subs	r3, #1
 8005048:	b29a      	uxth	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005052:	b29b      	uxth	r3, r3
 8005054:	2b00      	cmp	r3, #0
 8005056:	d113      	bne.n	8005080 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	685a      	ldr	r2, [r3, #4]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005066:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800506c:	b29b      	uxth	r3, r3
 800506e:	2b00      	cmp	r3, #0
 8005070:	d106      	bne.n	8005080 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2201      	movs	r2, #1
 8005076:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f7ff ff4a 	bl	8004f14 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005080:	bf00      	nop
 8005082:	3708      	adds	r7, #8
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}

08005088 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a20      	ldr	r2, [pc, #128]	; (8005118 <I2SEx_RxISR_I2SExt+0x90>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d101      	bne.n	800509e <I2SEx_RxISR_I2SExt+0x16>
 800509a:	4b20      	ldr	r3, [pc, #128]	; (800511c <I2SEx_RxISR_I2SExt+0x94>)
 800509c:	e001      	b.n	80050a2 <I2SEx_RxISR_I2SExt+0x1a>
 800509e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050a2:	68d8      	ldr	r0, [r3, #12]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050a8:	1c99      	adds	r1, r3, #2
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	62d1      	str	r1, [r2, #44]	; 0x2c
 80050ae:	b282      	uxth	r2, r0
 80050b0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	3b01      	subs	r3, #1
 80050ba:	b29a      	uxth	r2, r3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d121      	bne.n	800510e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a12      	ldr	r2, [pc, #72]	; (8005118 <I2SEx_RxISR_I2SExt+0x90>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d101      	bne.n	80050d8 <I2SEx_RxISR_I2SExt+0x50>
 80050d4:	4b11      	ldr	r3, [pc, #68]	; (800511c <I2SEx_RxISR_I2SExt+0x94>)
 80050d6:	e001      	b.n	80050dc <I2SEx_RxISR_I2SExt+0x54>
 80050d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050dc:	685a      	ldr	r2, [r3, #4]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	490d      	ldr	r1, [pc, #52]	; (8005118 <I2SEx_RxISR_I2SExt+0x90>)
 80050e4:	428b      	cmp	r3, r1
 80050e6:	d101      	bne.n	80050ec <I2SEx_RxISR_I2SExt+0x64>
 80050e8:	4b0c      	ldr	r3, [pc, #48]	; (800511c <I2SEx_RxISR_I2SExt+0x94>)
 80050ea:	e001      	b.n	80050f0 <I2SEx_RxISR_I2SExt+0x68>
 80050ec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050f0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80050f4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d106      	bne.n	800510e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f7ff ff03 	bl	8004f14 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800510e:	bf00      	nop
 8005110:	3708      	adds	r7, #8
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	40003800 	.word	0x40003800
 800511c:	40003400 	.word	0x40003400

08005120 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b082      	sub	sp, #8
 8005124:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005126:	2300      	movs	r3, #0
 8005128:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800512a:	2300      	movs	r3, #0
 800512c:	603b      	str	r3, [r7, #0]
 800512e:	4b20      	ldr	r3, [pc, #128]	; (80051b0 <HAL_PWREx_EnableOverDrive+0x90>)
 8005130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005132:	4a1f      	ldr	r2, [pc, #124]	; (80051b0 <HAL_PWREx_EnableOverDrive+0x90>)
 8005134:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005138:	6413      	str	r3, [r2, #64]	; 0x40
 800513a:	4b1d      	ldr	r3, [pc, #116]	; (80051b0 <HAL_PWREx_EnableOverDrive+0x90>)
 800513c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005142:	603b      	str	r3, [r7, #0]
 8005144:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005146:	4b1b      	ldr	r3, [pc, #108]	; (80051b4 <HAL_PWREx_EnableOverDrive+0x94>)
 8005148:	2201      	movs	r2, #1
 800514a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800514c:	f7fd ff94 	bl	8003078 <HAL_GetTick>
 8005150:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005152:	e009      	b.n	8005168 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005154:	f7fd ff90 	bl	8003078 <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005162:	d901      	bls.n	8005168 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e01f      	b.n	80051a8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005168:	4b13      	ldr	r3, [pc, #76]	; (80051b8 <HAL_PWREx_EnableOverDrive+0x98>)
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005170:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005174:	d1ee      	bne.n	8005154 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005176:	4b11      	ldr	r3, [pc, #68]	; (80051bc <HAL_PWREx_EnableOverDrive+0x9c>)
 8005178:	2201      	movs	r2, #1
 800517a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800517c:	f7fd ff7c 	bl	8003078 <HAL_GetTick>
 8005180:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005182:	e009      	b.n	8005198 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005184:	f7fd ff78 	bl	8003078 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005192:	d901      	bls.n	8005198 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e007      	b.n	80051a8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005198:	4b07      	ldr	r3, [pc, #28]	; (80051b8 <HAL_PWREx_EnableOverDrive+0x98>)
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80051a4:	d1ee      	bne.n	8005184 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80051a6:	2300      	movs	r3, #0
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3708      	adds	r7, #8
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	40023800 	.word	0x40023800
 80051b4:	420e0040 	.word	0x420e0040
 80051b8:	40007000 	.word	0x40007000
 80051bc:	420e0044 	.word	0x420e0044

080051c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d101      	bne.n	80051d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e0cc      	b.n	800536e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80051d4:	4b68      	ldr	r3, [pc, #416]	; (8005378 <HAL_RCC_ClockConfig+0x1b8>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 030f 	and.w	r3, r3, #15
 80051dc:	683a      	ldr	r2, [r7, #0]
 80051de:	429a      	cmp	r2, r3
 80051e0:	d90c      	bls.n	80051fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051e2:	4b65      	ldr	r3, [pc, #404]	; (8005378 <HAL_RCC_ClockConfig+0x1b8>)
 80051e4:	683a      	ldr	r2, [r7, #0]
 80051e6:	b2d2      	uxtb	r2, r2
 80051e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ea:	4b63      	ldr	r3, [pc, #396]	; (8005378 <HAL_RCC_ClockConfig+0x1b8>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 030f 	and.w	r3, r3, #15
 80051f2:	683a      	ldr	r2, [r7, #0]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d001      	beq.n	80051fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e0b8      	b.n	800536e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0302 	and.w	r3, r3, #2
 8005204:	2b00      	cmp	r3, #0
 8005206:	d020      	beq.n	800524a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 0304 	and.w	r3, r3, #4
 8005210:	2b00      	cmp	r3, #0
 8005212:	d005      	beq.n	8005220 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005214:	4b59      	ldr	r3, [pc, #356]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	4a58      	ldr	r2, [pc, #352]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 800521a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800521e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0308 	and.w	r3, r3, #8
 8005228:	2b00      	cmp	r3, #0
 800522a:	d005      	beq.n	8005238 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800522c:	4b53      	ldr	r3, [pc, #332]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	4a52      	ldr	r2, [pc, #328]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 8005232:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005236:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005238:	4b50      	ldr	r3, [pc, #320]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	494d      	ldr	r1, [pc, #308]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 8005246:	4313      	orrs	r3, r2
 8005248:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 0301 	and.w	r3, r3, #1
 8005252:	2b00      	cmp	r3, #0
 8005254:	d044      	beq.n	80052e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	2b01      	cmp	r3, #1
 800525c:	d107      	bne.n	800526e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800525e:	4b47      	ldr	r3, [pc, #284]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d119      	bne.n	800529e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e07f      	b.n	800536e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	2b02      	cmp	r3, #2
 8005274:	d003      	beq.n	800527e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800527a:	2b03      	cmp	r3, #3
 800527c:	d107      	bne.n	800528e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800527e:	4b3f      	ldr	r3, [pc, #252]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d109      	bne.n	800529e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e06f      	b.n	800536e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800528e:	4b3b      	ldr	r3, [pc, #236]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	2b00      	cmp	r3, #0
 8005298:	d101      	bne.n	800529e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e067      	b.n	800536e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800529e:	4b37      	ldr	r3, [pc, #220]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f023 0203 	bic.w	r2, r3, #3
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	4934      	ldr	r1, [pc, #208]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 80052ac:	4313      	orrs	r3, r2
 80052ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052b0:	f7fd fee2 	bl	8003078 <HAL_GetTick>
 80052b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052b6:	e00a      	b.n	80052ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052b8:	f7fd fede 	bl	8003078 <HAL_GetTick>
 80052bc:	4602      	mov	r2, r0
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e04f      	b.n	800536e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052ce:	4b2b      	ldr	r3, [pc, #172]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f003 020c 	and.w	r2, r3, #12
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	429a      	cmp	r2, r3
 80052de:	d1eb      	bne.n	80052b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052e0:	4b25      	ldr	r3, [pc, #148]	; (8005378 <HAL_RCC_ClockConfig+0x1b8>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 030f 	and.w	r3, r3, #15
 80052e8:	683a      	ldr	r2, [r7, #0]
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d20c      	bcs.n	8005308 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ee:	4b22      	ldr	r3, [pc, #136]	; (8005378 <HAL_RCC_ClockConfig+0x1b8>)
 80052f0:	683a      	ldr	r2, [r7, #0]
 80052f2:	b2d2      	uxtb	r2, r2
 80052f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052f6:	4b20      	ldr	r3, [pc, #128]	; (8005378 <HAL_RCC_ClockConfig+0x1b8>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 030f 	and.w	r3, r3, #15
 80052fe:	683a      	ldr	r2, [r7, #0]
 8005300:	429a      	cmp	r2, r3
 8005302:	d001      	beq.n	8005308 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e032      	b.n	800536e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 0304 	and.w	r3, r3, #4
 8005310:	2b00      	cmp	r3, #0
 8005312:	d008      	beq.n	8005326 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005314:	4b19      	ldr	r3, [pc, #100]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	4916      	ldr	r1, [pc, #88]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 8005322:	4313      	orrs	r3, r2
 8005324:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0308 	and.w	r3, r3, #8
 800532e:	2b00      	cmp	r3, #0
 8005330:	d009      	beq.n	8005346 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005332:	4b12      	ldr	r3, [pc, #72]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	691b      	ldr	r3, [r3, #16]
 800533e:	00db      	lsls	r3, r3, #3
 8005340:	490e      	ldr	r1, [pc, #56]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 8005342:	4313      	orrs	r3, r2
 8005344:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005346:	f000 f821 	bl	800538c <HAL_RCC_GetSysClockFreq>
 800534a:	4602      	mov	r2, r0
 800534c:	4b0b      	ldr	r3, [pc, #44]	; (800537c <HAL_RCC_ClockConfig+0x1bc>)
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	091b      	lsrs	r3, r3, #4
 8005352:	f003 030f 	and.w	r3, r3, #15
 8005356:	490a      	ldr	r1, [pc, #40]	; (8005380 <HAL_RCC_ClockConfig+0x1c0>)
 8005358:	5ccb      	ldrb	r3, [r1, r3]
 800535a:	fa22 f303 	lsr.w	r3, r2, r3
 800535e:	4a09      	ldr	r2, [pc, #36]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 8005360:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005362:	4b09      	ldr	r3, [pc, #36]	; (8005388 <HAL_RCC_ClockConfig+0x1c8>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4618      	mov	r0, r3
 8005368:	f7fd fe42 	bl	8002ff0 <HAL_InitTick>

  return HAL_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	3710      	adds	r7, #16
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	40023c00 	.word	0x40023c00
 800537c:	40023800 	.word	0x40023800
 8005380:	0800bd70 	.word	0x0800bd70
 8005384:	20000004 	.word	0x20000004
 8005388:	20000008 	.word	0x20000008

0800538c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800538c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005390:	b090      	sub	sp, #64	; 0x40
 8005392:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005394:	2300      	movs	r3, #0
 8005396:	637b      	str	r3, [r7, #52]	; 0x34
 8005398:	2300      	movs	r3, #0
 800539a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800539c:	2300      	movs	r3, #0
 800539e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80053a0:	2300      	movs	r3, #0
 80053a2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053a4:	4b59      	ldr	r3, [pc, #356]	; (800550c <HAL_RCC_GetSysClockFreq+0x180>)
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f003 030c 	and.w	r3, r3, #12
 80053ac:	2b08      	cmp	r3, #8
 80053ae:	d00d      	beq.n	80053cc <HAL_RCC_GetSysClockFreq+0x40>
 80053b0:	2b08      	cmp	r3, #8
 80053b2:	f200 80a1 	bhi.w	80054f8 <HAL_RCC_GetSysClockFreq+0x16c>
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d002      	beq.n	80053c0 <HAL_RCC_GetSysClockFreq+0x34>
 80053ba:	2b04      	cmp	r3, #4
 80053bc:	d003      	beq.n	80053c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80053be:	e09b      	b.n	80054f8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80053c0:	4b53      	ldr	r3, [pc, #332]	; (8005510 <HAL_RCC_GetSysClockFreq+0x184>)
 80053c2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80053c4:	e09b      	b.n	80054fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80053c6:	4b53      	ldr	r3, [pc, #332]	; (8005514 <HAL_RCC_GetSysClockFreq+0x188>)
 80053c8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80053ca:	e098      	b.n	80054fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80053cc:	4b4f      	ldr	r3, [pc, #316]	; (800550c <HAL_RCC_GetSysClockFreq+0x180>)
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80053d4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80053d6:	4b4d      	ldr	r3, [pc, #308]	; (800550c <HAL_RCC_GetSysClockFreq+0x180>)
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d028      	beq.n	8005434 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053e2:	4b4a      	ldr	r3, [pc, #296]	; (800550c <HAL_RCC_GetSysClockFreq+0x180>)
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	099b      	lsrs	r3, r3, #6
 80053e8:	2200      	movs	r2, #0
 80053ea:	623b      	str	r3, [r7, #32]
 80053ec:	627a      	str	r2, [r7, #36]	; 0x24
 80053ee:	6a3b      	ldr	r3, [r7, #32]
 80053f0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80053f4:	2100      	movs	r1, #0
 80053f6:	4b47      	ldr	r3, [pc, #284]	; (8005514 <HAL_RCC_GetSysClockFreq+0x188>)
 80053f8:	fb03 f201 	mul.w	r2, r3, r1
 80053fc:	2300      	movs	r3, #0
 80053fe:	fb00 f303 	mul.w	r3, r0, r3
 8005402:	4413      	add	r3, r2
 8005404:	4a43      	ldr	r2, [pc, #268]	; (8005514 <HAL_RCC_GetSysClockFreq+0x188>)
 8005406:	fba0 1202 	umull	r1, r2, r0, r2
 800540a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800540c:	460a      	mov	r2, r1
 800540e:	62ba      	str	r2, [r7, #40]	; 0x28
 8005410:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005412:	4413      	add	r3, r2
 8005414:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005418:	2200      	movs	r2, #0
 800541a:	61bb      	str	r3, [r7, #24]
 800541c:	61fa      	str	r2, [r7, #28]
 800541e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005422:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005426:	f7fb fbd7 	bl	8000bd8 <__aeabi_uldivmod>
 800542a:	4602      	mov	r2, r0
 800542c:	460b      	mov	r3, r1
 800542e:	4613      	mov	r3, r2
 8005430:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005432:	e053      	b.n	80054dc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005434:	4b35      	ldr	r3, [pc, #212]	; (800550c <HAL_RCC_GetSysClockFreq+0x180>)
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	099b      	lsrs	r3, r3, #6
 800543a:	2200      	movs	r2, #0
 800543c:	613b      	str	r3, [r7, #16]
 800543e:	617a      	str	r2, [r7, #20]
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005446:	f04f 0b00 	mov.w	fp, #0
 800544a:	4652      	mov	r2, sl
 800544c:	465b      	mov	r3, fp
 800544e:	f04f 0000 	mov.w	r0, #0
 8005452:	f04f 0100 	mov.w	r1, #0
 8005456:	0159      	lsls	r1, r3, #5
 8005458:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800545c:	0150      	lsls	r0, r2, #5
 800545e:	4602      	mov	r2, r0
 8005460:	460b      	mov	r3, r1
 8005462:	ebb2 080a 	subs.w	r8, r2, sl
 8005466:	eb63 090b 	sbc.w	r9, r3, fp
 800546a:	f04f 0200 	mov.w	r2, #0
 800546e:	f04f 0300 	mov.w	r3, #0
 8005472:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005476:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800547a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800547e:	ebb2 0408 	subs.w	r4, r2, r8
 8005482:	eb63 0509 	sbc.w	r5, r3, r9
 8005486:	f04f 0200 	mov.w	r2, #0
 800548a:	f04f 0300 	mov.w	r3, #0
 800548e:	00eb      	lsls	r3, r5, #3
 8005490:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005494:	00e2      	lsls	r2, r4, #3
 8005496:	4614      	mov	r4, r2
 8005498:	461d      	mov	r5, r3
 800549a:	eb14 030a 	adds.w	r3, r4, sl
 800549e:	603b      	str	r3, [r7, #0]
 80054a0:	eb45 030b 	adc.w	r3, r5, fp
 80054a4:	607b      	str	r3, [r7, #4]
 80054a6:	f04f 0200 	mov.w	r2, #0
 80054aa:	f04f 0300 	mov.w	r3, #0
 80054ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80054b2:	4629      	mov	r1, r5
 80054b4:	028b      	lsls	r3, r1, #10
 80054b6:	4621      	mov	r1, r4
 80054b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80054bc:	4621      	mov	r1, r4
 80054be:	028a      	lsls	r2, r1, #10
 80054c0:	4610      	mov	r0, r2
 80054c2:	4619      	mov	r1, r3
 80054c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054c6:	2200      	movs	r2, #0
 80054c8:	60bb      	str	r3, [r7, #8]
 80054ca:	60fa      	str	r2, [r7, #12]
 80054cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054d0:	f7fb fb82 	bl	8000bd8 <__aeabi_uldivmod>
 80054d4:	4602      	mov	r2, r0
 80054d6:	460b      	mov	r3, r1
 80054d8:	4613      	mov	r3, r2
 80054da:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80054dc:	4b0b      	ldr	r3, [pc, #44]	; (800550c <HAL_RCC_GetSysClockFreq+0x180>)
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	0c1b      	lsrs	r3, r3, #16
 80054e2:	f003 0303 	and.w	r3, r3, #3
 80054e6:	3301      	adds	r3, #1
 80054e8:	005b      	lsls	r3, r3, #1
 80054ea:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80054ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80054ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80054f4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80054f6:	e002      	b.n	80054fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80054f8:	4b05      	ldr	r3, [pc, #20]	; (8005510 <HAL_RCC_GetSysClockFreq+0x184>)
 80054fa:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80054fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005500:	4618      	mov	r0, r3
 8005502:	3740      	adds	r7, #64	; 0x40
 8005504:	46bd      	mov	sp, r7
 8005506:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800550a:	bf00      	nop
 800550c:	40023800 	.word	0x40023800
 8005510:	00f42400 	.word	0x00f42400
 8005514:	016e3600 	.word	0x016e3600

08005518 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005518:	b480      	push	{r7}
 800551a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800551c:	4b03      	ldr	r3, [pc, #12]	; (800552c <HAL_RCC_GetHCLKFreq+0x14>)
 800551e:	681b      	ldr	r3, [r3, #0]
}
 8005520:	4618      	mov	r0, r3
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	20000004 	.word	0x20000004

08005530 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005534:	f7ff fff0 	bl	8005518 <HAL_RCC_GetHCLKFreq>
 8005538:	4602      	mov	r2, r0
 800553a:	4b05      	ldr	r3, [pc, #20]	; (8005550 <HAL_RCC_GetPCLK1Freq+0x20>)
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	0a9b      	lsrs	r3, r3, #10
 8005540:	f003 0307 	and.w	r3, r3, #7
 8005544:	4903      	ldr	r1, [pc, #12]	; (8005554 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005546:	5ccb      	ldrb	r3, [r1, r3]
 8005548:	fa22 f303 	lsr.w	r3, r2, r3
}
 800554c:	4618      	mov	r0, r3
 800554e:	bd80      	pop	{r7, pc}
 8005550:	40023800 	.word	0x40023800
 8005554:	0800bd80 	.word	0x0800bd80

08005558 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800555c:	f7ff ffdc 	bl	8005518 <HAL_RCC_GetHCLKFreq>
 8005560:	4602      	mov	r2, r0
 8005562:	4b05      	ldr	r3, [pc, #20]	; (8005578 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	0b5b      	lsrs	r3, r3, #13
 8005568:	f003 0307 	and.w	r3, r3, #7
 800556c:	4903      	ldr	r1, [pc, #12]	; (800557c <HAL_RCC_GetPCLK2Freq+0x24>)
 800556e:	5ccb      	ldrb	r3, [r1, r3]
 8005570:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005574:	4618      	mov	r0, r3
 8005576:	bd80      	pop	{r7, pc}
 8005578:	40023800 	.word	0x40023800
 800557c:	0800bd80 	.word	0x0800bd80

08005580 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b088      	sub	sp, #32
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005588:	2300      	movs	r3, #0
 800558a:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800558c:	2300      	movs	r3, #0
 800558e:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 8005590:	2300      	movs	r3, #0
 8005592:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 8005594:	2300      	movs	r3, #0
 8005596:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 8005598:	2300      	movs	r3, #0
 800559a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00a      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80055a8:	4b66      	ldr	r3, [pc, #408]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80055aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055ae:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055b6:	4963      	ldr	r1, [pc, #396]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80055b8:	4313      	orrs	r3, r2
 80055ba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d00a      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80055ca:	4b5e      	ldr	r3, [pc, #376]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80055cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055d0:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d8:	495a      	ldr	r1, [pc, #360]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0301 	and.w	r3, r3, #1
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d10b      	bne.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d105      	bne.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005600:	2b00      	cmp	r3, #0
 8005602:	d075      	beq.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005604:	4b50      	ldr	r3, [pc, #320]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005606:	2200      	movs	r2, #0
 8005608:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800560a:	f7fd fd35 	bl	8003078 <HAL_GetTick>
 800560e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005610:	e008      	b.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005612:	f7fd fd31 	bl	8003078 <HAL_GetTick>
 8005616:	4602      	mov	r2, r0
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	2b02      	cmp	r3, #2
 800561e:	d901      	bls.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005620:	2303      	movs	r3, #3
 8005622:	e1dc      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005624:	4b47      	ldr	r3, [pc, #284]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d1f0      	bne.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0301 	and.w	r3, r3, #1
 8005638:	2b00      	cmp	r3, #0
 800563a:	d009      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	019a      	lsls	r2, r3, #6
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	071b      	lsls	r3, r3, #28
 8005648:	493e      	ldr	r1, [pc, #248]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800564a:	4313      	orrs	r3, r2
 800564c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0302 	and.w	r3, r3, #2
 8005658:	2b00      	cmp	r3, #0
 800565a:	d01f      	beq.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800565c:	4b39      	ldr	r3, [pc, #228]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800565e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005662:	0f1b      	lsrs	r3, r3, #28
 8005664:	f003 0307 	and.w	r3, r3, #7
 8005668:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	019a      	lsls	r2, r3, #6
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	061b      	lsls	r3, r3, #24
 8005676:	431a      	orrs	r2, r3
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	071b      	lsls	r3, r3, #28
 800567c:	4931      	ldr	r1, [pc, #196]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800567e:	4313      	orrs	r3, r2
 8005680:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005684:	4b2f      	ldr	r3, [pc, #188]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005686:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800568a:	f023 021f 	bic.w	r2, r3, #31
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a1b      	ldr	r3, [r3, #32]
 8005692:	3b01      	subs	r3, #1
 8005694:	492b      	ldr	r1, [pc, #172]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005696:	4313      	orrs	r3, r2
 8005698:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d00d      	beq.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	019a      	lsls	r2, r3, #6
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	68db      	ldr	r3, [r3, #12]
 80056b2:	061b      	lsls	r3, r3, #24
 80056b4:	431a      	orrs	r2, r3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	071b      	lsls	r3, r3, #28
 80056bc:	4921      	ldr	r1, [pc, #132]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80056be:	4313      	orrs	r3, r2
 80056c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80056c4:	4b20      	ldr	r3, [pc, #128]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80056c6:	2201      	movs	r2, #1
 80056c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80056ca:	f7fd fcd5 	bl	8003078 <HAL_GetTick>
 80056ce:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80056d0:	e008      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80056d2:	f7fd fcd1 	bl	8003078 <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d901      	bls.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e17c      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80056e4:	4b17      	ldr	r3, [pc, #92]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d0f0      	beq.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0304 	and.w	r3, r3, #4
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d112      	bne.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005704:	2b00      	cmp	r3, #0
 8005706:	d10c      	bne.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8005710:	2b00      	cmp	r3, #0
 8005712:	f000 80ce 	beq.w	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800571a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800571e:	f040 80c8 	bne.w	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005722:	4b0a      	ldr	r3, [pc, #40]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005724:	2200      	movs	r2, #0
 8005726:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005728:	f7fd fca6 	bl	8003078 <HAL_GetTick>
 800572c:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800572e:	e00f      	b.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005730:	f7fd fca2 	bl	8003078 <HAL_GetTick>
 8005734:	4602      	mov	r2, r0
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	2b02      	cmp	r3, #2
 800573c:	d908      	bls.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e14d      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8005742:	bf00      	nop
 8005744:	40023800 	.word	0x40023800
 8005748:	42470068 	.word	0x42470068
 800574c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005750:	4ba5      	ldr	r3, [pc, #660]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005758:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800575c:	d0e8      	beq.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b00      	cmp	r3, #0
 8005768:	d02e      	beq.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800576a:	4b9f      	ldr	r3, [pc, #636]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800576c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005770:	0c1b      	lsrs	r3, r3, #16
 8005772:	f003 0303 	and.w	r3, r3, #3
 8005776:	3301      	adds	r3, #1
 8005778:	005b      	lsls	r3, r3, #1
 800577a:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800577c:	4b9a      	ldr	r3, [pc, #616]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800577e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005782:	0f1b      	lsrs	r3, r3, #28
 8005784:	f003 0307 	and.w	r3, r3, #7
 8005788:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	019a      	lsls	r2, r3, #6
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	085b      	lsrs	r3, r3, #1
 8005794:	3b01      	subs	r3, #1
 8005796:	041b      	lsls	r3, r3, #16
 8005798:	431a      	orrs	r2, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	061b      	lsls	r3, r3, #24
 80057a0:	431a      	orrs	r2, r3
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	071b      	lsls	r3, r3, #28
 80057a6:	4990      	ldr	r1, [pc, #576]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80057a8:	4313      	orrs	r3, r2
 80057aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80057ae:	4b8e      	ldr	r3, [pc, #568]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80057b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80057b4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057bc:	3b01      	subs	r3, #1
 80057be:	021b      	lsls	r3, r3, #8
 80057c0:	4989      	ldr	r1, [pc, #548]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80057c2:	4313      	orrs	r3, r2
 80057c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0308 	and.w	r3, r3, #8
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d02c      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80057d4:	4b84      	ldr	r3, [pc, #528]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80057d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057da:	0c1b      	lsrs	r3, r3, #16
 80057dc:	f003 0303 	and.w	r3, r3, #3
 80057e0:	3301      	adds	r3, #1
 80057e2:	005b      	lsls	r3, r3, #1
 80057e4:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80057e6:	4b80      	ldr	r3, [pc, #512]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80057e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057ec:	0e1b      	lsrs	r3, r3, #24
 80057ee:	f003 030f 	and.w	r3, r3, #15
 80057f2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	691b      	ldr	r3, [r3, #16]
 80057f8:	019a      	lsls	r2, r3, #6
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	085b      	lsrs	r3, r3, #1
 80057fe:	3b01      	subs	r3, #1
 8005800:	041b      	lsls	r3, r3, #16
 8005802:	431a      	orrs	r2, r3
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	061b      	lsls	r3, r3, #24
 8005808:	431a      	orrs	r2, r3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	69db      	ldr	r3, [r3, #28]
 800580e:	071b      	lsls	r3, r3, #28
 8005810:	4975      	ldr	r1, [pc, #468]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005812:	4313      	orrs	r3, r2
 8005814:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005818:	4b73      	ldr	r3, [pc, #460]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800581a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800581e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005826:	4970      	ldr	r1, [pc, #448]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005828:	4313      	orrs	r3, r2
 800582a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005836:	2b00      	cmp	r3, #0
 8005838:	d024      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800583e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005842:	d11f      	bne.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005844:	4b68      	ldr	r3, [pc, #416]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005846:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800584a:	0e1b      	lsrs	r3, r3, #24
 800584c:	f003 030f 	and.w	r3, r3, #15
 8005850:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005852:	4b65      	ldr	r3, [pc, #404]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005858:	0f1b      	lsrs	r3, r3, #28
 800585a:	f003 0307 	and.w	r3, r3, #7
 800585e:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	019a      	lsls	r2, r3, #6
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	085b      	lsrs	r3, r3, #1
 800586c:	3b01      	subs	r3, #1
 800586e:	041b      	lsls	r3, r3, #16
 8005870:	431a      	orrs	r2, r3
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	061b      	lsls	r3, r3, #24
 8005876:	431a      	orrs	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	071b      	lsls	r3, r3, #28
 800587c:	495a      	ldr	r1, [pc, #360]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800587e:	4313      	orrs	r3, r2
 8005880:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005884:	4b59      	ldr	r3, [pc, #356]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8005886:	2201      	movs	r2, #1
 8005888:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800588a:	f7fd fbf5 	bl	8003078 <HAL_GetTick>
 800588e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005890:	e008      	b.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005892:	f7fd fbf1 	bl	8003078 <HAL_GetTick>
 8005896:	4602      	mov	r2, r0
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	2b02      	cmp	r3, #2
 800589e:	d901      	bls.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e09c      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80058a4:	4b50      	ldr	r3, [pc, #320]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80058ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80058b0:	d1ef      	bne.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f003 0320 	and.w	r3, r3, #32
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f000 8083 	beq.w	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80058c0:	2300      	movs	r3, #0
 80058c2:	60bb      	str	r3, [r7, #8]
 80058c4:	4b48      	ldr	r3, [pc, #288]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80058c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c8:	4a47      	ldr	r2, [pc, #284]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80058ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058ce:	6413      	str	r3, [r2, #64]	; 0x40
 80058d0:	4b45      	ldr	r3, [pc, #276]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80058d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058d8:	60bb      	str	r3, [r7, #8]
 80058da:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80058dc:	4b44      	ldr	r3, [pc, #272]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a43      	ldr	r2, [pc, #268]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80058e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058e6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80058e8:	f7fd fbc6 	bl	8003078 <HAL_GetTick>
 80058ec:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80058ee:	e008      	b.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80058f0:	f7fd fbc2 	bl	8003078 <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d901      	bls.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 80058fe:	2303      	movs	r3, #3
 8005900:	e06d      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005902:	4b3b      	ldr	r3, [pc, #236]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800590a:	2b00      	cmp	r3, #0
 800590c:	d0f0      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800590e:	4b36      	ldr	r3, [pc, #216]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005910:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005912:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005916:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d02f      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005922:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005926:	69ba      	ldr	r2, [r7, #24]
 8005928:	429a      	cmp	r2, r3
 800592a:	d028      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800592c:	4b2e      	ldr	r3, [pc, #184]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800592e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005930:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005934:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005936:	4b2f      	ldr	r3, [pc, #188]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005938:	2201      	movs	r2, #1
 800593a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800593c:	4b2d      	ldr	r3, [pc, #180]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800593e:	2200      	movs	r2, #0
 8005940:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005942:	4a29      	ldr	r2, [pc, #164]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005948:	4b27      	ldr	r3, [pc, #156]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800594a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800594c:	f003 0301 	and.w	r3, r3, #1
 8005950:	2b01      	cmp	r3, #1
 8005952:	d114      	bne.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005954:	f7fd fb90 	bl	8003078 <HAL_GetTick>
 8005958:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800595a:	e00a      	b.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800595c:	f7fd fb8c 	bl	8003078 <HAL_GetTick>
 8005960:	4602      	mov	r2, r0
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	1ad3      	subs	r3, r2, r3
 8005966:	f241 3288 	movw	r2, #5000	; 0x1388
 800596a:	4293      	cmp	r3, r2
 800596c:	d901      	bls.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e035      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005972:	4b1d      	ldr	r3, [pc, #116]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005974:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005976:	f003 0302 	and.w	r3, r3, #2
 800597a:	2b00      	cmp	r3, #0
 800597c:	d0ee      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005986:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800598a:	d10d      	bne.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800598c:	4b16      	ldr	r3, [pc, #88]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005998:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800599c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059a0:	4911      	ldr	r1, [pc, #68]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80059a2:	4313      	orrs	r3, r2
 80059a4:	608b      	str	r3, [r1, #8]
 80059a6:	e005      	b.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x434>
 80059a8:	4b0f      	ldr	r3, [pc, #60]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	4a0e      	ldr	r2, [pc, #56]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80059ae:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80059b2:	6093      	str	r3, [r2, #8]
 80059b4:	4b0c      	ldr	r3, [pc, #48]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80059b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059c0:	4909      	ldr	r1, [pc, #36]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80059c2:	4313      	orrs	r3, r2
 80059c4:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 0310 	and.w	r3, r3, #16
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d004      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80059d8:	4b07      	ldr	r3, [pc, #28]	; (80059f8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 80059da:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80059dc:	2300      	movs	r3, #0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3720      	adds	r7, #32
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	40023800 	.word	0x40023800
 80059ec:	42470070 	.word	0x42470070
 80059f0:	40007000 	.word	0x40007000
 80059f4:	42470e40 	.word	0x42470e40
 80059f8:	424711e0 	.word	0x424711e0

080059fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b087      	sub	sp, #28
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005a04:	2300      	movs	r3, #0
 8005a06:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005a10:	2300      	movs	r3, #0
 8005a12:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d13e      	bne.n	8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005a1a:	4b23      	ldr	r3, [pc, #140]	; (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005a22:	60fb      	str	r3, [r7, #12]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d005      	beq.n	8005a36 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d12f      	bne.n	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005a30:	4b1e      	ldr	r3, [pc, #120]	; (8005aac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005a32:	617b      	str	r3, [r7, #20]
          break;
 8005a34:	e02f      	b.n	8005a96 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005a36:	4b1c      	ldr	r3, [pc, #112]	; (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a42:	d108      	bne.n	8005a56 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005a44:	4b18      	ldr	r3, [pc, #96]	; (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a4c:	4a18      	ldr	r2, [pc, #96]	; (8005ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a52:	613b      	str	r3, [r7, #16]
 8005a54:	e007      	b.n	8005a66 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005a56:	4b14      	ldr	r3, [pc, #80]	; (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a5e:	4a15      	ldr	r2, [pc, #84]	; (8005ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005a60:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a64:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005a66:	4b10      	ldr	r3, [pc, #64]	; (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005a68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a6c:	099b      	lsrs	r3, r3, #6
 8005a6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	fb02 f303 	mul.w	r3, r2, r3
 8005a78:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005a7a:	4b0b      	ldr	r3, [pc, #44]	; (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005a7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a80:	0f1b      	lsrs	r3, r3, #28
 8005a82:	f003 0307 	and.w	r3, r3, #7
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a8c:	617b      	str	r3, [r7, #20]
          break;
 8005a8e:	e002      	b.n	8005a96 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005a90:	2300      	movs	r3, #0
 8005a92:	617b      	str	r3, [r7, #20]
          break;
 8005a94:	bf00      	nop
        }
      }
      break;
 8005a96:	bf00      	nop
    }
  }
  return frequency;
 8005a98:	697b      	ldr	r3, [r7, #20]
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	371c      	adds	r7, #28
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	40023800 	.word	0x40023800
 8005aac:	00bb8000 	.word	0x00bb8000
 8005ab0:	016e3600 	.word	0x016e3600
 8005ab4:	00f42400 	.word	0x00f42400

08005ab8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b086      	sub	sp, #24
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d101      	bne.n	8005aca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e273      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 0301 	and.w	r3, r3, #1
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d075      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005ad6:	4b88      	ldr	r3, [pc, #544]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f003 030c 	and.w	r3, r3, #12
 8005ade:	2b04      	cmp	r3, #4
 8005ae0:	d00c      	beq.n	8005afc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ae2:	4b85      	ldr	r3, [pc, #532]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005aea:	2b08      	cmp	r3, #8
 8005aec:	d112      	bne.n	8005b14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005aee:	4b82      	ldr	r3, [pc, #520]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005af6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005afa:	d10b      	bne.n	8005b14 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005afc:	4b7e      	ldr	r3, [pc, #504]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d05b      	beq.n	8005bc0 <HAL_RCC_OscConfig+0x108>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d157      	bne.n	8005bc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	e24e      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b1c:	d106      	bne.n	8005b2c <HAL_RCC_OscConfig+0x74>
 8005b1e:	4b76      	ldr	r3, [pc, #472]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a75      	ldr	r2, [pc, #468]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b28:	6013      	str	r3, [r2, #0]
 8005b2a:	e01d      	b.n	8005b68 <HAL_RCC_OscConfig+0xb0>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b34:	d10c      	bne.n	8005b50 <HAL_RCC_OscConfig+0x98>
 8005b36:	4b70      	ldr	r3, [pc, #448]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a6f      	ldr	r2, [pc, #444]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b40:	6013      	str	r3, [r2, #0]
 8005b42:	4b6d      	ldr	r3, [pc, #436]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a6c      	ldr	r2, [pc, #432]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b4c:	6013      	str	r3, [r2, #0]
 8005b4e:	e00b      	b.n	8005b68 <HAL_RCC_OscConfig+0xb0>
 8005b50:	4b69      	ldr	r3, [pc, #420]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a68      	ldr	r2, [pc, #416]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b5a:	6013      	str	r3, [r2, #0]
 8005b5c:	4b66      	ldr	r3, [pc, #408]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a65      	ldr	r2, [pc, #404]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d013      	beq.n	8005b98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b70:	f7fd fa82 	bl	8003078 <HAL_GetTick>
 8005b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b76:	e008      	b.n	8005b8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b78:	f7fd fa7e 	bl	8003078 <HAL_GetTick>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	2b64      	cmp	r3, #100	; 0x64
 8005b84:	d901      	bls.n	8005b8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e213      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b8a:	4b5b      	ldr	r3, [pc, #364]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d0f0      	beq.n	8005b78 <HAL_RCC_OscConfig+0xc0>
 8005b96:	e014      	b.n	8005bc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b98:	f7fd fa6e 	bl	8003078 <HAL_GetTick>
 8005b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b9e:	e008      	b.n	8005bb2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ba0:	f7fd fa6a 	bl	8003078 <HAL_GetTick>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	2b64      	cmp	r3, #100	; 0x64
 8005bac:	d901      	bls.n	8005bb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005bae:	2303      	movs	r3, #3
 8005bb0:	e1ff      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bb2:	4b51      	ldr	r3, [pc, #324]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d1f0      	bne.n	8005ba0 <HAL_RCC_OscConfig+0xe8>
 8005bbe:	e000      	b.n	8005bc2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 0302 	and.w	r3, r3, #2
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d063      	beq.n	8005c96 <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005bce:	4b4a      	ldr	r3, [pc, #296]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f003 030c 	and.w	r3, r3, #12
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d00b      	beq.n	8005bf2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bda:	4b47      	ldr	r3, [pc, #284]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005be2:	2b08      	cmp	r3, #8
 8005be4:	d11c      	bne.n	8005c20 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005be6:	4b44      	ldr	r3, [pc, #272]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d116      	bne.n	8005c20 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bf2:	4b41      	ldr	r3, [pc, #260]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 0302 	and.w	r3, r3, #2
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d005      	beq.n	8005c0a <HAL_RCC_OscConfig+0x152>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d001      	beq.n	8005c0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e1d3      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c0a:	4b3b      	ldr	r3, [pc, #236]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	691b      	ldr	r3, [r3, #16]
 8005c16:	00db      	lsls	r3, r3, #3
 8005c18:	4937      	ldr	r1, [pc, #220]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c1e:	e03a      	b.n	8005c96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d020      	beq.n	8005c6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c28:	4b34      	ldr	r3, [pc, #208]	; (8005cfc <HAL_RCC_OscConfig+0x244>)
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c2e:	f7fd fa23 	bl	8003078 <HAL_GetTick>
 8005c32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c34:	e008      	b.n	8005c48 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c36:	f7fd fa1f 	bl	8003078 <HAL_GetTick>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d901      	bls.n	8005c48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005c44:	2303      	movs	r3, #3
 8005c46:	e1b4      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c48:	4b2b      	ldr	r3, [pc, #172]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 0302 	and.w	r3, r3, #2
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d0f0      	beq.n	8005c36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c54:	4b28      	ldr	r3, [pc, #160]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	00db      	lsls	r3, r3, #3
 8005c62:	4925      	ldr	r1, [pc, #148]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	600b      	str	r3, [r1, #0]
 8005c68:	e015      	b.n	8005c96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c6a:	4b24      	ldr	r3, [pc, #144]	; (8005cfc <HAL_RCC_OscConfig+0x244>)
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c70:	f7fd fa02 	bl	8003078 <HAL_GetTick>
 8005c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c76:	e008      	b.n	8005c8a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c78:	f7fd f9fe 	bl	8003078 <HAL_GetTick>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d901      	bls.n	8005c8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	e193      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c8a:	4b1b      	ldr	r3, [pc, #108]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f003 0302 	and.w	r3, r3, #2
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d1f0      	bne.n	8005c78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 0308 	and.w	r3, r3, #8
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d036      	beq.n	8005d10 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d016      	beq.n	8005cd8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005caa:	4b15      	ldr	r3, [pc, #84]	; (8005d00 <HAL_RCC_OscConfig+0x248>)
 8005cac:	2201      	movs	r2, #1
 8005cae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb0:	f7fd f9e2 	bl	8003078 <HAL_GetTick>
 8005cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cb6:	e008      	b.n	8005cca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005cb8:	f7fd f9de 	bl	8003078 <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d901      	bls.n	8005cca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e173      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cca:	4b0b      	ldr	r3, [pc, #44]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005ccc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cce:	f003 0302 	and.w	r3, r3, #2
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d0f0      	beq.n	8005cb8 <HAL_RCC_OscConfig+0x200>
 8005cd6:	e01b      	b.n	8005d10 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cd8:	4b09      	ldr	r3, [pc, #36]	; (8005d00 <HAL_RCC_OscConfig+0x248>)
 8005cda:	2200      	movs	r2, #0
 8005cdc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cde:	f7fd f9cb 	bl	8003078 <HAL_GetTick>
 8005ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ce4:	e00e      	b.n	8005d04 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ce6:	f7fd f9c7 	bl	8003078 <HAL_GetTick>
 8005cea:	4602      	mov	r2, r0
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	1ad3      	subs	r3, r2, r3
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d907      	bls.n	8005d04 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005cf4:	2303      	movs	r3, #3
 8005cf6:	e15c      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
 8005cf8:	40023800 	.word	0x40023800
 8005cfc:	42470000 	.word	0x42470000
 8005d00:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d04:	4b8a      	ldr	r3, [pc, #552]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005d06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d08:	f003 0302 	and.w	r3, r3, #2
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d1ea      	bne.n	8005ce6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0304 	and.w	r3, r3, #4
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	f000 8097 	beq.w	8005e4c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d22:	4b83      	ldr	r3, [pc, #524]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d10f      	bne.n	8005d4e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d2e:	2300      	movs	r3, #0
 8005d30:	60bb      	str	r3, [r7, #8]
 8005d32:	4b7f      	ldr	r3, [pc, #508]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d36:	4a7e      	ldr	r2, [pc, #504]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005d38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d3c:	6413      	str	r3, [r2, #64]	; 0x40
 8005d3e:	4b7c      	ldr	r3, [pc, #496]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d46:	60bb      	str	r3, [r7, #8]
 8005d48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d4e:	4b79      	ldr	r3, [pc, #484]	; (8005f34 <HAL_RCC_OscConfig+0x47c>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d118      	bne.n	8005d8c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d5a:	4b76      	ldr	r3, [pc, #472]	; (8005f34 <HAL_RCC_OscConfig+0x47c>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a75      	ldr	r2, [pc, #468]	; (8005f34 <HAL_RCC_OscConfig+0x47c>)
 8005d60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d66:	f7fd f987 	bl	8003078 <HAL_GetTick>
 8005d6a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d6c:	e008      	b.n	8005d80 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d6e:	f7fd f983 	bl	8003078 <HAL_GetTick>
 8005d72:	4602      	mov	r2, r0
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	2b02      	cmp	r3, #2
 8005d7a:	d901      	bls.n	8005d80 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	e118      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d80:	4b6c      	ldr	r3, [pc, #432]	; (8005f34 <HAL_RCC_OscConfig+0x47c>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d0f0      	beq.n	8005d6e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d106      	bne.n	8005da2 <HAL_RCC_OscConfig+0x2ea>
 8005d94:	4b66      	ldr	r3, [pc, #408]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d98:	4a65      	ldr	r2, [pc, #404]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005d9a:	f043 0301 	orr.w	r3, r3, #1
 8005d9e:	6713      	str	r3, [r2, #112]	; 0x70
 8005da0:	e01c      	b.n	8005ddc <HAL_RCC_OscConfig+0x324>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	2b05      	cmp	r3, #5
 8005da8:	d10c      	bne.n	8005dc4 <HAL_RCC_OscConfig+0x30c>
 8005daa:	4b61      	ldr	r3, [pc, #388]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dae:	4a60      	ldr	r2, [pc, #384]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005db0:	f043 0304 	orr.w	r3, r3, #4
 8005db4:	6713      	str	r3, [r2, #112]	; 0x70
 8005db6:	4b5e      	ldr	r3, [pc, #376]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dba:	4a5d      	ldr	r2, [pc, #372]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005dbc:	f043 0301 	orr.w	r3, r3, #1
 8005dc0:	6713      	str	r3, [r2, #112]	; 0x70
 8005dc2:	e00b      	b.n	8005ddc <HAL_RCC_OscConfig+0x324>
 8005dc4:	4b5a      	ldr	r3, [pc, #360]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dc8:	4a59      	ldr	r2, [pc, #356]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005dca:	f023 0301 	bic.w	r3, r3, #1
 8005dce:	6713      	str	r3, [r2, #112]	; 0x70
 8005dd0:	4b57      	ldr	r3, [pc, #348]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dd4:	4a56      	ldr	r2, [pc, #344]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005dd6:	f023 0304 	bic.w	r3, r3, #4
 8005dda:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d015      	beq.n	8005e10 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005de4:	f7fd f948 	bl	8003078 <HAL_GetTick>
 8005de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dea:	e00a      	b.n	8005e02 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005dec:	f7fd f944 	bl	8003078 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d901      	bls.n	8005e02 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005dfe:	2303      	movs	r3, #3
 8005e00:	e0d7      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e02:	4b4b      	ldr	r3, [pc, #300]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005e04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e06:	f003 0302 	and.w	r3, r3, #2
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d0ee      	beq.n	8005dec <HAL_RCC_OscConfig+0x334>
 8005e0e:	e014      	b.n	8005e3a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e10:	f7fd f932 	bl	8003078 <HAL_GetTick>
 8005e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e16:	e00a      	b.n	8005e2e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e18:	f7fd f92e 	bl	8003078 <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d901      	bls.n	8005e2e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e0c1      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e2e:	4b40      	ldr	r3, [pc, #256]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005e30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1ee      	bne.n	8005e18 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e3a:	7dfb      	ldrb	r3, [r7, #23]
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d105      	bne.n	8005e4c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e40:	4b3b      	ldr	r3, [pc, #236]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e44:	4a3a      	ldr	r2, [pc, #232]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005e46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e4a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	699b      	ldr	r3, [r3, #24]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f000 80ad 	beq.w	8005fb0 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e56:	4b36      	ldr	r3, [pc, #216]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f003 030c 	and.w	r3, r3, #12
 8005e5e:	2b08      	cmp	r3, #8
 8005e60:	d060      	beq.n	8005f24 <HAL_RCC_OscConfig+0x46c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	699b      	ldr	r3, [r3, #24]
 8005e66:	2b02      	cmp	r3, #2
 8005e68:	d145      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e6a:	4b33      	ldr	r3, [pc, #204]	; (8005f38 <HAL_RCC_OscConfig+0x480>)
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e70:	f7fd f902 	bl	8003078 <HAL_GetTick>
 8005e74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e76:	e008      	b.n	8005e8a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e78:	f7fd f8fe 	bl	8003078 <HAL_GetTick>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	2b02      	cmp	r3, #2
 8005e84:	d901      	bls.n	8005e8a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e093      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e8a:	4b29      	ldr	r3, [pc, #164]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d1f0      	bne.n	8005e78 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	69da      	ldr	r2, [r3, #28]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6a1b      	ldr	r3, [r3, #32]
 8005e9e:	431a      	orrs	r2, r3
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea4:	019b      	lsls	r3, r3, #6
 8005ea6:	431a      	orrs	r2, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eac:	085b      	lsrs	r3, r3, #1
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	041b      	lsls	r3, r3, #16
 8005eb2:	431a      	orrs	r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb8:	061b      	lsls	r3, r3, #24
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec0:	071b      	lsls	r3, r3, #28
 8005ec2:	491b      	ldr	r1, [pc, #108]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ec8:	4b1b      	ldr	r3, [pc, #108]	; (8005f38 <HAL_RCC_OscConfig+0x480>)
 8005eca:	2201      	movs	r2, #1
 8005ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ece:	f7fd f8d3 	bl	8003078 <HAL_GetTick>
 8005ed2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ed4:	e008      	b.n	8005ee8 <HAL_RCC_OscConfig+0x430>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ed6:	f7fd f8cf 	bl	8003078 <HAL_GetTick>
 8005eda:	4602      	mov	r2, r0
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	2b02      	cmp	r3, #2
 8005ee2:	d901      	bls.n	8005ee8 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8005ee4:	2303      	movs	r3, #3
 8005ee6:	e064      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ee8:	4b11      	ldr	r3, [pc, #68]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d0f0      	beq.n	8005ed6 <HAL_RCC_OscConfig+0x41e>
 8005ef4:	e05c      	b.n	8005fb0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ef6:	4b10      	ldr	r3, [pc, #64]	; (8005f38 <HAL_RCC_OscConfig+0x480>)
 8005ef8:	2200      	movs	r2, #0
 8005efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005efc:	f7fd f8bc 	bl	8003078 <HAL_GetTick>
 8005f00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f02:	e008      	b.n	8005f16 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f04:	f7fd f8b8 	bl	8003078 <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	2b02      	cmp	r3, #2
 8005f10:	d901      	bls.n	8005f16 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8005f12:	2303      	movs	r3, #3
 8005f14:	e04d      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f16:	4b06      	ldr	r3, [pc, #24]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d1f0      	bne.n	8005f04 <HAL_RCC_OscConfig+0x44c>
 8005f22:	e045      	b.n	8005fb0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	699b      	ldr	r3, [r3, #24]
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d107      	bne.n	8005f3c <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e040      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
 8005f30:	40023800 	.word	0x40023800
 8005f34:	40007000 	.word	0x40007000
 8005f38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f3c:	4b1f      	ldr	r3, [pc, #124]	; (8005fbc <HAL_RCC_OscConfig+0x504>)
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	699b      	ldr	r3, [r3, #24]
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d030      	beq.n	8005fac <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d129      	bne.n	8005fac <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d122      	bne.n	8005fac <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005f72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d119      	bne.n	8005fac <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f82:	085b      	lsrs	r3, r3, #1
 8005f84:	3b01      	subs	r3, #1
 8005f86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d10f      	bne.n	8005fac <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d107      	bne.n	8005fac <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fa6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d001      	beq.n	8005fb0 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e000      	b.n	8005fb2 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8005fb0:	2300      	movs	r3, #0
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3718      	adds	r7, #24
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
 8005fba:	bf00      	nop
 8005fbc:	40023800 	.word	0x40023800

08005fc0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b084      	sub	sp, #16
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d101      	bne.n	8005fd6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e066      	b.n	80060a4 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	7f5b      	ldrb	r3, [r3, #29]
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d105      	bne.n	8005fec <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f7fb fec8 	bl	8001d7c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2202      	movs	r2, #2
 8005ff0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	22ca      	movs	r2, #202	; 0xca
 8005ff8:	625a      	str	r2, [r3, #36]	; 0x24
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2253      	movs	r2, #83	; 0x53
 8006000:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 f998 	bl	8006338 <RTC_EnterInitMode>
 8006008:	4603      	mov	r3, r0
 800600a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800600c:	7bfb      	ldrb	r3, [r7, #15]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d12c      	bne.n	800606c <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	6812      	ldr	r2, [r2, #0]
 800601c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006020:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006024:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	6899      	ldr	r1, [r3, #8]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	685a      	ldr	r2, [r3, #4]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	691b      	ldr	r3, [r3, #16]
 8006034:	431a      	orrs	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	431a      	orrs	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	430a      	orrs	r2, r1
 8006042:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	687a      	ldr	r2, [r7, #4]
 800604a:	68d2      	ldr	r2, [r2, #12]
 800604c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	6919      	ldr	r1, [r3, #16]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	041a      	lsls	r2, r3, #16
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	430a      	orrs	r2, r1
 8006060:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 f99f 	bl	80063a6 <RTC_ExitInitMode>
 8006068:	4603      	mov	r3, r0
 800606a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800606c:	7bfb      	ldrb	r3, [r7, #15]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d113      	bne.n	800609a <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006080:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	699a      	ldr	r2, [r3, #24]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	430a      	orrs	r2, r1
 8006092:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	22ff      	movs	r2, #255	; 0xff
 80060a0:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80060a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3710      	adds	r7, #16
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80060ac:	b590      	push	{r4, r7, lr}
 80060ae:	b087      	sub	sp, #28
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80060b8:	2300      	movs	r3, #0
 80060ba:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	7f1b      	ldrb	r3, [r3, #28]
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d101      	bne.n	80060c8 <HAL_RTC_SetTime+0x1c>
 80060c4:	2302      	movs	r3, #2
 80060c6:	e087      	b.n	80061d8 <HAL_RTC_SetTime+0x12c>
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2201      	movs	r2, #1
 80060cc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2202      	movs	r2, #2
 80060d2:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d126      	bne.n	8006128 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d102      	bne.n	80060ee <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	2200      	movs	r2, #0
 80060ec:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	781b      	ldrb	r3, [r3, #0]
 80060f2:	4618      	mov	r0, r3
 80060f4:	f000 f97c 	bl	80063f0 <RTC_ByteToBcd2>
 80060f8:	4603      	mov	r3, r0
 80060fa:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	785b      	ldrb	r3, [r3, #1]
 8006100:	4618      	mov	r0, r3
 8006102:	f000 f975 	bl	80063f0 <RTC_ByteToBcd2>
 8006106:	4603      	mov	r3, r0
 8006108:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800610a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	789b      	ldrb	r3, [r3, #2]
 8006110:	4618      	mov	r0, r3
 8006112:	f000 f96d 	bl	80063f0 <RTC_ByteToBcd2>
 8006116:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006118:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	78db      	ldrb	r3, [r3, #3]
 8006120:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006122:	4313      	orrs	r3, r2
 8006124:	617b      	str	r3, [r7, #20]
 8006126:	e018      	b.n	800615a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006132:	2b00      	cmp	r3, #0
 8006134:	d102      	bne.n	800613c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	2200      	movs	r2, #0
 800613a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	781b      	ldrb	r3, [r3, #0]
 8006140:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	785b      	ldrb	r3, [r3, #1]
 8006146:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006148:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800614a:	68ba      	ldr	r2, [r7, #8]
 800614c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800614e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	78db      	ldrb	r3, [r3, #3]
 8006154:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006156:	4313      	orrs	r3, r2
 8006158:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	22ca      	movs	r2, #202	; 0xca
 8006160:	625a      	str	r2, [r3, #36]	; 0x24
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	2253      	movs	r2, #83	; 0x53
 8006168:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800616a:	68f8      	ldr	r0, [r7, #12]
 800616c:	f000 f8e4 	bl	8006338 <RTC_EnterInitMode>
 8006170:	4603      	mov	r3, r0
 8006172:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006174:	7cfb      	ldrb	r3, [r7, #19]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d120      	bne.n	80061bc <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006184:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006188:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	689a      	ldr	r2, [r3, #8]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006198:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	6899      	ldr	r1, [r3, #8]
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	68da      	ldr	r2, [r3, #12]
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	691b      	ldr	r3, [r3, #16]
 80061a8:	431a      	orrs	r2, r3
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	430a      	orrs	r2, r1
 80061b0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80061b2:	68f8      	ldr	r0, [r7, #12]
 80061b4:	f000 f8f7 	bl	80063a6 <RTC_ExitInitMode>
 80061b8:	4603      	mov	r3, r0
 80061ba:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80061bc:	7cfb      	ldrb	r3, [r7, #19]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d102      	bne.n	80061c8 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2201      	movs	r2, #1
 80061c6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	22ff      	movs	r2, #255	; 0xff
 80061ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	771a      	strb	r2, [r3, #28]

  return status;
 80061d6:	7cfb      	ldrb	r3, [r7, #19]
}
 80061d8:	4618      	mov	r0, r3
 80061da:	371c      	adds	r7, #28
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd90      	pop	{r4, r7, pc}

080061e0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80061e0:	b590      	push	{r4, r7, lr}
 80061e2:	b087      	sub	sp, #28
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	60b9      	str	r1, [r7, #8]
 80061ea:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80061ec:	2300      	movs	r3, #0
 80061ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	7f1b      	ldrb	r3, [r3, #28]
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d101      	bne.n	80061fc <HAL_RTC_SetDate+0x1c>
 80061f8:	2302      	movs	r3, #2
 80061fa:	e071      	b.n	80062e0 <HAL_RTC_SetDate+0x100>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2201      	movs	r2, #1
 8006200:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2202      	movs	r2, #2
 8006206:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10e      	bne.n	800622c <HAL_RTC_SetDate+0x4c>
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	785b      	ldrb	r3, [r3, #1]
 8006212:	f003 0310 	and.w	r3, r3, #16
 8006216:	2b00      	cmp	r3, #0
 8006218:	d008      	beq.n	800622c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	785b      	ldrb	r3, [r3, #1]
 800621e:	f023 0310 	bic.w	r3, r3, #16
 8006222:	b2db      	uxtb	r3, r3
 8006224:	330a      	adds	r3, #10
 8006226:	b2da      	uxtb	r2, r3
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d11c      	bne.n	800626c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	78db      	ldrb	r3, [r3, #3]
 8006236:	4618      	mov	r0, r3
 8006238:	f000 f8da 	bl	80063f0 <RTC_ByteToBcd2>
 800623c:	4603      	mov	r3, r0
 800623e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	785b      	ldrb	r3, [r3, #1]
 8006244:	4618      	mov	r0, r3
 8006246:	f000 f8d3 	bl	80063f0 <RTC_ByteToBcd2>
 800624a:	4603      	mov	r3, r0
 800624c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800624e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	789b      	ldrb	r3, [r3, #2]
 8006254:	4618      	mov	r0, r3
 8006256:	f000 f8cb 	bl	80063f0 <RTC_ByteToBcd2>
 800625a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800625c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006266:	4313      	orrs	r3, r2
 8006268:	617b      	str	r3, [r7, #20]
 800626a:	e00e      	b.n	800628a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	78db      	ldrb	r3, [r3, #3]
 8006270:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	785b      	ldrb	r3, [r3, #1]
 8006276:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006278:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800627a:	68ba      	ldr	r2, [r7, #8]
 800627c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800627e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	781b      	ldrb	r3, [r3, #0]
 8006284:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006286:	4313      	orrs	r3, r2
 8006288:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	22ca      	movs	r2, #202	; 0xca
 8006290:	625a      	str	r2, [r3, #36]	; 0x24
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2253      	movs	r2, #83	; 0x53
 8006298:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	f000 f84c 	bl	8006338 <RTC_EnterInitMode>
 80062a0:	4603      	mov	r3, r0
 80062a2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80062a4:	7cfb      	ldrb	r3, [r7, #19]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d10c      	bne.n	80062c4 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80062b4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80062b8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80062ba:	68f8      	ldr	r0, [r7, #12]
 80062bc:	f000 f873 	bl	80063a6 <RTC_ExitInitMode>
 80062c0:	4603      	mov	r3, r0
 80062c2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80062c4:	7cfb      	ldrb	r3, [r7, #19]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d102      	bne.n	80062d0 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2201      	movs	r2, #1
 80062ce:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	22ff      	movs	r2, #255	; 0xff
 80062d6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2200      	movs	r2, #0
 80062dc:	771a      	strb	r2, [r3, #28]

  return status;
 80062de:	7cfb      	ldrb	r3, [r7, #19]
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	371c      	adds	r7, #28
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd90      	pop	{r4, r7, pc}

080062e8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b084      	sub	sp, #16
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062f0:	2300      	movs	r3, #0
 80062f2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68da      	ldr	r2, [r3, #12]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006302:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006304:	f7fc feb8 	bl	8003078 <HAL_GetTick>
 8006308:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800630a:	e009      	b.n	8006320 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800630c:	f7fc feb4 	bl	8003078 <HAL_GetTick>
 8006310:	4602      	mov	r2, r0
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	1ad3      	subs	r3, r2, r3
 8006316:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800631a:	d901      	bls.n	8006320 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e007      	b.n	8006330 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	68db      	ldr	r3, [r3, #12]
 8006326:	f003 0320 	and.w	r3, r3, #32
 800632a:	2b00      	cmp	r3, #0
 800632c:	d0ee      	beq.n	800630c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800632e:	2300      	movs	r3, #0
}
 8006330:	4618      	mov	r0, r3
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006340:	2300      	movs	r3, #0
 8006342:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006344:	2300      	movs	r3, #0
 8006346:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006352:	2b00      	cmp	r3, #0
 8006354:	d122      	bne.n	800639c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	68da      	ldr	r2, [r3, #12]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006364:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006366:	f7fc fe87 	bl	8003078 <HAL_GetTick>
 800636a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800636c:	e00c      	b.n	8006388 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800636e:	f7fc fe83 	bl	8003078 <HAL_GetTick>
 8006372:	4602      	mov	r2, r0
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	1ad3      	subs	r3, r2, r3
 8006378:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800637c:	d904      	bls.n	8006388 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2204      	movs	r2, #4
 8006382:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006392:	2b00      	cmp	r3, #0
 8006394:	d102      	bne.n	800639c <RTC_EnterInitMode+0x64>
 8006396:	7bfb      	ldrb	r3, [r7, #15]
 8006398:	2b01      	cmp	r3, #1
 800639a:	d1e8      	bne.n	800636e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800639c:	7bfb      	ldrb	r3, [r7, #15]
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3710      	adds	r7, #16
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}

080063a6 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80063a6:	b580      	push	{r7, lr}
 80063a8:	b084      	sub	sp, #16
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063ae:	2300      	movs	r3, #0
 80063b0:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68da      	ldr	r2, [r3, #12]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80063c0:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	f003 0320 	and.w	r3, r3, #32
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d10a      	bne.n	80063e6 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f7ff ff89 	bl	80062e8 <HAL_RTC_WaitForSynchro>
 80063d6:	4603      	mov	r3, r0
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d004      	beq.n	80063e6 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2204      	movs	r2, #4
 80063e0:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80063e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3710      	adds	r7, #16
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}

080063f0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b085      	sub	sp, #20
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	4603      	mov	r3, r0
 80063f8:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80063fa:	2300      	movs	r3, #0
 80063fc:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80063fe:	e005      	b.n	800640c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006400:	7bfb      	ldrb	r3, [r7, #15]
 8006402:	3301      	adds	r3, #1
 8006404:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8006406:	79fb      	ldrb	r3, [r7, #7]
 8006408:	3b0a      	subs	r3, #10
 800640a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800640c:	79fb      	ldrb	r3, [r7, #7]
 800640e:	2b09      	cmp	r3, #9
 8006410:	d8f6      	bhi.n	8006400 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006412:	7bfb      	ldrb	r3, [r7, #15]
 8006414:	011b      	lsls	r3, r3, #4
 8006416:	b2da      	uxtb	r2, r3
 8006418:	79fb      	ldrb	r3, [r7, #7]
 800641a:	4313      	orrs	r3, r2
 800641c:	b2db      	uxtb	r3, r3
}
 800641e:	4618      	mov	r0, r3
 8006420:	3714      	adds	r7, #20
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr

0800642a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800642a:	b580      	push	{r7, lr}
 800642c:	b082      	sub	sp, #8
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d101      	bne.n	800643c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e07b      	b.n	8006534 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006440:	2b00      	cmp	r3, #0
 8006442:	d108      	bne.n	8006456 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800644c:	d009      	beq.n	8006462 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	61da      	str	r2, [r3, #28]
 8006454:	e005      	b.n	8006462 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2200      	movs	r2, #0
 800645a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800646e:	b2db      	uxtb	r3, r3
 8006470:	2b00      	cmp	r3, #0
 8006472:	d106      	bne.n	8006482 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2200      	movs	r2, #0
 8006478:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f7fb fca7 	bl	8001dd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2202      	movs	r2, #2
 8006486:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006498:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80064aa:	431a      	orrs	r2, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064b4:	431a      	orrs	r2, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	691b      	ldr	r3, [r3, #16]
 80064ba:	f003 0302 	and.w	r3, r3, #2
 80064be:	431a      	orrs	r2, r3
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	695b      	ldr	r3, [r3, #20]
 80064c4:	f003 0301 	and.w	r3, r3, #1
 80064c8:	431a      	orrs	r2, r3
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	699b      	ldr	r3, [r3, #24]
 80064ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064d2:	431a      	orrs	r2, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	69db      	ldr	r3, [r3, #28]
 80064d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80064dc:	431a      	orrs	r2, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a1b      	ldr	r3, [r3, #32]
 80064e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064e6:	ea42 0103 	orr.w	r1, r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064ee:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	430a      	orrs	r2, r1
 80064f8:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	0c1b      	lsrs	r3, r3, #16
 8006500:	f003 0104 	and.w	r1, r3, #4
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006508:	f003 0210 	and.w	r2, r3, #16
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	430a      	orrs	r2, r1
 8006512:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	69da      	ldr	r2, [r3, #28]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006522:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2201      	movs	r2, #1
 800652e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006532:	2300      	movs	r3, #0
}
 8006534:	4618      	mov	r0, r3
 8006536:	3708      	adds	r7, #8
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}

0800653c <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b082      	sub	sp, #8
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d101      	bne.n	800654e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e01a      	b.n	8006584 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2202      	movs	r2, #2
 8006552:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006564:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f7fb fcee 	bl	8001f48 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006582:	2300      	movs	r3, #0
}
 8006584:	4618      	mov	r0, r3
 8006586:	3708      	adds	r7, #8
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}

0800658c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b088      	sub	sp, #32
 8006590:	af00      	add	r7, sp, #0
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	60b9      	str	r1, [r7, #8]
 8006596:	603b      	str	r3, [r7, #0]
 8006598:	4613      	mov	r3, r2
 800659a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800659c:	2300      	movs	r3, #0
 800659e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d101      	bne.n	80065ae <HAL_SPI_Transmit+0x22>
 80065aa:	2302      	movs	r3, #2
 80065ac:	e126      	b.n	80067fc <HAL_SPI_Transmit+0x270>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2201      	movs	r2, #1
 80065b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065b6:	f7fc fd5f 	bl	8003078 <HAL_GetTick>
 80065ba:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80065bc:	88fb      	ldrh	r3, [r7, #6]
 80065be:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d002      	beq.n	80065d2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80065cc:	2302      	movs	r3, #2
 80065ce:	77fb      	strb	r3, [r7, #31]
    goto error;
 80065d0:	e10b      	b.n	80067ea <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d002      	beq.n	80065de <HAL_SPI_Transmit+0x52>
 80065d8:	88fb      	ldrh	r3, [r7, #6]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d102      	bne.n	80065e4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80065e2:	e102      	b.n	80067ea <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2203      	movs	r2, #3
 80065e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	68ba      	ldr	r2, [r7, #8]
 80065f6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	88fa      	ldrh	r2, [r7, #6]
 80065fc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	88fa      	ldrh	r2, [r7, #6]
 8006602:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2200      	movs	r2, #0
 8006608:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2200      	movs	r2, #0
 8006614:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2200      	movs	r2, #0
 800661a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2200      	movs	r2, #0
 8006620:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800662a:	d10f      	bne.n	800664c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800663a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800664a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006656:	2b40      	cmp	r3, #64	; 0x40
 8006658:	d007      	beq.n	800666a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006668:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	68db      	ldr	r3, [r3, #12]
 800666e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006672:	d14b      	bne.n	800670c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d002      	beq.n	8006682 <HAL_SPI_Transmit+0xf6>
 800667c:	8afb      	ldrh	r3, [r7, #22]
 800667e:	2b01      	cmp	r3, #1
 8006680:	d13e      	bne.n	8006700 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006686:	881a      	ldrh	r2, [r3, #0]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006692:	1c9a      	adds	r2, r3, #2
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800669c:	b29b      	uxth	r3, r3
 800669e:	3b01      	subs	r3, #1
 80066a0:	b29a      	uxth	r2, r3
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80066a6:	e02b      	b.n	8006700 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	689b      	ldr	r3, [r3, #8]
 80066ae:	f003 0302 	and.w	r3, r3, #2
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	d112      	bne.n	80066dc <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ba:	881a      	ldrh	r2, [r3, #0]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c6:	1c9a      	adds	r2, r3, #2
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	3b01      	subs	r3, #1
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	86da      	strh	r2, [r3, #54]	; 0x36
 80066da:	e011      	b.n	8006700 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066dc:	f7fc fccc 	bl	8003078 <HAL_GetTick>
 80066e0:	4602      	mov	r2, r0
 80066e2:	69bb      	ldr	r3, [r7, #24]
 80066e4:	1ad3      	subs	r3, r2, r3
 80066e6:	683a      	ldr	r2, [r7, #0]
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d803      	bhi.n	80066f4 <HAL_SPI_Transmit+0x168>
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066f2:	d102      	bne.n	80066fa <HAL_SPI_Transmit+0x16e>
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d102      	bne.n	8006700 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80066fe:	e074      	b.n	80067ea <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006704:	b29b      	uxth	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d1ce      	bne.n	80066a8 <HAL_SPI_Transmit+0x11c>
 800670a:	e04c      	b.n	80067a6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d002      	beq.n	800671a <HAL_SPI_Transmit+0x18e>
 8006714:	8afb      	ldrh	r3, [r7, #22]
 8006716:	2b01      	cmp	r3, #1
 8006718:	d140      	bne.n	800679c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	330c      	adds	r3, #12
 8006724:	7812      	ldrb	r2, [r2, #0]
 8006726:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800672c:	1c5a      	adds	r2, r3, #1
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006736:	b29b      	uxth	r3, r3
 8006738:	3b01      	subs	r3, #1
 800673a:	b29a      	uxth	r2, r3
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006740:	e02c      	b.n	800679c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	f003 0302 	and.w	r3, r3, #2
 800674c:	2b02      	cmp	r3, #2
 800674e:	d113      	bne.n	8006778 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	330c      	adds	r3, #12
 800675a:	7812      	ldrb	r2, [r2, #0]
 800675c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006762:	1c5a      	adds	r2, r3, #1
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800676c:	b29b      	uxth	r3, r3
 800676e:	3b01      	subs	r3, #1
 8006770:	b29a      	uxth	r2, r3
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	86da      	strh	r2, [r3, #54]	; 0x36
 8006776:	e011      	b.n	800679c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006778:	f7fc fc7e 	bl	8003078 <HAL_GetTick>
 800677c:	4602      	mov	r2, r0
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	683a      	ldr	r2, [r7, #0]
 8006784:	429a      	cmp	r2, r3
 8006786:	d803      	bhi.n	8006790 <HAL_SPI_Transmit+0x204>
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678e:	d102      	bne.n	8006796 <HAL_SPI_Transmit+0x20a>
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d102      	bne.n	800679c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	77fb      	strb	r3, [r7, #31]
          goto error;
 800679a:	e026      	b.n	80067ea <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1cd      	bne.n	8006742 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80067a6:	69ba      	ldr	r2, [r7, #24]
 80067a8:	6839      	ldr	r1, [r7, #0]
 80067aa:	68f8      	ldr	r0, [r7, #12]
 80067ac:	f000 fbda 	bl	8006f64 <SPI_EndRxTxTransaction>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d002      	beq.n	80067bc <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2220      	movs	r2, #32
 80067ba:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d10a      	bne.n	80067da <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067c4:	2300      	movs	r3, #0
 80067c6:	613b      	str	r3, [r7, #16]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	613b      	str	r3, [r7, #16]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	613b      	str	r3, [r7, #16]
 80067d8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d002      	beq.n	80067e8 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	77fb      	strb	r3, [r7, #31]
 80067e6:	e000      	b.n	80067ea <HAL_SPI_Transmit+0x25e>
  }

error:
 80067e8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2201      	movs	r2, #1
 80067ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80067fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3720      	adds	r7, #32
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b088      	sub	sp, #32
 8006808:	af02      	add	r7, sp, #8
 800680a:	60f8      	str	r0, [r7, #12]
 800680c:	60b9      	str	r1, [r7, #8]
 800680e:	603b      	str	r3, [r7, #0]
 8006810:	4613      	mov	r3, r2
 8006812:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006814:	2300      	movs	r3, #0
 8006816:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006820:	d112      	bne.n	8006848 <HAL_SPI_Receive+0x44>
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d10e      	bne.n	8006848 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2204      	movs	r2, #4
 800682e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006832:	88fa      	ldrh	r2, [r7, #6]
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	9300      	str	r3, [sp, #0]
 8006838:	4613      	mov	r3, r2
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	68b9      	ldr	r1, [r7, #8]
 800683e:	68f8      	ldr	r0, [r7, #12]
 8006840:	f000 f8f1 	bl	8006a26 <HAL_SPI_TransmitReceive>
 8006844:	4603      	mov	r3, r0
 8006846:	e0ea      	b.n	8006a1e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800684e:	2b01      	cmp	r3, #1
 8006850:	d101      	bne.n	8006856 <HAL_SPI_Receive+0x52>
 8006852:	2302      	movs	r3, #2
 8006854:	e0e3      	b.n	8006a1e <HAL_SPI_Receive+0x21a>
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800685e:	f7fc fc0b 	bl	8003078 <HAL_GetTick>
 8006862:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800686a:	b2db      	uxtb	r3, r3
 800686c:	2b01      	cmp	r3, #1
 800686e:	d002      	beq.n	8006876 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006870:	2302      	movs	r3, #2
 8006872:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006874:	e0ca      	b.n	8006a0c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d002      	beq.n	8006882 <HAL_SPI_Receive+0x7e>
 800687c:	88fb      	ldrh	r3, [r7, #6]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d102      	bne.n	8006888 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006886:	e0c1      	b.n	8006a0c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2204      	movs	r2, #4
 800688c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	68ba      	ldr	r2, [r7, #8]
 800689a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	88fa      	ldrh	r2, [r7, #6]
 80068a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	88fa      	ldrh	r2, [r7, #6]
 80068a6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2200      	movs	r2, #0
 80068ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2200      	movs	r2, #0
 80068b8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2200      	movs	r2, #0
 80068be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2200      	movs	r2, #0
 80068c4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068ce:	d10f      	bne.n	80068f0 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068de:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80068ee:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068fa:	2b40      	cmp	r3, #64	; 0x40
 80068fc:	d007      	beq.n	800690e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800690c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d162      	bne.n	80069dc <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006916:	e02e      	b.n	8006976 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f003 0301 	and.w	r3, r3, #1
 8006922:	2b01      	cmp	r3, #1
 8006924:	d115      	bne.n	8006952 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f103 020c 	add.w	r2, r3, #12
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006932:	7812      	ldrb	r2, [r2, #0]
 8006934:	b2d2      	uxtb	r2, r2
 8006936:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800693c:	1c5a      	adds	r2, r3, #1
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006946:	b29b      	uxth	r3, r3
 8006948:	3b01      	subs	r3, #1
 800694a:	b29a      	uxth	r2, r3
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006950:	e011      	b.n	8006976 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006952:	f7fc fb91 	bl	8003078 <HAL_GetTick>
 8006956:	4602      	mov	r2, r0
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	1ad3      	subs	r3, r2, r3
 800695c:	683a      	ldr	r2, [r7, #0]
 800695e:	429a      	cmp	r2, r3
 8006960:	d803      	bhi.n	800696a <HAL_SPI_Receive+0x166>
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006968:	d102      	bne.n	8006970 <HAL_SPI_Receive+0x16c>
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d102      	bne.n	8006976 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006970:	2303      	movs	r3, #3
 8006972:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006974:	e04a      	b.n	8006a0c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800697a:	b29b      	uxth	r3, r3
 800697c:	2b00      	cmp	r3, #0
 800697e:	d1cb      	bne.n	8006918 <HAL_SPI_Receive+0x114>
 8006980:	e031      	b.n	80069e6 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	f003 0301 	and.w	r3, r3, #1
 800698c:	2b01      	cmp	r3, #1
 800698e:	d113      	bne.n	80069b8 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68da      	ldr	r2, [r3, #12]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800699a:	b292      	uxth	r2, r2
 800699c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069a2:	1c9a      	adds	r2, r3, #2
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	3b01      	subs	r3, #1
 80069b0:	b29a      	uxth	r2, r3
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80069b6:	e011      	b.n	80069dc <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069b8:	f7fc fb5e 	bl	8003078 <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	683a      	ldr	r2, [r7, #0]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d803      	bhi.n	80069d0 <HAL_SPI_Receive+0x1cc>
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069ce:	d102      	bne.n	80069d6 <HAL_SPI_Receive+0x1d2>
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d102      	bne.n	80069dc <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80069d6:	2303      	movs	r3, #3
 80069d8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80069da:	e017      	b.n	8006a0c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d1cd      	bne.n	8006982 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069e6:	693a      	ldr	r2, [r7, #16]
 80069e8:	6839      	ldr	r1, [r7, #0]
 80069ea:	68f8      	ldr	r0, [r7, #12]
 80069ec:	f000 fa54 	bl	8006e98 <SPI_EndRxTransaction>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d002      	beq.n	80069fc <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2220      	movs	r2, #32
 80069fa:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d002      	beq.n	8006a0a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	75fb      	strb	r3, [r7, #23]
 8006a08:	e000      	b.n	8006a0c <HAL_SPI_Receive+0x208>
  }

error :
 8006a0a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3718      	adds	r7, #24
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}

08006a26 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006a26:	b580      	push	{r7, lr}
 8006a28:	b08c      	sub	sp, #48	; 0x30
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	60f8      	str	r0, [r7, #12]
 8006a2e:	60b9      	str	r1, [r7, #8]
 8006a30:	607a      	str	r2, [r7, #4]
 8006a32:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006a34:	2301      	movs	r3, #1
 8006a36:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d101      	bne.n	8006a4c <HAL_SPI_TransmitReceive+0x26>
 8006a48:	2302      	movs	r3, #2
 8006a4a:	e18a      	b.n	8006d62 <HAL_SPI_TransmitReceive+0x33c>
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a54:	f7fc fb10 	bl	8003078 <HAL_GetTick>
 8006a58:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a60:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006a6a:	887b      	ldrh	r3, [r7, #2]
 8006a6c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a6e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d00f      	beq.n	8006a96 <HAL_SPI_TransmitReceive+0x70>
 8006a76:	69fb      	ldr	r3, [r7, #28]
 8006a78:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a7c:	d107      	bne.n	8006a8e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d103      	bne.n	8006a8e <HAL_SPI_TransmitReceive+0x68>
 8006a86:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a8a:	2b04      	cmp	r3, #4
 8006a8c:	d003      	beq.n	8006a96 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006a8e:	2302      	movs	r3, #2
 8006a90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006a94:	e15b      	b.n	8006d4e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d005      	beq.n	8006aa8 <HAL_SPI_TransmitReceive+0x82>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d002      	beq.n	8006aa8 <HAL_SPI_TransmitReceive+0x82>
 8006aa2:	887b      	ldrh	r3, [r7, #2]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d103      	bne.n	8006ab0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006aae:	e14e      	b.n	8006d4e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	2b04      	cmp	r3, #4
 8006aba:	d003      	beq.n	8006ac4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2205      	movs	r2, #5
 8006ac0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	887a      	ldrh	r2, [r7, #2]
 8006ad4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	887a      	ldrh	r2, [r7, #2]
 8006ada:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	68ba      	ldr	r2, [r7, #8]
 8006ae0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	887a      	ldrh	r2, [r7, #2]
 8006ae6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	887a      	ldrh	r2, [r7, #2]
 8006aec:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2200      	movs	r2, #0
 8006af2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2200      	movs	r2, #0
 8006af8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b04:	2b40      	cmp	r3, #64	; 0x40
 8006b06:	d007      	beq.n	8006b18 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b16:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	68db      	ldr	r3, [r3, #12]
 8006b1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b20:	d178      	bne.n	8006c14 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d002      	beq.n	8006b30 <HAL_SPI_TransmitReceive+0x10a>
 8006b2a:	8b7b      	ldrh	r3, [r7, #26]
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d166      	bne.n	8006bfe <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b34:	881a      	ldrh	r2, [r3, #0]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b40:	1c9a      	adds	r2, r3, #2
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	3b01      	subs	r3, #1
 8006b4e:	b29a      	uxth	r2, r3
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b54:	e053      	b.n	8006bfe <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	f003 0302 	and.w	r3, r3, #2
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d11b      	bne.n	8006b9c <HAL_SPI_TransmitReceive+0x176>
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d016      	beq.n	8006b9c <HAL_SPI_TransmitReceive+0x176>
 8006b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d113      	bne.n	8006b9c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b78:	881a      	ldrh	r2, [r3, #0]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b84:	1c9a      	adds	r2, r3, #2
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	3b01      	subs	r3, #1
 8006b92:	b29a      	uxth	r2, r3
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	f003 0301 	and.w	r3, r3, #1
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d119      	bne.n	8006bde <HAL_SPI_TransmitReceive+0x1b8>
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d014      	beq.n	8006bde <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68da      	ldr	r2, [r3, #12]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bbe:	b292      	uxth	r2, r2
 8006bc0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc6:	1c9a      	adds	r2, r3, #2
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	3b01      	subs	r3, #1
 8006bd4:	b29a      	uxth	r2, r3
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006bde:	f7fc fa4b 	bl	8003078 <HAL_GetTick>
 8006be2:	4602      	mov	r2, r0
 8006be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d807      	bhi.n	8006bfe <HAL_SPI_TransmitReceive+0x1d8>
 8006bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bf4:	d003      	beq.n	8006bfe <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006bfc:	e0a7      	b.n	8006d4e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1a6      	bne.n	8006b56 <HAL_SPI_TransmitReceive+0x130>
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d1a1      	bne.n	8006b56 <HAL_SPI_TransmitReceive+0x130>
 8006c12:	e07c      	b.n	8006d0e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d002      	beq.n	8006c22 <HAL_SPI_TransmitReceive+0x1fc>
 8006c1c:	8b7b      	ldrh	r3, [r7, #26]
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d16b      	bne.n	8006cfa <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	330c      	adds	r3, #12
 8006c2c:	7812      	ldrb	r2, [r2, #0]
 8006c2e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c34:	1c5a      	adds	r2, r3, #1
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	3b01      	subs	r3, #1
 8006c42:	b29a      	uxth	r2, r3
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c48:	e057      	b.n	8006cfa <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	f003 0302 	and.w	r3, r3, #2
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	d11c      	bne.n	8006c92 <HAL_SPI_TransmitReceive+0x26c>
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d017      	beq.n	8006c92 <HAL_SPI_TransmitReceive+0x26c>
 8006c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d114      	bne.n	8006c92 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	330c      	adds	r3, #12
 8006c72:	7812      	ldrb	r2, [r2, #0]
 8006c74:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c7a:	1c5a      	adds	r2, r3, #1
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	3b01      	subs	r3, #1
 8006c88:	b29a      	uxth	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	f003 0301 	and.w	r3, r3, #1
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d119      	bne.n	8006cd4 <HAL_SPI_TransmitReceive+0x2ae>
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d014      	beq.n	8006cd4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	68da      	ldr	r2, [r3, #12]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cb4:	b2d2      	uxtb	r2, r2
 8006cb6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cbc:	1c5a      	adds	r2, r3, #1
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	b29a      	uxth	r2, r3
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006cd4:	f7fc f9d0 	bl	8003078 <HAL_GetTick>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cdc:	1ad3      	subs	r3, r2, r3
 8006cde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d803      	bhi.n	8006cec <HAL_SPI_TransmitReceive+0x2c6>
 8006ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cea:	d102      	bne.n	8006cf2 <HAL_SPI_TransmitReceive+0x2cc>
 8006cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d103      	bne.n	8006cfa <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006cf2:	2303      	movs	r3, #3
 8006cf4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006cf8:	e029      	b.n	8006d4e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d1a2      	bne.n	8006c4a <HAL_SPI_TransmitReceive+0x224>
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d19d      	bne.n	8006c4a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d10:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d12:	68f8      	ldr	r0, [r7, #12]
 8006d14:	f000 f926 	bl	8006f64 <SPI_EndRxTxTransaction>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d006      	beq.n	8006d2c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2220      	movs	r2, #32
 8006d28:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006d2a:	e010      	b.n	8006d4e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d10b      	bne.n	8006d4c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d34:	2300      	movs	r3, #0
 8006d36:	617b      	str	r3, [r7, #20]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	617b      	str	r3, [r7, #20]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	e000      	b.n	8006d4e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006d4c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2201      	movs	r2, #1
 8006d52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006d5e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3730      	adds	r7, #48	; 0x30
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}

08006d6a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006d6a:	b480      	push	{r7}
 8006d6c:	b083      	sub	sp, #12
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d78:	b2db      	uxtb	r3, r3
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	370c      	adds	r7, #12
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d84:	4770      	bx	lr
	...

08006d88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b088      	sub	sp, #32
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	603b      	str	r3, [r7, #0]
 8006d94:	4613      	mov	r3, r2
 8006d96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006d98:	f7fc f96e 	bl	8003078 <HAL_GetTick>
 8006d9c:	4602      	mov	r2, r0
 8006d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da0:	1a9b      	subs	r3, r3, r2
 8006da2:	683a      	ldr	r2, [r7, #0]
 8006da4:	4413      	add	r3, r2
 8006da6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006da8:	f7fc f966 	bl	8003078 <HAL_GetTick>
 8006dac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006dae:	4b39      	ldr	r3, [pc, #228]	; (8006e94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	015b      	lsls	r3, r3, #5
 8006db4:	0d1b      	lsrs	r3, r3, #20
 8006db6:	69fa      	ldr	r2, [r7, #28]
 8006db8:	fb02 f303 	mul.w	r3, r2, r3
 8006dbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006dbe:	e054      	b.n	8006e6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc6:	d050      	beq.n	8006e6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006dc8:	f7fc f956 	bl	8003078 <HAL_GetTick>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	1ad3      	subs	r3, r2, r3
 8006dd2:	69fa      	ldr	r2, [r7, #28]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d902      	bls.n	8006dde <SPI_WaitFlagStateUntilTimeout+0x56>
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d13d      	bne.n	8006e5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	685a      	ldr	r2, [r3, #4]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006dec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006df6:	d111      	bne.n	8006e1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e00:	d004      	beq.n	8006e0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e0a:	d107      	bne.n	8006e1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e24:	d10f      	bne.n	8006e46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e34:	601a      	str	r2, [r3, #0]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2200      	movs	r2, #0
 8006e52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e017      	b.n	8006e8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d101      	bne.n	8006e64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006e60:	2300      	movs	r3, #0
 8006e62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	3b01      	subs	r3, #1
 8006e68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	689a      	ldr	r2, [r3, #8]
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	4013      	ands	r3, r2
 8006e74:	68ba      	ldr	r2, [r7, #8]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	bf0c      	ite	eq
 8006e7a:	2301      	moveq	r3, #1
 8006e7c:	2300      	movne	r3, #0
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	461a      	mov	r2, r3
 8006e82:	79fb      	ldrb	r3, [r7, #7]
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d19b      	bne.n	8006dc0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006e88:	2300      	movs	r3, #0
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3720      	adds	r7, #32
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	bf00      	nop
 8006e94:	20000004 	.word	0x20000004

08006e98 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b086      	sub	sp, #24
 8006e9c:	af02      	add	r7, sp, #8
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	60b9      	str	r1, [r7, #8]
 8006ea2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006eac:	d111      	bne.n	8006ed2 <SPI_EndRxTransaction+0x3a>
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eb6:	d004      	beq.n	8006ec2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ec0:	d107      	bne.n	8006ed2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ed0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006eda:	d12a      	bne.n	8006f32 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ee4:	d012      	beq.n	8006f0c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	9300      	str	r3, [sp, #0]
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	2200      	movs	r2, #0
 8006eee:	2180      	movs	r1, #128	; 0x80
 8006ef0:	68f8      	ldr	r0, [r7, #12]
 8006ef2:	f7ff ff49 	bl	8006d88 <SPI_WaitFlagStateUntilTimeout>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d02d      	beq.n	8006f58 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f00:	f043 0220 	orr.w	r2, r3, #32
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006f08:	2303      	movs	r3, #3
 8006f0a:	e026      	b.n	8006f5a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	9300      	str	r3, [sp, #0]
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	2200      	movs	r2, #0
 8006f14:	2101      	movs	r1, #1
 8006f16:	68f8      	ldr	r0, [r7, #12]
 8006f18:	f7ff ff36 	bl	8006d88 <SPI_WaitFlagStateUntilTimeout>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d01a      	beq.n	8006f58 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f26:	f043 0220 	orr.w	r2, r3, #32
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006f2e:	2303      	movs	r3, #3
 8006f30:	e013      	b.n	8006f5a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	9300      	str	r3, [sp, #0]
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	2101      	movs	r1, #1
 8006f3c:	68f8      	ldr	r0, [r7, #12]
 8006f3e:	f7ff ff23 	bl	8006d88 <SPI_WaitFlagStateUntilTimeout>
 8006f42:	4603      	mov	r3, r0
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d007      	beq.n	8006f58 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f4c:	f043 0220 	orr.w	r2, r3, #32
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006f54:	2303      	movs	r3, #3
 8006f56:	e000      	b.n	8006f5a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
	...

08006f64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b088      	sub	sp, #32
 8006f68:	af02      	add	r7, sp, #8
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006f70:	4b1b      	ldr	r3, [pc, #108]	; (8006fe0 <SPI_EndRxTxTransaction+0x7c>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a1b      	ldr	r2, [pc, #108]	; (8006fe4 <SPI_EndRxTxTransaction+0x80>)
 8006f76:	fba2 2303 	umull	r2, r3, r2, r3
 8006f7a:	0d5b      	lsrs	r3, r3, #21
 8006f7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006f80:	fb02 f303 	mul.w	r3, r2, r3
 8006f84:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f8e:	d112      	bne.n	8006fb6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	9300      	str	r3, [sp, #0]
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	2200      	movs	r2, #0
 8006f98:	2180      	movs	r1, #128	; 0x80
 8006f9a:	68f8      	ldr	r0, [r7, #12]
 8006f9c:	f7ff fef4 	bl	8006d88 <SPI_WaitFlagStateUntilTimeout>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d016      	beq.n	8006fd4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006faa:	f043 0220 	orr.w	r2, r3, #32
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006fb2:	2303      	movs	r3, #3
 8006fb4:	e00f      	b.n	8006fd6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d00a      	beq.n	8006fd2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fcc:	2b80      	cmp	r3, #128	; 0x80
 8006fce:	d0f2      	beq.n	8006fb6 <SPI_EndRxTxTransaction+0x52>
 8006fd0:	e000      	b.n	8006fd4 <SPI_EndRxTxTransaction+0x70>
        break;
 8006fd2:	bf00      	nop
  }

  return HAL_OK;
 8006fd4:	2300      	movs	r3, #0
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3718      	adds	r7, #24
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	bf00      	nop
 8006fe0:	20000004 	.word	0x20000004
 8006fe4:	165e9f81 	.word	0x165e9f81

08006fe8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d101      	bne.n	8006ffa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e041      	b.n	800707e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007000:	b2db      	uxtb	r3, r3
 8007002:	2b00      	cmp	r3, #0
 8007004:	d106      	bne.n	8007014 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f7fa ffc2 	bl	8001f98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2202      	movs	r2, #2
 8007018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	3304      	adds	r3, #4
 8007024:	4619      	mov	r1, r3
 8007026:	4610      	mov	r0, r2
 8007028:	f000 fbea 	bl	8007800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2201      	movs	r2, #1
 8007030:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2201      	movs	r2, #1
 8007068:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3708      	adds	r7, #8
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
	...

08007088 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007088:	b480      	push	{r7}
 800708a:	b085      	sub	sp, #20
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007096:	b2db      	uxtb	r3, r3
 8007098:	2b01      	cmp	r3, #1
 800709a:	d001      	beq.n	80070a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	e04e      	b.n	800713e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2202      	movs	r2, #2
 80070a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	68da      	ldr	r2, [r3, #12]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f042 0201 	orr.w	r2, r2, #1
 80070b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a23      	ldr	r2, [pc, #140]	; (800714c <HAL_TIM_Base_Start_IT+0xc4>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d022      	beq.n	8007108 <HAL_TIM_Base_Start_IT+0x80>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070ca:	d01d      	beq.n	8007108 <HAL_TIM_Base_Start_IT+0x80>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a1f      	ldr	r2, [pc, #124]	; (8007150 <HAL_TIM_Base_Start_IT+0xc8>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d018      	beq.n	8007108 <HAL_TIM_Base_Start_IT+0x80>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a1e      	ldr	r2, [pc, #120]	; (8007154 <HAL_TIM_Base_Start_IT+0xcc>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d013      	beq.n	8007108 <HAL_TIM_Base_Start_IT+0x80>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a1c      	ldr	r2, [pc, #112]	; (8007158 <HAL_TIM_Base_Start_IT+0xd0>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d00e      	beq.n	8007108 <HAL_TIM_Base_Start_IT+0x80>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a1b      	ldr	r2, [pc, #108]	; (800715c <HAL_TIM_Base_Start_IT+0xd4>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d009      	beq.n	8007108 <HAL_TIM_Base_Start_IT+0x80>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a19      	ldr	r2, [pc, #100]	; (8007160 <HAL_TIM_Base_Start_IT+0xd8>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d004      	beq.n	8007108 <HAL_TIM_Base_Start_IT+0x80>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a18      	ldr	r2, [pc, #96]	; (8007164 <HAL_TIM_Base_Start_IT+0xdc>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d111      	bne.n	800712c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	f003 0307 	and.w	r3, r3, #7
 8007112:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2b06      	cmp	r3, #6
 8007118:	d010      	beq.n	800713c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f042 0201 	orr.w	r2, r2, #1
 8007128:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800712a:	e007      	b.n	800713c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	681a      	ldr	r2, [r3, #0]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f042 0201 	orr.w	r2, r2, #1
 800713a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800713c:	2300      	movs	r3, #0
}
 800713e:	4618      	mov	r0, r3
 8007140:	3714      	adds	r7, #20
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr
 800714a:	bf00      	nop
 800714c:	40010000 	.word	0x40010000
 8007150:	40000400 	.word	0x40000400
 8007154:	40000800 	.word	0x40000800
 8007158:	40000c00 	.word	0x40000c00
 800715c:	40010400 	.word	0x40010400
 8007160:	40014000 	.word	0x40014000
 8007164:	40001800 	.word	0x40001800

08007168 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	68da      	ldr	r2, [r3, #12]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f022 0201 	bic.w	r2, r2, #1
 800717e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	6a1a      	ldr	r2, [r3, #32]
 8007186:	f241 1311 	movw	r3, #4369	; 0x1111
 800718a:	4013      	ands	r3, r2
 800718c:	2b00      	cmp	r3, #0
 800718e:	d10f      	bne.n	80071b0 <HAL_TIM_Base_Stop_IT+0x48>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	6a1a      	ldr	r2, [r3, #32]
 8007196:	f240 4344 	movw	r3, #1092	; 0x444
 800719a:	4013      	ands	r3, r2
 800719c:	2b00      	cmp	r3, #0
 800719e:	d107      	bne.n	80071b0 <HAL_TIM_Base_Stop_IT+0x48>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f022 0201 	bic.w	r2, r2, #1
 80071ae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80071b8:	2300      	movs	r3, #0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	370c      	adds	r7, #12
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr

080071c6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80071c6:	b580      	push	{r7, lr}
 80071c8:	b082      	sub	sp, #8
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d101      	bne.n	80071d8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e041      	b.n	800725c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071de:	b2db      	uxtb	r3, r3
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d106      	bne.n	80071f2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2200      	movs	r2, #0
 80071e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 f839 	bl	8007264 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2202      	movs	r2, #2
 80071f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	3304      	adds	r3, #4
 8007202:	4619      	mov	r1, r3
 8007204:	4610      	mov	r0, r2
 8007206:	f000 fafb 	bl	8007800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2201      	movs	r2, #1
 800720e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2201      	movs	r2, #1
 8007216:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2201      	movs	r2, #1
 800721e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2201      	movs	r2, #1
 8007226:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2201      	movs	r2, #1
 800722e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2201      	movs	r2, #1
 8007236:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2201      	movs	r2, #1
 800723e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2201      	movs	r2, #1
 8007246:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2201      	movs	r2, #1
 800724e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2201      	movs	r2, #1
 8007256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800725a:	2300      	movs	r3, #0
}
 800725c:	4618      	mov	r0, r3
 800725e:	3708      	adds	r7, #8
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}

08007264 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007264:	b480      	push	{r7}
 8007266:	b083      	sub	sp, #12
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800726c:	bf00      	nop
 800726e:	370c      	adds	r7, #12
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr

08007278 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	691b      	ldr	r3, [r3, #16]
 8007286:	f003 0302 	and.w	r3, r3, #2
 800728a:	2b02      	cmp	r3, #2
 800728c:	d122      	bne.n	80072d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	f003 0302 	and.w	r3, r3, #2
 8007298:	2b02      	cmp	r3, #2
 800729a:	d11b      	bne.n	80072d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f06f 0202 	mvn.w	r2, #2
 80072a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2201      	movs	r2, #1
 80072aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	699b      	ldr	r3, [r3, #24]
 80072b2:	f003 0303 	and.w	r3, r3, #3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d003      	beq.n	80072c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 fa81 	bl	80077c2 <HAL_TIM_IC_CaptureCallback>
 80072c0:	e005      	b.n	80072ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 fa73 	bl	80077ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f000 fa84 	bl	80077d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2200      	movs	r2, #0
 80072d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	691b      	ldr	r3, [r3, #16]
 80072da:	f003 0304 	and.w	r3, r3, #4
 80072de:	2b04      	cmp	r3, #4
 80072e0:	d122      	bne.n	8007328 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	f003 0304 	and.w	r3, r3, #4
 80072ec:	2b04      	cmp	r3, #4
 80072ee:	d11b      	bne.n	8007328 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f06f 0204 	mvn.w	r2, #4
 80072f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2202      	movs	r2, #2
 80072fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	699b      	ldr	r3, [r3, #24]
 8007306:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800730a:	2b00      	cmp	r3, #0
 800730c:	d003      	beq.n	8007316 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 fa57 	bl	80077c2 <HAL_TIM_IC_CaptureCallback>
 8007314:	e005      	b.n	8007322 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 fa49 	bl	80077ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f000 fa5a 	bl	80077d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	f003 0308 	and.w	r3, r3, #8
 8007332:	2b08      	cmp	r3, #8
 8007334:	d122      	bne.n	800737c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	f003 0308 	and.w	r3, r3, #8
 8007340:	2b08      	cmp	r3, #8
 8007342:	d11b      	bne.n	800737c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f06f 0208 	mvn.w	r2, #8
 800734c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2204      	movs	r2, #4
 8007352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	69db      	ldr	r3, [r3, #28]
 800735a:	f003 0303 	and.w	r3, r3, #3
 800735e:	2b00      	cmp	r3, #0
 8007360:	d003      	beq.n	800736a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 fa2d 	bl	80077c2 <HAL_TIM_IC_CaptureCallback>
 8007368:	e005      	b.n	8007376 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 fa1f 	bl	80077ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 fa30 	bl	80077d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2200      	movs	r2, #0
 800737a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	691b      	ldr	r3, [r3, #16]
 8007382:	f003 0310 	and.w	r3, r3, #16
 8007386:	2b10      	cmp	r3, #16
 8007388:	d122      	bne.n	80073d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	f003 0310 	and.w	r3, r3, #16
 8007394:	2b10      	cmp	r3, #16
 8007396:	d11b      	bne.n	80073d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f06f 0210 	mvn.w	r2, #16
 80073a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2208      	movs	r2, #8
 80073a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	69db      	ldr	r3, [r3, #28]
 80073ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d003      	beq.n	80073be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 fa03 	bl	80077c2 <HAL_TIM_IC_CaptureCallback>
 80073bc:	e005      	b.n	80073ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 f9f5 	bl	80077ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f000 fa06 	bl	80077d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	f003 0301 	and.w	r3, r3, #1
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d10e      	bne.n	80073fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	68db      	ldr	r3, [r3, #12]
 80073e4:	f003 0301 	and.w	r3, r3, #1
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d107      	bne.n	80073fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f06f 0201 	mvn.w	r2, #1
 80073f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f000 f9cf 	bl	800779a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	691b      	ldr	r3, [r3, #16]
 8007402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007406:	2b80      	cmp	r3, #128	; 0x80
 8007408:	d10e      	bne.n	8007428 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	68db      	ldr	r3, [r3, #12]
 8007410:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007414:	2b80      	cmp	r3, #128	; 0x80
 8007416:	d107      	bne.n	8007428 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007420:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f000 fd5c 	bl	8007ee0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	691b      	ldr	r3, [r3, #16]
 800742e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007432:	2b40      	cmp	r3, #64	; 0x40
 8007434:	d10e      	bne.n	8007454 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007440:	2b40      	cmp	r3, #64	; 0x40
 8007442:	d107      	bne.n	8007454 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800744c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 f9cb 	bl	80077ea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	691b      	ldr	r3, [r3, #16]
 800745a:	f003 0320 	and.w	r3, r3, #32
 800745e:	2b20      	cmp	r3, #32
 8007460:	d10e      	bne.n	8007480 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	f003 0320 	and.w	r3, r3, #32
 800746c:	2b20      	cmp	r3, #32
 800746e:	d107      	bne.n	8007480 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f06f 0220 	mvn.w	r2, #32
 8007478:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f000 fd26 	bl	8007ecc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007480:	bf00      	nop
 8007482:	3708      	adds	r7, #8
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}

08007488 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b086      	sub	sp, #24
 800748c:	af00      	add	r7, sp, #0
 800748e:	60f8      	str	r0, [r7, #12]
 8007490:	60b9      	str	r1, [r7, #8]
 8007492:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007494:	2300      	movs	r3, #0
 8007496:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d101      	bne.n	80074a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80074a2:	2302      	movs	r3, #2
 80074a4:	e0ae      	b.n	8007604 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2201      	movs	r2, #1
 80074aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2b0c      	cmp	r3, #12
 80074b2:	f200 809f 	bhi.w	80075f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80074b6:	a201      	add	r2, pc, #4	; (adr r2, 80074bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80074b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074bc:	080074f1 	.word	0x080074f1
 80074c0:	080075f5 	.word	0x080075f5
 80074c4:	080075f5 	.word	0x080075f5
 80074c8:	080075f5 	.word	0x080075f5
 80074cc:	08007531 	.word	0x08007531
 80074d0:	080075f5 	.word	0x080075f5
 80074d4:	080075f5 	.word	0x080075f5
 80074d8:	080075f5 	.word	0x080075f5
 80074dc:	08007573 	.word	0x08007573
 80074e0:	080075f5 	.word	0x080075f5
 80074e4:	080075f5 	.word	0x080075f5
 80074e8:	080075f5 	.word	0x080075f5
 80074ec:	080075b3 	.word	0x080075b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	68b9      	ldr	r1, [r7, #8]
 80074f6:	4618      	mov	r0, r3
 80074f8:	f000 fa22 	bl	8007940 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	699a      	ldr	r2, [r3, #24]
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f042 0208 	orr.w	r2, r2, #8
 800750a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	699a      	ldr	r2, [r3, #24]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f022 0204 	bic.w	r2, r2, #4
 800751a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	6999      	ldr	r1, [r3, #24]
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	691a      	ldr	r2, [r3, #16]
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	430a      	orrs	r2, r1
 800752c:	619a      	str	r2, [r3, #24]
      break;
 800752e:	e064      	b.n	80075fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68b9      	ldr	r1, [r7, #8]
 8007536:	4618      	mov	r0, r3
 8007538:	f000 fa72 	bl	8007a20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	699a      	ldr	r2, [r3, #24]
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800754a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	699a      	ldr	r2, [r3, #24]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800755a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	6999      	ldr	r1, [r3, #24]
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	021a      	lsls	r2, r3, #8
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	430a      	orrs	r2, r1
 800756e:	619a      	str	r2, [r3, #24]
      break;
 8007570:	e043      	b.n	80075fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	68b9      	ldr	r1, [r7, #8]
 8007578:	4618      	mov	r0, r3
 800757a:	f000 fac7 	bl	8007b0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	69da      	ldr	r2, [r3, #28]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f042 0208 	orr.w	r2, r2, #8
 800758c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	69da      	ldr	r2, [r3, #28]
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f022 0204 	bic.w	r2, r2, #4
 800759c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	69d9      	ldr	r1, [r3, #28]
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	691a      	ldr	r2, [r3, #16]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	430a      	orrs	r2, r1
 80075ae:	61da      	str	r2, [r3, #28]
      break;
 80075b0:	e023      	b.n	80075fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	68b9      	ldr	r1, [r7, #8]
 80075b8:	4618      	mov	r0, r3
 80075ba:	f000 fb1b 	bl	8007bf4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	69da      	ldr	r2, [r3, #28]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	69da      	ldr	r2, [r3, #28]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	69d9      	ldr	r1, [r3, #28]
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	691b      	ldr	r3, [r3, #16]
 80075e8:	021a      	lsls	r2, r3, #8
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	430a      	orrs	r2, r1
 80075f0:	61da      	str	r2, [r3, #28]
      break;
 80075f2:	e002      	b.n	80075fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	75fb      	strb	r3, [r7, #23]
      break;
 80075f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007602:	7dfb      	ldrb	r3, [r7, #23]
}
 8007604:	4618      	mov	r0, r3
 8007606:	3718      	adds	r7, #24
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}

0800760c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b084      	sub	sp, #16
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007616:	2300      	movs	r3, #0
 8007618:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007620:	2b01      	cmp	r3, #1
 8007622:	d101      	bne.n	8007628 <HAL_TIM_ConfigClockSource+0x1c>
 8007624:	2302      	movs	r3, #2
 8007626:	e0b4      	b.n	8007792 <HAL_TIM_ConfigClockSource+0x186>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2201      	movs	r2, #1
 800762c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2202      	movs	r2, #2
 8007634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007646:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800764e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	68ba      	ldr	r2, [r7, #8]
 8007656:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007660:	d03e      	beq.n	80076e0 <HAL_TIM_ConfigClockSource+0xd4>
 8007662:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007666:	f200 8087 	bhi.w	8007778 <HAL_TIM_ConfigClockSource+0x16c>
 800766a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800766e:	f000 8086 	beq.w	800777e <HAL_TIM_ConfigClockSource+0x172>
 8007672:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007676:	d87f      	bhi.n	8007778 <HAL_TIM_ConfigClockSource+0x16c>
 8007678:	2b70      	cmp	r3, #112	; 0x70
 800767a:	d01a      	beq.n	80076b2 <HAL_TIM_ConfigClockSource+0xa6>
 800767c:	2b70      	cmp	r3, #112	; 0x70
 800767e:	d87b      	bhi.n	8007778 <HAL_TIM_ConfigClockSource+0x16c>
 8007680:	2b60      	cmp	r3, #96	; 0x60
 8007682:	d050      	beq.n	8007726 <HAL_TIM_ConfigClockSource+0x11a>
 8007684:	2b60      	cmp	r3, #96	; 0x60
 8007686:	d877      	bhi.n	8007778 <HAL_TIM_ConfigClockSource+0x16c>
 8007688:	2b50      	cmp	r3, #80	; 0x50
 800768a:	d03c      	beq.n	8007706 <HAL_TIM_ConfigClockSource+0xfa>
 800768c:	2b50      	cmp	r3, #80	; 0x50
 800768e:	d873      	bhi.n	8007778 <HAL_TIM_ConfigClockSource+0x16c>
 8007690:	2b40      	cmp	r3, #64	; 0x40
 8007692:	d058      	beq.n	8007746 <HAL_TIM_ConfigClockSource+0x13a>
 8007694:	2b40      	cmp	r3, #64	; 0x40
 8007696:	d86f      	bhi.n	8007778 <HAL_TIM_ConfigClockSource+0x16c>
 8007698:	2b30      	cmp	r3, #48	; 0x30
 800769a:	d064      	beq.n	8007766 <HAL_TIM_ConfigClockSource+0x15a>
 800769c:	2b30      	cmp	r3, #48	; 0x30
 800769e:	d86b      	bhi.n	8007778 <HAL_TIM_ConfigClockSource+0x16c>
 80076a0:	2b20      	cmp	r3, #32
 80076a2:	d060      	beq.n	8007766 <HAL_TIM_ConfigClockSource+0x15a>
 80076a4:	2b20      	cmp	r3, #32
 80076a6:	d867      	bhi.n	8007778 <HAL_TIM_ConfigClockSource+0x16c>
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d05c      	beq.n	8007766 <HAL_TIM_ConfigClockSource+0x15a>
 80076ac:	2b10      	cmp	r3, #16
 80076ae:	d05a      	beq.n	8007766 <HAL_TIM_ConfigClockSource+0x15a>
 80076b0:	e062      	b.n	8007778 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6818      	ldr	r0, [r3, #0]
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	6899      	ldr	r1, [r3, #8]
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	685a      	ldr	r2, [r3, #4]
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	f000 fb67 	bl	8007d94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80076d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	68ba      	ldr	r2, [r7, #8]
 80076dc:	609a      	str	r2, [r3, #8]
      break;
 80076de:	e04f      	b.n	8007780 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6818      	ldr	r0, [r3, #0]
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	6899      	ldr	r1, [r3, #8]
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	685a      	ldr	r2, [r3, #4]
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	f000 fb50 	bl	8007d94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	689a      	ldr	r2, [r3, #8]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007702:	609a      	str	r2, [r3, #8]
      break;
 8007704:	e03c      	b.n	8007780 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6818      	ldr	r0, [r3, #0]
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	6859      	ldr	r1, [r3, #4]
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	461a      	mov	r2, r3
 8007714:	f000 fac4 	bl	8007ca0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2150      	movs	r1, #80	; 0x50
 800771e:	4618      	mov	r0, r3
 8007720:	f000 fb1d 	bl	8007d5e <TIM_ITRx_SetConfig>
      break;
 8007724:	e02c      	b.n	8007780 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6818      	ldr	r0, [r3, #0]
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	6859      	ldr	r1, [r3, #4]
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	68db      	ldr	r3, [r3, #12]
 8007732:	461a      	mov	r2, r3
 8007734:	f000 fae3 	bl	8007cfe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	2160      	movs	r1, #96	; 0x60
 800773e:	4618      	mov	r0, r3
 8007740:	f000 fb0d 	bl	8007d5e <TIM_ITRx_SetConfig>
      break;
 8007744:	e01c      	b.n	8007780 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6818      	ldr	r0, [r3, #0]
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	6859      	ldr	r1, [r3, #4]
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	461a      	mov	r2, r3
 8007754:	f000 faa4 	bl	8007ca0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	2140      	movs	r1, #64	; 0x40
 800775e:	4618      	mov	r0, r3
 8007760:	f000 fafd 	bl	8007d5e <TIM_ITRx_SetConfig>
      break;
 8007764:	e00c      	b.n	8007780 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4619      	mov	r1, r3
 8007770:	4610      	mov	r0, r2
 8007772:	f000 faf4 	bl	8007d5e <TIM_ITRx_SetConfig>
      break;
 8007776:	e003      	b.n	8007780 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	73fb      	strb	r3, [r7, #15]
      break;
 800777c:	e000      	b.n	8007780 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800777e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007790:	7bfb      	ldrb	r3, [r7, #15]
}
 8007792:	4618      	mov	r0, r3
 8007794:	3710      	adds	r7, #16
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}

0800779a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800779a:	b480      	push	{r7}
 800779c:	b083      	sub	sp, #12
 800779e:	af00      	add	r7, sp, #0
 80077a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80077a2:	bf00      	nop
 80077a4:	370c      	adds	r7, #12
 80077a6:	46bd      	mov	sp, r7
 80077a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ac:	4770      	bx	lr

080077ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077ae:	b480      	push	{r7}
 80077b0:	b083      	sub	sp, #12
 80077b2:	af00      	add	r7, sp, #0
 80077b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077b6:	bf00      	nop
 80077b8:	370c      	adds	r7, #12
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr

080077c2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80077c2:	b480      	push	{r7}
 80077c4:	b083      	sub	sp, #12
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80077ca:	bf00      	nop
 80077cc:	370c      	adds	r7, #12
 80077ce:	46bd      	mov	sp, r7
 80077d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d4:	4770      	bx	lr

080077d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077d6:	b480      	push	{r7}
 80077d8:	b083      	sub	sp, #12
 80077da:	af00      	add	r7, sp, #0
 80077dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077de:	bf00      	nop
 80077e0:	370c      	adds	r7, #12
 80077e2:	46bd      	mov	sp, r7
 80077e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e8:	4770      	bx	lr

080077ea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077ea:	b480      	push	{r7}
 80077ec:	b083      	sub	sp, #12
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077f2:	bf00      	nop
 80077f4:	370c      	adds	r7, #12
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr
	...

08007800 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007800:	b480      	push	{r7}
 8007802:	b085      	sub	sp, #20
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a40      	ldr	r2, [pc, #256]	; (8007914 <TIM_Base_SetConfig+0x114>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d013      	beq.n	8007840 <TIM_Base_SetConfig+0x40>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800781e:	d00f      	beq.n	8007840 <TIM_Base_SetConfig+0x40>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4a3d      	ldr	r2, [pc, #244]	; (8007918 <TIM_Base_SetConfig+0x118>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d00b      	beq.n	8007840 <TIM_Base_SetConfig+0x40>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	4a3c      	ldr	r2, [pc, #240]	; (800791c <TIM_Base_SetConfig+0x11c>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d007      	beq.n	8007840 <TIM_Base_SetConfig+0x40>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	4a3b      	ldr	r2, [pc, #236]	; (8007920 <TIM_Base_SetConfig+0x120>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d003      	beq.n	8007840 <TIM_Base_SetConfig+0x40>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	4a3a      	ldr	r2, [pc, #232]	; (8007924 <TIM_Base_SetConfig+0x124>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d108      	bne.n	8007852 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007846:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	68fa      	ldr	r2, [r7, #12]
 800784e:	4313      	orrs	r3, r2
 8007850:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4a2f      	ldr	r2, [pc, #188]	; (8007914 <TIM_Base_SetConfig+0x114>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d02b      	beq.n	80078b2 <TIM_Base_SetConfig+0xb2>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007860:	d027      	beq.n	80078b2 <TIM_Base_SetConfig+0xb2>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4a2c      	ldr	r2, [pc, #176]	; (8007918 <TIM_Base_SetConfig+0x118>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d023      	beq.n	80078b2 <TIM_Base_SetConfig+0xb2>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a2b      	ldr	r2, [pc, #172]	; (800791c <TIM_Base_SetConfig+0x11c>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d01f      	beq.n	80078b2 <TIM_Base_SetConfig+0xb2>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4a2a      	ldr	r2, [pc, #168]	; (8007920 <TIM_Base_SetConfig+0x120>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d01b      	beq.n	80078b2 <TIM_Base_SetConfig+0xb2>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	4a29      	ldr	r2, [pc, #164]	; (8007924 <TIM_Base_SetConfig+0x124>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d017      	beq.n	80078b2 <TIM_Base_SetConfig+0xb2>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a28      	ldr	r2, [pc, #160]	; (8007928 <TIM_Base_SetConfig+0x128>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d013      	beq.n	80078b2 <TIM_Base_SetConfig+0xb2>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4a27      	ldr	r2, [pc, #156]	; (800792c <TIM_Base_SetConfig+0x12c>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d00f      	beq.n	80078b2 <TIM_Base_SetConfig+0xb2>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	4a26      	ldr	r2, [pc, #152]	; (8007930 <TIM_Base_SetConfig+0x130>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d00b      	beq.n	80078b2 <TIM_Base_SetConfig+0xb2>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	4a25      	ldr	r2, [pc, #148]	; (8007934 <TIM_Base_SetConfig+0x134>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d007      	beq.n	80078b2 <TIM_Base_SetConfig+0xb2>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	4a24      	ldr	r2, [pc, #144]	; (8007938 <TIM_Base_SetConfig+0x138>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d003      	beq.n	80078b2 <TIM_Base_SetConfig+0xb2>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4a23      	ldr	r2, [pc, #140]	; (800793c <TIM_Base_SetConfig+0x13c>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d108      	bne.n	80078c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	68db      	ldr	r3, [r3, #12]
 80078be:	68fa      	ldr	r2, [r7, #12]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	695b      	ldr	r3, [r3, #20]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	68fa      	ldr	r2, [r7, #12]
 80078d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	689a      	ldr	r2, [r3, #8]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	681a      	ldr	r2, [r3, #0]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	4a0a      	ldr	r2, [pc, #40]	; (8007914 <TIM_Base_SetConfig+0x114>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d003      	beq.n	80078f8 <TIM_Base_SetConfig+0xf8>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	4a0c      	ldr	r2, [pc, #48]	; (8007924 <TIM_Base_SetConfig+0x124>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d103      	bne.n	8007900 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	691a      	ldr	r2, [r3, #16]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2201      	movs	r2, #1
 8007904:	615a      	str	r2, [r3, #20]
}
 8007906:	bf00      	nop
 8007908:	3714      	adds	r7, #20
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr
 8007912:	bf00      	nop
 8007914:	40010000 	.word	0x40010000
 8007918:	40000400 	.word	0x40000400
 800791c:	40000800 	.word	0x40000800
 8007920:	40000c00 	.word	0x40000c00
 8007924:	40010400 	.word	0x40010400
 8007928:	40014000 	.word	0x40014000
 800792c:	40014400 	.word	0x40014400
 8007930:	40014800 	.word	0x40014800
 8007934:	40001800 	.word	0x40001800
 8007938:	40001c00 	.word	0x40001c00
 800793c:	40002000 	.word	0x40002000

08007940 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007940:	b480      	push	{r7}
 8007942:	b087      	sub	sp, #28
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a1b      	ldr	r3, [r3, #32]
 800794e:	f023 0201 	bic.w	r2, r3, #1
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a1b      	ldr	r3, [r3, #32]
 800795a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	699b      	ldr	r3, [r3, #24]
 8007966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800796e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f023 0303 	bic.w	r3, r3, #3
 8007976:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	4313      	orrs	r3, r2
 8007980:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	f023 0302 	bic.w	r3, r3, #2
 8007988:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	689b      	ldr	r3, [r3, #8]
 800798e:	697a      	ldr	r2, [r7, #20]
 8007990:	4313      	orrs	r3, r2
 8007992:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	4a20      	ldr	r2, [pc, #128]	; (8007a18 <TIM_OC1_SetConfig+0xd8>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d003      	beq.n	80079a4 <TIM_OC1_SetConfig+0x64>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	4a1f      	ldr	r2, [pc, #124]	; (8007a1c <TIM_OC1_SetConfig+0xdc>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d10c      	bne.n	80079be <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	f023 0308 	bic.w	r3, r3, #8
 80079aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	697a      	ldr	r2, [r7, #20]
 80079b2:	4313      	orrs	r3, r2
 80079b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	f023 0304 	bic.w	r3, r3, #4
 80079bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4a15      	ldr	r2, [pc, #84]	; (8007a18 <TIM_OC1_SetConfig+0xd8>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d003      	beq.n	80079ce <TIM_OC1_SetConfig+0x8e>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	4a14      	ldr	r2, [pc, #80]	; (8007a1c <TIM_OC1_SetConfig+0xdc>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d111      	bne.n	80079f2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	695b      	ldr	r3, [r3, #20]
 80079e2:	693a      	ldr	r2, [r7, #16]
 80079e4:	4313      	orrs	r3, r2
 80079e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	699b      	ldr	r3, [r3, #24]
 80079ec:	693a      	ldr	r2, [r7, #16]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	693a      	ldr	r2, [r7, #16]
 80079f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	685a      	ldr	r2, [r3, #4]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	697a      	ldr	r2, [r7, #20]
 8007a0a:	621a      	str	r2, [r3, #32]
}
 8007a0c:	bf00      	nop
 8007a0e:	371c      	adds	r7, #28
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr
 8007a18:	40010000 	.word	0x40010000
 8007a1c:	40010400 	.word	0x40010400

08007a20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b087      	sub	sp, #28
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6a1b      	ldr	r3, [r3, #32]
 8007a2e:	f023 0210 	bic.w	r2, r3, #16
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a1b      	ldr	r3, [r3, #32]
 8007a3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	699b      	ldr	r3, [r3, #24]
 8007a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	021b      	lsls	r3, r3, #8
 8007a5e:	68fa      	ldr	r2, [r7, #12]
 8007a60:	4313      	orrs	r3, r2
 8007a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	f023 0320 	bic.w	r3, r3, #32
 8007a6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	011b      	lsls	r3, r3, #4
 8007a72:	697a      	ldr	r2, [r7, #20]
 8007a74:	4313      	orrs	r3, r2
 8007a76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a22      	ldr	r2, [pc, #136]	; (8007b04 <TIM_OC2_SetConfig+0xe4>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d003      	beq.n	8007a88 <TIM_OC2_SetConfig+0x68>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	4a21      	ldr	r2, [pc, #132]	; (8007b08 <TIM_OC2_SetConfig+0xe8>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d10d      	bne.n	8007aa4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	68db      	ldr	r3, [r3, #12]
 8007a94:	011b      	lsls	r3, r3, #4
 8007a96:	697a      	ldr	r2, [r7, #20]
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007aa2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	4a17      	ldr	r2, [pc, #92]	; (8007b04 <TIM_OC2_SetConfig+0xe4>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d003      	beq.n	8007ab4 <TIM_OC2_SetConfig+0x94>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4a16      	ldr	r2, [pc, #88]	; (8007b08 <TIM_OC2_SetConfig+0xe8>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d113      	bne.n	8007adc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007aba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ac2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	695b      	ldr	r3, [r3, #20]
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	693a      	ldr	r2, [r7, #16]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	699b      	ldr	r3, [r3, #24]
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	693a      	ldr	r2, [r7, #16]
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	693a      	ldr	r2, [r7, #16]
 8007ae0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	68fa      	ldr	r2, [r7, #12]
 8007ae6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	685a      	ldr	r2, [r3, #4]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	697a      	ldr	r2, [r7, #20]
 8007af4:	621a      	str	r2, [r3, #32]
}
 8007af6:	bf00      	nop
 8007af8:	371c      	adds	r7, #28
 8007afa:	46bd      	mov	sp, r7
 8007afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop
 8007b04:	40010000 	.word	0x40010000
 8007b08:	40010400 	.word	0x40010400

08007b0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b087      	sub	sp, #28
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
 8007b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6a1b      	ldr	r3, [r3, #32]
 8007b1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6a1b      	ldr	r3, [r3, #32]
 8007b26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	69db      	ldr	r3, [r3, #28]
 8007b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f023 0303 	bic.w	r3, r3, #3
 8007b42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	68fa      	ldr	r2, [r7, #12]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	021b      	lsls	r3, r3, #8
 8007b5c:	697a      	ldr	r2, [r7, #20]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	4a21      	ldr	r2, [pc, #132]	; (8007bec <TIM_OC3_SetConfig+0xe0>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d003      	beq.n	8007b72 <TIM_OC3_SetConfig+0x66>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	4a20      	ldr	r2, [pc, #128]	; (8007bf0 <TIM_OC3_SetConfig+0xe4>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d10d      	bne.n	8007b8e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	68db      	ldr	r3, [r3, #12]
 8007b7e:	021b      	lsls	r3, r3, #8
 8007b80:	697a      	ldr	r2, [r7, #20]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a16      	ldr	r2, [pc, #88]	; (8007bec <TIM_OC3_SetConfig+0xe0>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d003      	beq.n	8007b9e <TIM_OC3_SetConfig+0x92>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a15      	ldr	r2, [pc, #84]	; (8007bf0 <TIM_OC3_SetConfig+0xe4>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d113      	bne.n	8007bc6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ba4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007bac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	695b      	ldr	r3, [r3, #20]
 8007bb2:	011b      	lsls	r3, r3, #4
 8007bb4:	693a      	ldr	r2, [r7, #16]
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	011b      	lsls	r3, r3, #4
 8007bc0:	693a      	ldr	r2, [r7, #16]
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	693a      	ldr	r2, [r7, #16]
 8007bca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	68fa      	ldr	r2, [r7, #12]
 8007bd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	685a      	ldr	r2, [r3, #4]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	697a      	ldr	r2, [r7, #20]
 8007bde:	621a      	str	r2, [r3, #32]
}
 8007be0:	bf00      	nop
 8007be2:	371c      	adds	r7, #28
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr
 8007bec:	40010000 	.word	0x40010000
 8007bf0:	40010400 	.word	0x40010400

08007bf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b087      	sub	sp, #28
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6a1b      	ldr	r3, [r3, #32]
 8007c02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6a1b      	ldr	r3, [r3, #32]
 8007c0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	69db      	ldr	r3, [r3, #28]
 8007c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	021b      	lsls	r3, r3, #8
 8007c32:	68fa      	ldr	r2, [r7, #12]
 8007c34:	4313      	orrs	r3, r2
 8007c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	031b      	lsls	r3, r3, #12
 8007c46:	693a      	ldr	r2, [r7, #16]
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	4a12      	ldr	r2, [pc, #72]	; (8007c98 <TIM_OC4_SetConfig+0xa4>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d003      	beq.n	8007c5c <TIM_OC4_SetConfig+0x68>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	4a11      	ldr	r2, [pc, #68]	; (8007c9c <TIM_OC4_SetConfig+0xa8>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d109      	bne.n	8007c70 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	695b      	ldr	r3, [r3, #20]
 8007c68:	019b      	lsls	r3, r3, #6
 8007c6a:	697a      	ldr	r2, [r7, #20]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	685a      	ldr	r2, [r3, #4]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	693a      	ldr	r2, [r7, #16]
 8007c88:	621a      	str	r2, [r3, #32]
}
 8007c8a:	bf00      	nop
 8007c8c:	371c      	adds	r7, #28
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c94:	4770      	bx	lr
 8007c96:	bf00      	nop
 8007c98:	40010000 	.word	0x40010000
 8007c9c:	40010400 	.word	0x40010400

08007ca0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b087      	sub	sp, #28
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	60f8      	str	r0, [r7, #12]
 8007ca8:	60b9      	str	r1, [r7, #8]
 8007caa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6a1b      	ldr	r3, [r3, #32]
 8007cb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	6a1b      	ldr	r3, [r3, #32]
 8007cb6:	f023 0201 	bic.w	r2, r3, #1
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	699b      	ldr	r3, [r3, #24]
 8007cc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007cca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	011b      	lsls	r3, r3, #4
 8007cd0:	693a      	ldr	r2, [r7, #16]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	f023 030a 	bic.w	r3, r3, #10
 8007cdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007cde:	697a      	ldr	r2, [r7, #20]
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	693a      	ldr	r2, [r7, #16]
 8007cea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	697a      	ldr	r2, [r7, #20]
 8007cf0:	621a      	str	r2, [r3, #32]
}
 8007cf2:	bf00      	nop
 8007cf4:	371c      	adds	r7, #28
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfc:	4770      	bx	lr

08007cfe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007cfe:	b480      	push	{r7}
 8007d00:	b087      	sub	sp, #28
 8007d02:	af00      	add	r7, sp, #0
 8007d04:	60f8      	str	r0, [r7, #12]
 8007d06:	60b9      	str	r1, [r7, #8]
 8007d08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	6a1b      	ldr	r3, [r3, #32]
 8007d0e:	f023 0210 	bic.w	r2, r3, #16
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	699b      	ldr	r3, [r3, #24]
 8007d1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	6a1b      	ldr	r3, [r3, #32]
 8007d20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	031b      	lsls	r3, r3, #12
 8007d2e:	697a      	ldr	r2, [r7, #20]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007d3a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	011b      	lsls	r3, r3, #4
 8007d40:	693a      	ldr	r2, [r7, #16]
 8007d42:	4313      	orrs	r3, r2
 8007d44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	697a      	ldr	r2, [r7, #20]
 8007d4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	693a      	ldr	r2, [r7, #16]
 8007d50:	621a      	str	r2, [r3, #32]
}
 8007d52:	bf00      	nop
 8007d54:	371c      	adds	r7, #28
 8007d56:	46bd      	mov	sp, r7
 8007d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5c:	4770      	bx	lr

08007d5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d5e:	b480      	push	{r7}
 8007d60:	b085      	sub	sp, #20
 8007d62:	af00      	add	r7, sp, #0
 8007d64:	6078      	str	r0, [r7, #4]
 8007d66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d76:	683a      	ldr	r2, [r7, #0]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	f043 0307 	orr.w	r3, r3, #7
 8007d80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	68fa      	ldr	r2, [r7, #12]
 8007d86:	609a      	str	r2, [r3, #8]
}
 8007d88:	bf00      	nop
 8007d8a:	3714      	adds	r7, #20
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr

08007d94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b087      	sub	sp, #28
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	60f8      	str	r0, [r7, #12]
 8007d9c:	60b9      	str	r1, [r7, #8]
 8007d9e:	607a      	str	r2, [r7, #4]
 8007da0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007dae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	021a      	lsls	r2, r3, #8
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	431a      	orrs	r2, r3
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	697a      	ldr	r2, [r7, #20]
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	697a      	ldr	r2, [r7, #20]
 8007dc6:	609a      	str	r2, [r3, #8]
}
 8007dc8:	bf00      	nop
 8007dca:	371c      	adds	r7, #28
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b085      	sub	sp, #20
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
 8007ddc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d101      	bne.n	8007dec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007de8:	2302      	movs	r3, #2
 8007dea:	e05a      	b.n	8007ea2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2201      	movs	r2, #1
 8007df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2202      	movs	r2, #2
 8007df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	68fa      	ldr	r2, [r7, #12]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a21      	ldr	r2, [pc, #132]	; (8007eb0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d022      	beq.n	8007e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e38:	d01d      	beq.n	8007e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a1d      	ldr	r2, [pc, #116]	; (8007eb4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d018      	beq.n	8007e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a1b      	ldr	r2, [pc, #108]	; (8007eb8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d013      	beq.n	8007e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4a1a      	ldr	r2, [pc, #104]	; (8007ebc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d00e      	beq.n	8007e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a18      	ldr	r2, [pc, #96]	; (8007ec0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d009      	beq.n	8007e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a17      	ldr	r2, [pc, #92]	; (8007ec4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d004      	beq.n	8007e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a15      	ldr	r2, [pc, #84]	; (8007ec8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d10c      	bne.n	8007e90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	68ba      	ldr	r2, [r7, #8]
 8007e84:	4313      	orrs	r3, r2
 8007e86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	68ba      	ldr	r2, [r7, #8]
 8007e8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2201      	movs	r2, #1
 8007e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3714      	adds	r7, #20
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr
 8007eae:	bf00      	nop
 8007eb0:	40010000 	.word	0x40010000
 8007eb4:	40000400 	.word	0x40000400
 8007eb8:	40000800 	.word	0x40000800
 8007ebc:	40000c00 	.word	0x40000c00
 8007ec0:	40010400 	.word	0x40010400
 8007ec4:	40014000 	.word	0x40014000
 8007ec8:	40001800 	.word	0x40001800

08007ecc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b083      	sub	sp, #12
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007ed4:	bf00      	nop
 8007ed6:	370c      	adds	r7, #12
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ede:	4770      	bx	lr

08007ee0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b083      	sub	sp, #12
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ee8:	bf00      	nop
 8007eea:	370c      	adds	r7, #12
 8007eec:	46bd      	mov	sp, r7
 8007eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef2:	4770      	bx	lr

08007ef4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b082      	sub	sp, #8
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d101      	bne.n	8007f06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f02:	2301      	movs	r3, #1
 8007f04:	e03f      	b.n	8007f86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d106      	bne.n	8007f20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2200      	movs	r2, #0
 8007f16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f7fa f8b4 	bl	8002088 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2224      	movs	r2, #36	; 0x24
 8007f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68da      	ldr	r2, [r3, #12]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 fd7b 	bl	8008a34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	691a      	ldr	r2, [r3, #16]
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007f4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	695a      	ldr	r2, [r3, #20]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007f5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68da      	ldr	r2, [r3, #12]
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2220      	movs	r2, #32
 8007f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2220      	movs	r2, #32
 8007f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007f84:	2300      	movs	r3, #0
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3708      	adds	r7, #8
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}

08007f8e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f8e:	b580      	push	{r7, lr}
 8007f90:	b08a      	sub	sp, #40	; 0x28
 8007f92:	af02      	add	r7, sp, #8
 8007f94:	60f8      	str	r0, [r7, #12]
 8007f96:	60b9      	str	r1, [r7, #8]
 8007f98:	603b      	str	r3, [r7, #0]
 8007f9a:	4613      	mov	r3, r2
 8007f9c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fa8:	b2db      	uxtb	r3, r3
 8007faa:	2b20      	cmp	r3, #32
 8007fac:	d17c      	bne.n	80080a8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d002      	beq.n	8007fba <HAL_UART_Transmit+0x2c>
 8007fb4:	88fb      	ldrh	r3, [r7, #6]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d101      	bne.n	8007fbe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	e075      	b.n	80080aa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	d101      	bne.n	8007fcc <HAL_UART_Transmit+0x3e>
 8007fc8:	2302      	movs	r3, #2
 8007fca:	e06e      	b.n	80080aa <HAL_UART_Transmit+0x11c>
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2221      	movs	r2, #33	; 0x21
 8007fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007fe2:	f7fb f849 	bl	8003078 <HAL_GetTick>
 8007fe6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	88fa      	ldrh	r2, [r7, #6]
 8007fec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	88fa      	ldrh	r2, [r7, #6]
 8007ff2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ffc:	d108      	bne.n	8008010 <HAL_UART_Transmit+0x82>
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	691b      	ldr	r3, [r3, #16]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d104      	bne.n	8008010 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008006:	2300      	movs	r3, #0
 8008008:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	61bb      	str	r3, [r7, #24]
 800800e:	e003      	b.n	8008018 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008014:	2300      	movs	r3, #0
 8008016:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2200      	movs	r2, #0
 800801c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008020:	e02a      	b.n	8008078 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	9300      	str	r3, [sp, #0]
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	2200      	movs	r2, #0
 800802a:	2180      	movs	r1, #128	; 0x80
 800802c:	68f8      	ldr	r0, [r7, #12]
 800802e:	f000 faf9 	bl	8008624 <UART_WaitOnFlagUntilTimeout>
 8008032:	4603      	mov	r3, r0
 8008034:	2b00      	cmp	r3, #0
 8008036:	d001      	beq.n	800803c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008038:	2303      	movs	r3, #3
 800803a:	e036      	b.n	80080aa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800803c:	69fb      	ldr	r3, [r7, #28]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d10b      	bne.n	800805a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	881b      	ldrh	r3, [r3, #0]
 8008046:	461a      	mov	r2, r3
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008050:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008052:	69bb      	ldr	r3, [r7, #24]
 8008054:	3302      	adds	r3, #2
 8008056:	61bb      	str	r3, [r7, #24]
 8008058:	e007      	b.n	800806a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800805a:	69fb      	ldr	r3, [r7, #28]
 800805c:	781a      	ldrb	r2, [r3, #0]
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008064:	69fb      	ldr	r3, [r7, #28]
 8008066:	3301      	adds	r3, #1
 8008068:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800806e:	b29b      	uxth	r3, r3
 8008070:	3b01      	subs	r3, #1
 8008072:	b29a      	uxth	r2, r3
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800807c:	b29b      	uxth	r3, r3
 800807e:	2b00      	cmp	r3, #0
 8008080:	d1cf      	bne.n	8008022 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	9300      	str	r3, [sp, #0]
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	2200      	movs	r2, #0
 800808a:	2140      	movs	r1, #64	; 0x40
 800808c:	68f8      	ldr	r0, [r7, #12]
 800808e:	f000 fac9 	bl	8008624 <UART_WaitOnFlagUntilTimeout>
 8008092:	4603      	mov	r3, r0
 8008094:	2b00      	cmp	r3, #0
 8008096:	d001      	beq.n	800809c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008098:	2303      	movs	r3, #3
 800809a:	e006      	b.n	80080aa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2220      	movs	r2, #32
 80080a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80080a4:	2300      	movs	r3, #0
 80080a6:	e000      	b.n	80080aa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80080a8:	2302      	movs	r3, #2
  }
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3720      	adds	r7, #32
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}
	...

080080b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b0ba      	sub	sp, #232	; 0xe8
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	68db      	ldr	r3, [r3, #12]
 80080cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	695b      	ldr	r3, [r3, #20]
 80080d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80080da:	2300      	movs	r3, #0
 80080dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80080e0:	2300      	movs	r3, #0
 80080e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80080e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080ea:	f003 030f 	and.w	r3, r3, #15
 80080ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80080f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d10f      	bne.n	800811a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080fe:	f003 0320 	and.w	r3, r3, #32
 8008102:	2b00      	cmp	r3, #0
 8008104:	d009      	beq.n	800811a <HAL_UART_IRQHandler+0x66>
 8008106:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800810a:	f003 0320 	and.w	r3, r3, #32
 800810e:	2b00      	cmp	r3, #0
 8008110:	d003      	beq.n	800811a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 fbd3 	bl	80088be <UART_Receive_IT>
      return;
 8008118:	e256      	b.n	80085c8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800811a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800811e:	2b00      	cmp	r3, #0
 8008120:	f000 80de 	beq.w	80082e0 <HAL_UART_IRQHandler+0x22c>
 8008124:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008128:	f003 0301 	and.w	r3, r3, #1
 800812c:	2b00      	cmp	r3, #0
 800812e:	d106      	bne.n	800813e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008134:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 80d1 	beq.w	80082e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800813e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008142:	f003 0301 	and.w	r3, r3, #1
 8008146:	2b00      	cmp	r3, #0
 8008148:	d00b      	beq.n	8008162 <HAL_UART_IRQHandler+0xae>
 800814a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800814e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008152:	2b00      	cmp	r3, #0
 8008154:	d005      	beq.n	8008162 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800815a:	f043 0201 	orr.w	r2, r3, #1
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008166:	f003 0304 	and.w	r3, r3, #4
 800816a:	2b00      	cmp	r3, #0
 800816c:	d00b      	beq.n	8008186 <HAL_UART_IRQHandler+0xd2>
 800816e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008172:	f003 0301 	and.w	r3, r3, #1
 8008176:	2b00      	cmp	r3, #0
 8008178:	d005      	beq.n	8008186 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800817e:	f043 0202 	orr.w	r2, r3, #2
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800818a:	f003 0302 	and.w	r3, r3, #2
 800818e:	2b00      	cmp	r3, #0
 8008190:	d00b      	beq.n	80081aa <HAL_UART_IRQHandler+0xf6>
 8008192:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008196:	f003 0301 	and.w	r3, r3, #1
 800819a:	2b00      	cmp	r3, #0
 800819c:	d005      	beq.n	80081aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081a2:	f043 0204 	orr.w	r2, r3, #4
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80081aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081ae:	f003 0308 	and.w	r3, r3, #8
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d011      	beq.n	80081da <HAL_UART_IRQHandler+0x126>
 80081b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081ba:	f003 0320 	and.w	r3, r3, #32
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d105      	bne.n	80081ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80081c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80081c6:	f003 0301 	and.w	r3, r3, #1
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d005      	beq.n	80081da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d2:	f043 0208 	orr.w	r2, r3, #8
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081de:	2b00      	cmp	r3, #0
 80081e0:	f000 81ed 	beq.w	80085be <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081e8:	f003 0320 	and.w	r3, r3, #32
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d008      	beq.n	8008202 <HAL_UART_IRQHandler+0x14e>
 80081f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081f4:	f003 0320 	and.w	r3, r3, #32
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d002      	beq.n	8008202 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 fb5e 	bl	80088be <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	695b      	ldr	r3, [r3, #20]
 8008208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800820c:	2b40      	cmp	r3, #64	; 0x40
 800820e:	bf0c      	ite	eq
 8008210:	2301      	moveq	r3, #1
 8008212:	2300      	movne	r3, #0
 8008214:	b2db      	uxtb	r3, r3
 8008216:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800821e:	f003 0308 	and.w	r3, r3, #8
 8008222:	2b00      	cmp	r3, #0
 8008224:	d103      	bne.n	800822e <HAL_UART_IRQHandler+0x17a>
 8008226:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800822a:	2b00      	cmp	r3, #0
 800822c:	d04f      	beq.n	80082ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f000 fa66 	bl	8008700 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	695b      	ldr	r3, [r3, #20]
 800823a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800823e:	2b40      	cmp	r3, #64	; 0x40
 8008240:	d141      	bne.n	80082c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	3314      	adds	r3, #20
 8008248:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008250:	e853 3f00 	ldrex	r3, [r3]
 8008254:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008258:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800825c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008260:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	3314      	adds	r3, #20
 800826a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800826e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008272:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008276:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800827a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800827e:	e841 2300 	strex	r3, r2, [r1]
 8008282:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008286:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800828a:	2b00      	cmp	r3, #0
 800828c:	d1d9      	bne.n	8008242 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008292:	2b00      	cmp	r3, #0
 8008294:	d013      	beq.n	80082be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800829a:	4a7d      	ldr	r2, [pc, #500]	; (8008490 <HAL_UART_IRQHandler+0x3dc>)
 800829c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082a2:	4618      	mov	r0, r3
 80082a4:	f7fb fbf4 	bl	8003a90 <HAL_DMA_Abort_IT>
 80082a8:	4603      	mov	r3, r0
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d016      	beq.n	80082dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082b4:	687a      	ldr	r2, [r7, #4]
 80082b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80082b8:	4610      	mov	r0, r2
 80082ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082bc:	e00e      	b.n	80082dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f99a 	bl	80085f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082c4:	e00a      	b.n	80082dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 f996 	bl	80085f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082cc:	e006      	b.n	80082dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 f992 	bl	80085f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2200      	movs	r2, #0
 80082d8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80082da:	e170      	b.n	80085be <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082dc:	bf00      	nop
    return;
 80082de:	e16e      	b.n	80085be <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	f040 814a 	bne.w	800857e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80082ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082ee:	f003 0310 	and.w	r3, r3, #16
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	f000 8143 	beq.w	800857e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80082f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082fc:	f003 0310 	and.w	r3, r3, #16
 8008300:	2b00      	cmp	r3, #0
 8008302:	f000 813c 	beq.w	800857e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008306:	2300      	movs	r3, #0
 8008308:	60bb      	str	r3, [r7, #8]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	60bb      	str	r3, [r7, #8]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	60bb      	str	r3, [r7, #8]
 800831a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	695b      	ldr	r3, [r3, #20]
 8008322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008326:	2b40      	cmp	r3, #64	; 0x40
 8008328:	f040 80b4 	bne.w	8008494 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008338:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800833c:	2b00      	cmp	r3, #0
 800833e:	f000 8140 	beq.w	80085c2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008346:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800834a:	429a      	cmp	r2, r3
 800834c:	f080 8139 	bcs.w	80085c2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008356:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800835c:	69db      	ldr	r3, [r3, #28]
 800835e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008362:	f000 8088 	beq.w	8008476 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	330c      	adds	r3, #12
 800836c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008370:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008374:	e853 3f00 	ldrex	r3, [r3]
 8008378:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800837c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008380:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008384:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	330c      	adds	r3, #12
 800838e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008392:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008396:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800839a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800839e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80083a2:	e841 2300 	strex	r3, r2, [r1]
 80083a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80083aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d1d9      	bne.n	8008366 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	3314      	adds	r3, #20
 80083b8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80083bc:	e853 3f00 	ldrex	r3, [r3]
 80083c0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80083c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80083c4:	f023 0301 	bic.w	r3, r3, #1
 80083c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	3314      	adds	r3, #20
 80083d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80083d6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80083da:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083dc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80083de:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80083e2:	e841 2300 	strex	r3, r2, [r1]
 80083e6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80083e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d1e1      	bne.n	80083b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	3314      	adds	r3, #20
 80083f4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80083f8:	e853 3f00 	ldrex	r3, [r3]
 80083fc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80083fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008400:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008404:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	3314      	adds	r3, #20
 800840e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008412:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008414:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008416:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008418:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800841a:	e841 2300 	strex	r3, r2, [r1]
 800841e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008420:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008422:	2b00      	cmp	r3, #0
 8008424:	d1e3      	bne.n	80083ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2220      	movs	r2, #32
 800842a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2200      	movs	r2, #0
 8008432:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	330c      	adds	r3, #12
 800843a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800843c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800843e:	e853 3f00 	ldrex	r3, [r3]
 8008442:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008444:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008446:	f023 0310 	bic.w	r3, r3, #16
 800844a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	330c      	adds	r3, #12
 8008454:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008458:	65ba      	str	r2, [r7, #88]	; 0x58
 800845a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800845c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800845e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008460:	e841 2300 	strex	r3, r2, [r1]
 8008464:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008466:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008468:	2b00      	cmp	r3, #0
 800846a:	d1e3      	bne.n	8008434 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008470:	4618      	mov	r0, r3
 8008472:	f7fb fa9d 	bl	80039b0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800847e:	b29b      	uxth	r3, r3
 8008480:	1ad3      	subs	r3, r2, r3
 8008482:	b29b      	uxth	r3, r3
 8008484:	4619      	mov	r1, r3
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 f8c0 	bl	800860c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800848c:	e099      	b.n	80085c2 <HAL_UART_IRQHandler+0x50e>
 800848e:	bf00      	nop
 8008490:	080087c7 	.word	0x080087c7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800849c:	b29b      	uxth	r3, r3
 800849e:	1ad3      	subs	r3, r2, r3
 80084a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	f000 808b 	beq.w	80085c6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80084b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	f000 8086 	beq.w	80085c6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	330c      	adds	r3, #12
 80084c0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084c4:	e853 3f00 	ldrex	r3, [r3]
 80084c8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80084ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80084d0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	330c      	adds	r3, #12
 80084da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80084de:	647a      	str	r2, [r7, #68]	; 0x44
 80084e0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80084e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80084e6:	e841 2300 	strex	r3, r2, [r1]
 80084ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80084ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d1e3      	bne.n	80084ba <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	3314      	adds	r3, #20
 80084f8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084fc:	e853 3f00 	ldrex	r3, [r3]
 8008500:	623b      	str	r3, [r7, #32]
   return(result);
 8008502:	6a3b      	ldr	r3, [r7, #32]
 8008504:	f023 0301 	bic.w	r3, r3, #1
 8008508:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	3314      	adds	r3, #20
 8008512:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008516:	633a      	str	r2, [r7, #48]	; 0x30
 8008518:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800851c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800851e:	e841 2300 	strex	r3, r2, [r1]
 8008522:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008526:	2b00      	cmp	r3, #0
 8008528:	d1e3      	bne.n	80084f2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2220      	movs	r2, #32
 800852e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2200      	movs	r2, #0
 8008536:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	330c      	adds	r3, #12
 800853e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	e853 3f00 	ldrex	r3, [r3]
 8008546:	60fb      	str	r3, [r7, #12]
   return(result);
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	f023 0310 	bic.w	r3, r3, #16
 800854e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	330c      	adds	r3, #12
 8008558:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800855c:	61fa      	str	r2, [r7, #28]
 800855e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008560:	69b9      	ldr	r1, [r7, #24]
 8008562:	69fa      	ldr	r2, [r7, #28]
 8008564:	e841 2300 	strex	r3, r2, [r1]
 8008568:	617b      	str	r3, [r7, #20]
   return(result);
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d1e3      	bne.n	8008538 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008570:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008574:	4619      	mov	r1, r3
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f000 f848 	bl	800860c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800857c:	e023      	b.n	80085c6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800857e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008582:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008586:	2b00      	cmp	r3, #0
 8008588:	d009      	beq.n	800859e <HAL_UART_IRQHandler+0x4ea>
 800858a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800858e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008592:	2b00      	cmp	r3, #0
 8008594:	d003      	beq.n	800859e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f000 f929 	bl	80087ee <UART_Transmit_IT>
    return;
 800859c:	e014      	b.n	80085c8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800859e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d00e      	beq.n	80085c8 <HAL_UART_IRQHandler+0x514>
 80085aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80085ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d008      	beq.n	80085c8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f000 f969 	bl	800888e <UART_EndTransmit_IT>
    return;
 80085bc:	e004      	b.n	80085c8 <HAL_UART_IRQHandler+0x514>
    return;
 80085be:	bf00      	nop
 80085c0:	e002      	b.n	80085c8 <HAL_UART_IRQHandler+0x514>
      return;
 80085c2:	bf00      	nop
 80085c4:	e000      	b.n	80085c8 <HAL_UART_IRQHandler+0x514>
      return;
 80085c6:	bf00      	nop
  }
}
 80085c8:	37e8      	adds	r7, #232	; 0xe8
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}
 80085ce:	bf00      	nop

080085d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b083      	sub	sp, #12
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80085d8:	bf00      	nop
 80085da:	370c      	adds	r7, #12
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr

080085e4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80085ec:	bf00      	nop
 80085ee:	370c      	adds	r7, #12
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b083      	sub	sp, #12
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008600:	bf00      	nop
 8008602:	370c      	adds	r7, #12
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr

0800860c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800860c:	b480      	push	{r7}
 800860e:	b083      	sub	sp, #12
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	460b      	mov	r3, r1
 8008616:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008618:	bf00      	nop
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b090      	sub	sp, #64	; 0x40
 8008628:	af00      	add	r7, sp, #0
 800862a:	60f8      	str	r0, [r7, #12]
 800862c:	60b9      	str	r1, [r7, #8]
 800862e:	603b      	str	r3, [r7, #0]
 8008630:	4613      	mov	r3, r2
 8008632:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008634:	e050      	b.n	80086d8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008636:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800863c:	d04c      	beq.n	80086d8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800863e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008640:	2b00      	cmp	r3, #0
 8008642:	d007      	beq.n	8008654 <UART_WaitOnFlagUntilTimeout+0x30>
 8008644:	f7fa fd18 	bl	8003078 <HAL_GetTick>
 8008648:	4602      	mov	r2, r0
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	1ad3      	subs	r3, r2, r3
 800864e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008650:	429a      	cmp	r2, r3
 8008652:	d241      	bcs.n	80086d8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	330c      	adds	r3, #12
 800865a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800865c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800865e:	e853 3f00 	ldrex	r3, [r3]
 8008662:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008666:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800866a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	330c      	adds	r3, #12
 8008672:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008674:	637a      	str	r2, [r7, #52]	; 0x34
 8008676:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008678:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800867a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800867c:	e841 2300 	strex	r3, r2, [r1]
 8008680:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008684:	2b00      	cmp	r3, #0
 8008686:	d1e5      	bne.n	8008654 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	3314      	adds	r3, #20
 800868e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	e853 3f00 	ldrex	r3, [r3]
 8008696:	613b      	str	r3, [r7, #16]
   return(result);
 8008698:	693b      	ldr	r3, [r7, #16]
 800869a:	f023 0301 	bic.w	r3, r3, #1
 800869e:	63bb      	str	r3, [r7, #56]	; 0x38
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	3314      	adds	r3, #20
 80086a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80086a8:	623a      	str	r2, [r7, #32]
 80086aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ac:	69f9      	ldr	r1, [r7, #28]
 80086ae:	6a3a      	ldr	r2, [r7, #32]
 80086b0:	e841 2300 	strex	r3, r2, [r1]
 80086b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80086b6:	69bb      	ldr	r3, [r7, #24]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d1e5      	bne.n	8008688 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	2220      	movs	r2, #32
 80086c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2220      	movs	r2, #32
 80086c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2200      	movs	r2, #0
 80086d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80086d4:	2303      	movs	r3, #3
 80086d6:	e00f      	b.n	80086f8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	681a      	ldr	r2, [r3, #0]
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	4013      	ands	r3, r2
 80086e2:	68ba      	ldr	r2, [r7, #8]
 80086e4:	429a      	cmp	r2, r3
 80086e6:	bf0c      	ite	eq
 80086e8:	2301      	moveq	r3, #1
 80086ea:	2300      	movne	r3, #0
 80086ec:	b2db      	uxtb	r3, r3
 80086ee:	461a      	mov	r2, r3
 80086f0:	79fb      	ldrb	r3, [r7, #7]
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d09f      	beq.n	8008636 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80086f6:	2300      	movs	r3, #0
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3740      	adds	r7, #64	; 0x40
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008700:	b480      	push	{r7}
 8008702:	b095      	sub	sp, #84	; 0x54
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	330c      	adds	r3, #12
 800870e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008712:	e853 3f00 	ldrex	r3, [r3]
 8008716:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800871a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800871e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	330c      	adds	r3, #12
 8008726:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008728:	643a      	str	r2, [r7, #64]	; 0x40
 800872a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800872c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800872e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008730:	e841 2300 	strex	r3, r2, [r1]
 8008734:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008738:	2b00      	cmp	r3, #0
 800873a:	d1e5      	bne.n	8008708 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	3314      	adds	r3, #20
 8008742:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008744:	6a3b      	ldr	r3, [r7, #32]
 8008746:	e853 3f00 	ldrex	r3, [r3]
 800874a:	61fb      	str	r3, [r7, #28]
   return(result);
 800874c:	69fb      	ldr	r3, [r7, #28]
 800874e:	f023 0301 	bic.w	r3, r3, #1
 8008752:	64bb      	str	r3, [r7, #72]	; 0x48
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	3314      	adds	r3, #20
 800875a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800875c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800875e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008760:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008762:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008764:	e841 2300 	strex	r3, r2, [r1]
 8008768:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800876a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800876c:	2b00      	cmp	r3, #0
 800876e:	d1e5      	bne.n	800873c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008774:	2b01      	cmp	r3, #1
 8008776:	d119      	bne.n	80087ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	330c      	adds	r3, #12
 800877e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	e853 3f00 	ldrex	r3, [r3]
 8008786:	60bb      	str	r3, [r7, #8]
   return(result);
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	f023 0310 	bic.w	r3, r3, #16
 800878e:	647b      	str	r3, [r7, #68]	; 0x44
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	330c      	adds	r3, #12
 8008796:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008798:	61ba      	str	r2, [r7, #24]
 800879a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800879c:	6979      	ldr	r1, [r7, #20]
 800879e:	69ba      	ldr	r2, [r7, #24]
 80087a0:	e841 2300 	strex	r3, r2, [r1]
 80087a4:	613b      	str	r3, [r7, #16]
   return(result);
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d1e5      	bne.n	8008778 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2220      	movs	r2, #32
 80087b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2200      	movs	r2, #0
 80087b8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80087ba:	bf00      	nop
 80087bc:	3754      	adds	r7, #84	; 0x54
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr

080087c6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80087c6:	b580      	push	{r7, lr}
 80087c8:	b084      	sub	sp, #16
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2200      	movs	r2, #0
 80087d8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2200      	movs	r2, #0
 80087de:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087e0:	68f8      	ldr	r0, [r7, #12]
 80087e2:	f7ff ff09 	bl	80085f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087e6:	bf00      	nop
 80087e8:	3710      	adds	r7, #16
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}

080087ee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80087ee:	b480      	push	{r7}
 80087f0:	b085      	sub	sp, #20
 80087f2:	af00      	add	r7, sp, #0
 80087f4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087fc:	b2db      	uxtb	r3, r3
 80087fe:	2b21      	cmp	r3, #33	; 0x21
 8008800:	d13e      	bne.n	8008880 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800880a:	d114      	bne.n	8008836 <UART_Transmit_IT+0x48>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	691b      	ldr	r3, [r3, #16]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d110      	bne.n	8008836 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6a1b      	ldr	r3, [r3, #32]
 8008818:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	881b      	ldrh	r3, [r3, #0]
 800881e:	461a      	mov	r2, r3
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008828:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6a1b      	ldr	r3, [r3, #32]
 800882e:	1c9a      	adds	r2, r3, #2
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	621a      	str	r2, [r3, #32]
 8008834:	e008      	b.n	8008848 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6a1b      	ldr	r3, [r3, #32]
 800883a:	1c59      	adds	r1, r3, #1
 800883c:	687a      	ldr	r2, [r7, #4]
 800883e:	6211      	str	r1, [r2, #32]
 8008840:	781a      	ldrb	r2, [r3, #0]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800884c:	b29b      	uxth	r3, r3
 800884e:	3b01      	subs	r3, #1
 8008850:	b29b      	uxth	r3, r3
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	4619      	mov	r1, r3
 8008856:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008858:	2b00      	cmp	r3, #0
 800885a:	d10f      	bne.n	800887c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	68da      	ldr	r2, [r3, #12]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800886a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	68da      	ldr	r2, [r3, #12]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800887a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800887c:	2300      	movs	r3, #0
 800887e:	e000      	b.n	8008882 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008880:	2302      	movs	r3, #2
  }
}
 8008882:	4618      	mov	r0, r3
 8008884:	3714      	adds	r7, #20
 8008886:	46bd      	mov	sp, r7
 8008888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888c:	4770      	bx	lr

0800888e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800888e:	b580      	push	{r7, lr}
 8008890:	b082      	sub	sp, #8
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	68da      	ldr	r2, [r3, #12]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088a4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2220      	movs	r2, #32
 80088aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f7ff fe8e 	bl	80085d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80088b4:	2300      	movs	r3, #0
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	3708      	adds	r7, #8
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}

080088be <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80088be:	b580      	push	{r7, lr}
 80088c0:	b08c      	sub	sp, #48	; 0x30
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80088cc:	b2db      	uxtb	r3, r3
 80088ce:	2b22      	cmp	r3, #34	; 0x22
 80088d0:	f040 80ab 	bne.w	8008a2a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088dc:	d117      	bne.n	800890e <UART_Receive_IT+0x50>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	691b      	ldr	r3, [r3, #16]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d113      	bne.n	800890e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80088e6:	2300      	movs	r3, #0
 80088e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088ee:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	b29b      	uxth	r3, r3
 80088f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088fc:	b29a      	uxth	r2, r3
 80088fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008900:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008906:	1c9a      	adds	r2, r3, #2
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	629a      	str	r2, [r3, #40]	; 0x28
 800890c:	e026      	b.n	800895c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008912:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008914:	2300      	movs	r3, #0
 8008916:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	689b      	ldr	r3, [r3, #8]
 800891c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008920:	d007      	beq.n	8008932 <UART_Receive_IT+0x74>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	689b      	ldr	r3, [r3, #8]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d10a      	bne.n	8008940 <UART_Receive_IT+0x82>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	691b      	ldr	r3, [r3, #16]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d106      	bne.n	8008940 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	b2da      	uxtb	r2, r3
 800893a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800893c:	701a      	strb	r2, [r3, #0]
 800893e:	e008      	b.n	8008952 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	b2db      	uxtb	r3, r3
 8008948:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800894c:	b2da      	uxtb	r2, r3
 800894e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008950:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008956:	1c5a      	adds	r2, r3, #1
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008960:	b29b      	uxth	r3, r3
 8008962:	3b01      	subs	r3, #1
 8008964:	b29b      	uxth	r3, r3
 8008966:	687a      	ldr	r2, [r7, #4]
 8008968:	4619      	mov	r1, r3
 800896a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800896c:	2b00      	cmp	r3, #0
 800896e:	d15a      	bne.n	8008a26 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	68da      	ldr	r2, [r3, #12]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f022 0220 	bic.w	r2, r2, #32
 800897e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68da      	ldr	r2, [r3, #12]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800898e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	695a      	ldr	r2, [r3, #20]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f022 0201 	bic.w	r2, r2, #1
 800899e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2220      	movs	r2, #32
 80089a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ac:	2b01      	cmp	r3, #1
 80089ae:	d135      	bne.n	8008a1c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2200      	movs	r2, #0
 80089b4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	330c      	adds	r3, #12
 80089bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	e853 3f00 	ldrex	r3, [r3]
 80089c4:	613b      	str	r3, [r7, #16]
   return(result);
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	f023 0310 	bic.w	r3, r3, #16
 80089cc:	627b      	str	r3, [r7, #36]	; 0x24
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	330c      	adds	r3, #12
 80089d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089d6:	623a      	str	r2, [r7, #32]
 80089d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089da:	69f9      	ldr	r1, [r7, #28]
 80089dc:	6a3a      	ldr	r2, [r7, #32]
 80089de:	e841 2300 	strex	r3, r2, [r1]
 80089e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d1e5      	bne.n	80089b6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f003 0310 	and.w	r3, r3, #16
 80089f4:	2b10      	cmp	r3, #16
 80089f6:	d10a      	bne.n	8008a0e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80089f8:	2300      	movs	r3, #0
 80089fa:	60fb      	str	r3, [r7, #12]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	60fb      	str	r3, [r7, #12]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	60fb      	str	r3, [r7, #12]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008a12:	4619      	mov	r1, r3
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f7ff fdf9 	bl	800860c <HAL_UARTEx_RxEventCallback>
 8008a1a:	e002      	b.n	8008a22 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f7ff fde1 	bl	80085e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a22:	2300      	movs	r3, #0
 8008a24:	e002      	b.n	8008a2c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008a26:	2300      	movs	r3, #0
 8008a28:	e000      	b.n	8008a2c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008a2a:	2302      	movs	r3, #2
  }
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3730      	adds	r7, #48	; 0x30
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}

08008a34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a38:	b0c0      	sub	sp, #256	; 0x100
 8008a3a:	af00      	add	r7, sp, #0
 8008a3c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	691b      	ldr	r3, [r3, #16]
 8008a48:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a50:	68d9      	ldr	r1, [r3, #12]
 8008a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a56:	681a      	ldr	r2, [r3, #0]
 8008a58:	ea40 0301 	orr.w	r3, r0, r1
 8008a5c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a62:	689a      	ldr	r2, [r3, #8]
 8008a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a68:	691b      	ldr	r3, [r3, #16]
 8008a6a:	431a      	orrs	r2, r3
 8008a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a70:	695b      	ldr	r3, [r3, #20]
 8008a72:	431a      	orrs	r2, r3
 8008a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a78:	69db      	ldr	r3, [r3, #28]
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008a8c:	f021 010c 	bic.w	r1, r1, #12
 8008a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008a9a:	430b      	orrs	r3, r1
 8008a9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	695b      	ldr	r3, [r3, #20]
 8008aa6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008aae:	6999      	ldr	r1, [r3, #24]
 8008ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ab4:	681a      	ldr	r2, [r3, #0]
 8008ab6:	ea40 0301 	orr.w	r3, r0, r1
 8008aba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ac0:	681a      	ldr	r2, [r3, #0]
 8008ac2:	4b8f      	ldr	r3, [pc, #572]	; (8008d00 <UART_SetConfig+0x2cc>)
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d005      	beq.n	8008ad4 <UART_SetConfig+0xa0>
 8008ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008acc:	681a      	ldr	r2, [r3, #0]
 8008ace:	4b8d      	ldr	r3, [pc, #564]	; (8008d04 <UART_SetConfig+0x2d0>)
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	d104      	bne.n	8008ade <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ad4:	f7fc fd40 	bl	8005558 <HAL_RCC_GetPCLK2Freq>
 8008ad8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008adc:	e003      	b.n	8008ae6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008ade:	f7fc fd27 	bl	8005530 <HAL_RCC_GetPCLK1Freq>
 8008ae2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008aea:	69db      	ldr	r3, [r3, #28]
 8008aec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008af0:	f040 810c 	bne.w	8008d0c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008af4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008af8:	2200      	movs	r2, #0
 8008afa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008afe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008b02:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008b06:	4622      	mov	r2, r4
 8008b08:	462b      	mov	r3, r5
 8008b0a:	1891      	adds	r1, r2, r2
 8008b0c:	65b9      	str	r1, [r7, #88]	; 0x58
 8008b0e:	415b      	adcs	r3, r3
 8008b10:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008b16:	4621      	mov	r1, r4
 8008b18:	eb12 0801 	adds.w	r8, r2, r1
 8008b1c:	4629      	mov	r1, r5
 8008b1e:	eb43 0901 	adc.w	r9, r3, r1
 8008b22:	f04f 0200 	mov.w	r2, #0
 8008b26:	f04f 0300 	mov.w	r3, #0
 8008b2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b36:	4690      	mov	r8, r2
 8008b38:	4699      	mov	r9, r3
 8008b3a:	4623      	mov	r3, r4
 8008b3c:	eb18 0303 	adds.w	r3, r8, r3
 8008b40:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008b44:	462b      	mov	r3, r5
 8008b46:	eb49 0303 	adc.w	r3, r9, r3
 8008b4a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	2200      	movs	r2, #0
 8008b56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008b5a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008b5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008b62:	460b      	mov	r3, r1
 8008b64:	18db      	adds	r3, r3, r3
 8008b66:	653b      	str	r3, [r7, #80]	; 0x50
 8008b68:	4613      	mov	r3, r2
 8008b6a:	eb42 0303 	adc.w	r3, r2, r3
 8008b6e:	657b      	str	r3, [r7, #84]	; 0x54
 8008b70:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008b74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008b78:	f7f8 f82e 	bl	8000bd8 <__aeabi_uldivmod>
 8008b7c:	4602      	mov	r2, r0
 8008b7e:	460b      	mov	r3, r1
 8008b80:	4b61      	ldr	r3, [pc, #388]	; (8008d08 <UART_SetConfig+0x2d4>)
 8008b82:	fba3 2302 	umull	r2, r3, r3, r2
 8008b86:	095b      	lsrs	r3, r3, #5
 8008b88:	011c      	lsls	r4, r3, #4
 8008b8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b8e:	2200      	movs	r2, #0
 8008b90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008b94:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008b98:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008b9c:	4642      	mov	r2, r8
 8008b9e:	464b      	mov	r3, r9
 8008ba0:	1891      	adds	r1, r2, r2
 8008ba2:	64b9      	str	r1, [r7, #72]	; 0x48
 8008ba4:	415b      	adcs	r3, r3
 8008ba6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ba8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008bac:	4641      	mov	r1, r8
 8008bae:	eb12 0a01 	adds.w	sl, r2, r1
 8008bb2:	4649      	mov	r1, r9
 8008bb4:	eb43 0b01 	adc.w	fp, r3, r1
 8008bb8:	f04f 0200 	mov.w	r2, #0
 8008bbc:	f04f 0300 	mov.w	r3, #0
 8008bc0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008bc4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008bc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008bcc:	4692      	mov	sl, r2
 8008bce:	469b      	mov	fp, r3
 8008bd0:	4643      	mov	r3, r8
 8008bd2:	eb1a 0303 	adds.w	r3, sl, r3
 8008bd6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008bda:	464b      	mov	r3, r9
 8008bdc:	eb4b 0303 	adc.w	r3, fp, r3
 8008be0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008be8:	685b      	ldr	r3, [r3, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008bf0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008bf4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008bf8:	460b      	mov	r3, r1
 8008bfa:	18db      	adds	r3, r3, r3
 8008bfc:	643b      	str	r3, [r7, #64]	; 0x40
 8008bfe:	4613      	mov	r3, r2
 8008c00:	eb42 0303 	adc.w	r3, r2, r3
 8008c04:	647b      	str	r3, [r7, #68]	; 0x44
 8008c06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008c0a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008c0e:	f7f7 ffe3 	bl	8000bd8 <__aeabi_uldivmod>
 8008c12:	4602      	mov	r2, r0
 8008c14:	460b      	mov	r3, r1
 8008c16:	4611      	mov	r1, r2
 8008c18:	4b3b      	ldr	r3, [pc, #236]	; (8008d08 <UART_SetConfig+0x2d4>)
 8008c1a:	fba3 2301 	umull	r2, r3, r3, r1
 8008c1e:	095b      	lsrs	r3, r3, #5
 8008c20:	2264      	movs	r2, #100	; 0x64
 8008c22:	fb02 f303 	mul.w	r3, r2, r3
 8008c26:	1acb      	subs	r3, r1, r3
 8008c28:	00db      	lsls	r3, r3, #3
 8008c2a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008c2e:	4b36      	ldr	r3, [pc, #216]	; (8008d08 <UART_SetConfig+0x2d4>)
 8008c30:	fba3 2302 	umull	r2, r3, r3, r2
 8008c34:	095b      	lsrs	r3, r3, #5
 8008c36:	005b      	lsls	r3, r3, #1
 8008c38:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008c3c:	441c      	add	r4, r3
 8008c3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008c42:	2200      	movs	r2, #0
 8008c44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008c48:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008c4c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008c50:	4642      	mov	r2, r8
 8008c52:	464b      	mov	r3, r9
 8008c54:	1891      	adds	r1, r2, r2
 8008c56:	63b9      	str	r1, [r7, #56]	; 0x38
 8008c58:	415b      	adcs	r3, r3
 8008c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008c60:	4641      	mov	r1, r8
 8008c62:	1851      	adds	r1, r2, r1
 8008c64:	6339      	str	r1, [r7, #48]	; 0x30
 8008c66:	4649      	mov	r1, r9
 8008c68:	414b      	adcs	r3, r1
 8008c6a:	637b      	str	r3, [r7, #52]	; 0x34
 8008c6c:	f04f 0200 	mov.w	r2, #0
 8008c70:	f04f 0300 	mov.w	r3, #0
 8008c74:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008c78:	4659      	mov	r1, fp
 8008c7a:	00cb      	lsls	r3, r1, #3
 8008c7c:	4651      	mov	r1, sl
 8008c7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c82:	4651      	mov	r1, sl
 8008c84:	00ca      	lsls	r2, r1, #3
 8008c86:	4610      	mov	r0, r2
 8008c88:	4619      	mov	r1, r3
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	4642      	mov	r2, r8
 8008c8e:	189b      	adds	r3, r3, r2
 8008c90:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008c94:	464b      	mov	r3, r9
 8008c96:	460a      	mov	r2, r1
 8008c98:	eb42 0303 	adc.w	r3, r2, r3
 8008c9c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ca4:	685b      	ldr	r3, [r3, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008cac:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008cb0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008cb4:	460b      	mov	r3, r1
 8008cb6:	18db      	adds	r3, r3, r3
 8008cb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8008cba:	4613      	mov	r3, r2
 8008cbc:	eb42 0303 	adc.w	r3, r2, r3
 8008cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008cc2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008cc6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008cca:	f7f7 ff85 	bl	8000bd8 <__aeabi_uldivmod>
 8008cce:	4602      	mov	r2, r0
 8008cd0:	460b      	mov	r3, r1
 8008cd2:	4b0d      	ldr	r3, [pc, #52]	; (8008d08 <UART_SetConfig+0x2d4>)
 8008cd4:	fba3 1302 	umull	r1, r3, r3, r2
 8008cd8:	095b      	lsrs	r3, r3, #5
 8008cda:	2164      	movs	r1, #100	; 0x64
 8008cdc:	fb01 f303 	mul.w	r3, r1, r3
 8008ce0:	1ad3      	subs	r3, r2, r3
 8008ce2:	00db      	lsls	r3, r3, #3
 8008ce4:	3332      	adds	r3, #50	; 0x32
 8008ce6:	4a08      	ldr	r2, [pc, #32]	; (8008d08 <UART_SetConfig+0x2d4>)
 8008ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8008cec:	095b      	lsrs	r3, r3, #5
 8008cee:	f003 0207 	and.w	r2, r3, #7
 8008cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4422      	add	r2, r4
 8008cfa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008cfc:	e105      	b.n	8008f0a <UART_SetConfig+0x4d6>
 8008cfe:	bf00      	nop
 8008d00:	40011000 	.word	0x40011000
 8008d04:	40011400 	.word	0x40011400
 8008d08:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d10:	2200      	movs	r2, #0
 8008d12:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008d16:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008d1a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008d1e:	4642      	mov	r2, r8
 8008d20:	464b      	mov	r3, r9
 8008d22:	1891      	adds	r1, r2, r2
 8008d24:	6239      	str	r1, [r7, #32]
 8008d26:	415b      	adcs	r3, r3
 8008d28:	627b      	str	r3, [r7, #36]	; 0x24
 8008d2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d2e:	4641      	mov	r1, r8
 8008d30:	1854      	adds	r4, r2, r1
 8008d32:	4649      	mov	r1, r9
 8008d34:	eb43 0501 	adc.w	r5, r3, r1
 8008d38:	f04f 0200 	mov.w	r2, #0
 8008d3c:	f04f 0300 	mov.w	r3, #0
 8008d40:	00eb      	lsls	r3, r5, #3
 8008d42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d46:	00e2      	lsls	r2, r4, #3
 8008d48:	4614      	mov	r4, r2
 8008d4a:	461d      	mov	r5, r3
 8008d4c:	4643      	mov	r3, r8
 8008d4e:	18e3      	adds	r3, r4, r3
 8008d50:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008d54:	464b      	mov	r3, r9
 8008d56:	eb45 0303 	adc.w	r3, r5, r3
 8008d5a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d62:	685b      	ldr	r3, [r3, #4]
 8008d64:	2200      	movs	r2, #0
 8008d66:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008d6a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008d6e:	f04f 0200 	mov.w	r2, #0
 8008d72:	f04f 0300 	mov.w	r3, #0
 8008d76:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008d7a:	4629      	mov	r1, r5
 8008d7c:	008b      	lsls	r3, r1, #2
 8008d7e:	4621      	mov	r1, r4
 8008d80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d84:	4621      	mov	r1, r4
 8008d86:	008a      	lsls	r2, r1, #2
 8008d88:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008d8c:	f7f7 ff24 	bl	8000bd8 <__aeabi_uldivmod>
 8008d90:	4602      	mov	r2, r0
 8008d92:	460b      	mov	r3, r1
 8008d94:	4b60      	ldr	r3, [pc, #384]	; (8008f18 <UART_SetConfig+0x4e4>)
 8008d96:	fba3 2302 	umull	r2, r3, r3, r2
 8008d9a:	095b      	lsrs	r3, r3, #5
 8008d9c:	011c      	lsls	r4, r3, #4
 8008d9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008da2:	2200      	movs	r2, #0
 8008da4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008da8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008dac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008db0:	4642      	mov	r2, r8
 8008db2:	464b      	mov	r3, r9
 8008db4:	1891      	adds	r1, r2, r2
 8008db6:	61b9      	str	r1, [r7, #24]
 8008db8:	415b      	adcs	r3, r3
 8008dba:	61fb      	str	r3, [r7, #28]
 8008dbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008dc0:	4641      	mov	r1, r8
 8008dc2:	1851      	adds	r1, r2, r1
 8008dc4:	6139      	str	r1, [r7, #16]
 8008dc6:	4649      	mov	r1, r9
 8008dc8:	414b      	adcs	r3, r1
 8008dca:	617b      	str	r3, [r7, #20]
 8008dcc:	f04f 0200 	mov.w	r2, #0
 8008dd0:	f04f 0300 	mov.w	r3, #0
 8008dd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008dd8:	4659      	mov	r1, fp
 8008dda:	00cb      	lsls	r3, r1, #3
 8008ddc:	4651      	mov	r1, sl
 8008dde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008de2:	4651      	mov	r1, sl
 8008de4:	00ca      	lsls	r2, r1, #3
 8008de6:	4610      	mov	r0, r2
 8008de8:	4619      	mov	r1, r3
 8008dea:	4603      	mov	r3, r0
 8008dec:	4642      	mov	r2, r8
 8008dee:	189b      	adds	r3, r3, r2
 8008df0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008df4:	464b      	mov	r3, r9
 8008df6:	460a      	mov	r2, r1
 8008df8:	eb42 0303 	adc.w	r3, r2, r3
 8008dfc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e04:	685b      	ldr	r3, [r3, #4]
 8008e06:	2200      	movs	r2, #0
 8008e08:	67bb      	str	r3, [r7, #120]	; 0x78
 8008e0a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008e0c:	f04f 0200 	mov.w	r2, #0
 8008e10:	f04f 0300 	mov.w	r3, #0
 8008e14:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008e18:	4649      	mov	r1, r9
 8008e1a:	008b      	lsls	r3, r1, #2
 8008e1c:	4641      	mov	r1, r8
 8008e1e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e22:	4641      	mov	r1, r8
 8008e24:	008a      	lsls	r2, r1, #2
 8008e26:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008e2a:	f7f7 fed5 	bl	8000bd8 <__aeabi_uldivmod>
 8008e2e:	4602      	mov	r2, r0
 8008e30:	460b      	mov	r3, r1
 8008e32:	4b39      	ldr	r3, [pc, #228]	; (8008f18 <UART_SetConfig+0x4e4>)
 8008e34:	fba3 1302 	umull	r1, r3, r3, r2
 8008e38:	095b      	lsrs	r3, r3, #5
 8008e3a:	2164      	movs	r1, #100	; 0x64
 8008e3c:	fb01 f303 	mul.w	r3, r1, r3
 8008e40:	1ad3      	subs	r3, r2, r3
 8008e42:	011b      	lsls	r3, r3, #4
 8008e44:	3332      	adds	r3, #50	; 0x32
 8008e46:	4a34      	ldr	r2, [pc, #208]	; (8008f18 <UART_SetConfig+0x4e4>)
 8008e48:	fba2 2303 	umull	r2, r3, r2, r3
 8008e4c:	095b      	lsrs	r3, r3, #5
 8008e4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008e52:	441c      	add	r4, r3
 8008e54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e58:	2200      	movs	r2, #0
 8008e5a:	673b      	str	r3, [r7, #112]	; 0x70
 8008e5c:	677a      	str	r2, [r7, #116]	; 0x74
 8008e5e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008e62:	4642      	mov	r2, r8
 8008e64:	464b      	mov	r3, r9
 8008e66:	1891      	adds	r1, r2, r2
 8008e68:	60b9      	str	r1, [r7, #8]
 8008e6a:	415b      	adcs	r3, r3
 8008e6c:	60fb      	str	r3, [r7, #12]
 8008e6e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008e72:	4641      	mov	r1, r8
 8008e74:	1851      	adds	r1, r2, r1
 8008e76:	6039      	str	r1, [r7, #0]
 8008e78:	4649      	mov	r1, r9
 8008e7a:	414b      	adcs	r3, r1
 8008e7c:	607b      	str	r3, [r7, #4]
 8008e7e:	f04f 0200 	mov.w	r2, #0
 8008e82:	f04f 0300 	mov.w	r3, #0
 8008e86:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008e8a:	4659      	mov	r1, fp
 8008e8c:	00cb      	lsls	r3, r1, #3
 8008e8e:	4651      	mov	r1, sl
 8008e90:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e94:	4651      	mov	r1, sl
 8008e96:	00ca      	lsls	r2, r1, #3
 8008e98:	4610      	mov	r0, r2
 8008e9a:	4619      	mov	r1, r3
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	4642      	mov	r2, r8
 8008ea0:	189b      	adds	r3, r3, r2
 8008ea2:	66bb      	str	r3, [r7, #104]	; 0x68
 8008ea4:	464b      	mov	r3, r9
 8008ea6:	460a      	mov	r2, r1
 8008ea8:	eb42 0303 	adc.w	r3, r2, r3
 8008eac:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	663b      	str	r3, [r7, #96]	; 0x60
 8008eb8:	667a      	str	r2, [r7, #100]	; 0x64
 8008eba:	f04f 0200 	mov.w	r2, #0
 8008ebe:	f04f 0300 	mov.w	r3, #0
 8008ec2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008ec6:	4649      	mov	r1, r9
 8008ec8:	008b      	lsls	r3, r1, #2
 8008eca:	4641      	mov	r1, r8
 8008ecc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008ed0:	4641      	mov	r1, r8
 8008ed2:	008a      	lsls	r2, r1, #2
 8008ed4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008ed8:	f7f7 fe7e 	bl	8000bd8 <__aeabi_uldivmod>
 8008edc:	4602      	mov	r2, r0
 8008ede:	460b      	mov	r3, r1
 8008ee0:	4b0d      	ldr	r3, [pc, #52]	; (8008f18 <UART_SetConfig+0x4e4>)
 8008ee2:	fba3 1302 	umull	r1, r3, r3, r2
 8008ee6:	095b      	lsrs	r3, r3, #5
 8008ee8:	2164      	movs	r1, #100	; 0x64
 8008eea:	fb01 f303 	mul.w	r3, r1, r3
 8008eee:	1ad3      	subs	r3, r2, r3
 8008ef0:	011b      	lsls	r3, r3, #4
 8008ef2:	3332      	adds	r3, #50	; 0x32
 8008ef4:	4a08      	ldr	r2, [pc, #32]	; (8008f18 <UART_SetConfig+0x4e4>)
 8008ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8008efa:	095b      	lsrs	r3, r3, #5
 8008efc:	f003 020f 	and.w	r2, r3, #15
 8008f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4422      	add	r2, r4
 8008f08:	609a      	str	r2, [r3, #8]
}
 8008f0a:	bf00      	nop
 8008f0c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008f10:	46bd      	mov	sp, r7
 8008f12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f16:	bf00      	nop
 8008f18:	51eb851f 	.word	0x51eb851f

08008f1c <__errno>:
 8008f1c:	4b01      	ldr	r3, [pc, #4]	; (8008f24 <__errno+0x8>)
 8008f1e:	6818      	ldr	r0, [r3, #0]
 8008f20:	4770      	bx	lr
 8008f22:	bf00      	nop
 8008f24:	20000010 	.word	0x20000010

08008f28 <__libc_init_array>:
 8008f28:	b570      	push	{r4, r5, r6, lr}
 8008f2a:	4d0d      	ldr	r5, [pc, #52]	; (8008f60 <__libc_init_array+0x38>)
 8008f2c:	4c0d      	ldr	r4, [pc, #52]	; (8008f64 <__libc_init_array+0x3c>)
 8008f2e:	1b64      	subs	r4, r4, r5
 8008f30:	10a4      	asrs	r4, r4, #2
 8008f32:	2600      	movs	r6, #0
 8008f34:	42a6      	cmp	r6, r4
 8008f36:	d109      	bne.n	8008f4c <__libc_init_array+0x24>
 8008f38:	4d0b      	ldr	r5, [pc, #44]	; (8008f68 <__libc_init_array+0x40>)
 8008f3a:	4c0c      	ldr	r4, [pc, #48]	; (8008f6c <__libc_init_array+0x44>)
 8008f3c:	f002 ff04 	bl	800bd48 <_init>
 8008f40:	1b64      	subs	r4, r4, r5
 8008f42:	10a4      	asrs	r4, r4, #2
 8008f44:	2600      	movs	r6, #0
 8008f46:	42a6      	cmp	r6, r4
 8008f48:	d105      	bne.n	8008f56 <__libc_init_array+0x2e>
 8008f4a:	bd70      	pop	{r4, r5, r6, pc}
 8008f4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f50:	4798      	blx	r3
 8008f52:	3601      	adds	r6, #1
 8008f54:	e7ee      	b.n	8008f34 <__libc_init_array+0xc>
 8008f56:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f5a:	4798      	blx	r3
 8008f5c:	3601      	adds	r6, #1
 8008f5e:	e7f2      	b.n	8008f46 <__libc_init_array+0x1e>
 8008f60:	0800c174 	.word	0x0800c174
 8008f64:	0800c174 	.word	0x0800c174
 8008f68:	0800c174 	.word	0x0800c174
 8008f6c:	0800c178 	.word	0x0800c178

08008f70 <memset>:
 8008f70:	4402      	add	r2, r0
 8008f72:	4603      	mov	r3, r0
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d100      	bne.n	8008f7a <memset+0xa>
 8008f78:	4770      	bx	lr
 8008f7a:	f803 1b01 	strb.w	r1, [r3], #1
 8008f7e:	e7f9      	b.n	8008f74 <memset+0x4>

08008f80 <__cvt>:
 8008f80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f84:	ec55 4b10 	vmov	r4, r5, d0
 8008f88:	2d00      	cmp	r5, #0
 8008f8a:	460e      	mov	r6, r1
 8008f8c:	4619      	mov	r1, r3
 8008f8e:	462b      	mov	r3, r5
 8008f90:	bfbb      	ittet	lt
 8008f92:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008f96:	461d      	movlt	r5, r3
 8008f98:	2300      	movge	r3, #0
 8008f9a:	232d      	movlt	r3, #45	; 0x2d
 8008f9c:	700b      	strb	r3, [r1, #0]
 8008f9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fa0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008fa4:	4691      	mov	r9, r2
 8008fa6:	f023 0820 	bic.w	r8, r3, #32
 8008faa:	bfbc      	itt	lt
 8008fac:	4622      	movlt	r2, r4
 8008fae:	4614      	movlt	r4, r2
 8008fb0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008fb4:	d005      	beq.n	8008fc2 <__cvt+0x42>
 8008fb6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008fba:	d100      	bne.n	8008fbe <__cvt+0x3e>
 8008fbc:	3601      	adds	r6, #1
 8008fbe:	2102      	movs	r1, #2
 8008fc0:	e000      	b.n	8008fc4 <__cvt+0x44>
 8008fc2:	2103      	movs	r1, #3
 8008fc4:	ab03      	add	r3, sp, #12
 8008fc6:	9301      	str	r3, [sp, #4]
 8008fc8:	ab02      	add	r3, sp, #8
 8008fca:	9300      	str	r3, [sp, #0]
 8008fcc:	ec45 4b10 	vmov	d0, r4, r5
 8008fd0:	4653      	mov	r3, sl
 8008fd2:	4632      	mov	r2, r6
 8008fd4:	f000 fcec 	bl	80099b0 <_dtoa_r>
 8008fd8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008fdc:	4607      	mov	r7, r0
 8008fde:	d102      	bne.n	8008fe6 <__cvt+0x66>
 8008fe0:	f019 0f01 	tst.w	r9, #1
 8008fe4:	d022      	beq.n	800902c <__cvt+0xac>
 8008fe6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008fea:	eb07 0906 	add.w	r9, r7, r6
 8008fee:	d110      	bne.n	8009012 <__cvt+0x92>
 8008ff0:	783b      	ldrb	r3, [r7, #0]
 8008ff2:	2b30      	cmp	r3, #48	; 0x30
 8008ff4:	d10a      	bne.n	800900c <__cvt+0x8c>
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	4620      	mov	r0, r4
 8008ffc:	4629      	mov	r1, r5
 8008ffe:	f7f7 fd7b 	bl	8000af8 <__aeabi_dcmpeq>
 8009002:	b918      	cbnz	r0, 800900c <__cvt+0x8c>
 8009004:	f1c6 0601 	rsb	r6, r6, #1
 8009008:	f8ca 6000 	str.w	r6, [sl]
 800900c:	f8da 3000 	ldr.w	r3, [sl]
 8009010:	4499      	add	r9, r3
 8009012:	2200      	movs	r2, #0
 8009014:	2300      	movs	r3, #0
 8009016:	4620      	mov	r0, r4
 8009018:	4629      	mov	r1, r5
 800901a:	f7f7 fd6d 	bl	8000af8 <__aeabi_dcmpeq>
 800901e:	b108      	cbz	r0, 8009024 <__cvt+0xa4>
 8009020:	f8cd 900c 	str.w	r9, [sp, #12]
 8009024:	2230      	movs	r2, #48	; 0x30
 8009026:	9b03      	ldr	r3, [sp, #12]
 8009028:	454b      	cmp	r3, r9
 800902a:	d307      	bcc.n	800903c <__cvt+0xbc>
 800902c:	9b03      	ldr	r3, [sp, #12]
 800902e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009030:	1bdb      	subs	r3, r3, r7
 8009032:	4638      	mov	r0, r7
 8009034:	6013      	str	r3, [r2, #0]
 8009036:	b004      	add	sp, #16
 8009038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800903c:	1c59      	adds	r1, r3, #1
 800903e:	9103      	str	r1, [sp, #12]
 8009040:	701a      	strb	r2, [r3, #0]
 8009042:	e7f0      	b.n	8009026 <__cvt+0xa6>

08009044 <__exponent>:
 8009044:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009046:	4603      	mov	r3, r0
 8009048:	2900      	cmp	r1, #0
 800904a:	bfb8      	it	lt
 800904c:	4249      	neglt	r1, r1
 800904e:	f803 2b02 	strb.w	r2, [r3], #2
 8009052:	bfb4      	ite	lt
 8009054:	222d      	movlt	r2, #45	; 0x2d
 8009056:	222b      	movge	r2, #43	; 0x2b
 8009058:	2909      	cmp	r1, #9
 800905a:	7042      	strb	r2, [r0, #1]
 800905c:	dd2a      	ble.n	80090b4 <__exponent+0x70>
 800905e:	f10d 0407 	add.w	r4, sp, #7
 8009062:	46a4      	mov	ip, r4
 8009064:	270a      	movs	r7, #10
 8009066:	46a6      	mov	lr, r4
 8009068:	460a      	mov	r2, r1
 800906a:	fb91 f6f7 	sdiv	r6, r1, r7
 800906e:	fb07 1516 	mls	r5, r7, r6, r1
 8009072:	3530      	adds	r5, #48	; 0x30
 8009074:	2a63      	cmp	r2, #99	; 0x63
 8009076:	f104 34ff 	add.w	r4, r4, #4294967295
 800907a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800907e:	4631      	mov	r1, r6
 8009080:	dcf1      	bgt.n	8009066 <__exponent+0x22>
 8009082:	3130      	adds	r1, #48	; 0x30
 8009084:	f1ae 0502 	sub.w	r5, lr, #2
 8009088:	f804 1c01 	strb.w	r1, [r4, #-1]
 800908c:	1c44      	adds	r4, r0, #1
 800908e:	4629      	mov	r1, r5
 8009090:	4561      	cmp	r1, ip
 8009092:	d30a      	bcc.n	80090aa <__exponent+0x66>
 8009094:	f10d 0209 	add.w	r2, sp, #9
 8009098:	eba2 020e 	sub.w	r2, r2, lr
 800909c:	4565      	cmp	r5, ip
 800909e:	bf88      	it	hi
 80090a0:	2200      	movhi	r2, #0
 80090a2:	4413      	add	r3, r2
 80090a4:	1a18      	subs	r0, r3, r0
 80090a6:	b003      	add	sp, #12
 80090a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80090ae:	f804 2f01 	strb.w	r2, [r4, #1]!
 80090b2:	e7ed      	b.n	8009090 <__exponent+0x4c>
 80090b4:	2330      	movs	r3, #48	; 0x30
 80090b6:	3130      	adds	r1, #48	; 0x30
 80090b8:	7083      	strb	r3, [r0, #2]
 80090ba:	70c1      	strb	r1, [r0, #3]
 80090bc:	1d03      	adds	r3, r0, #4
 80090be:	e7f1      	b.n	80090a4 <__exponent+0x60>

080090c0 <_printf_float>:
 80090c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090c4:	ed2d 8b02 	vpush	{d8}
 80090c8:	b08d      	sub	sp, #52	; 0x34
 80090ca:	460c      	mov	r4, r1
 80090cc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80090d0:	4616      	mov	r6, r2
 80090d2:	461f      	mov	r7, r3
 80090d4:	4605      	mov	r5, r0
 80090d6:	f001 fa59 	bl	800a58c <_localeconv_r>
 80090da:	f8d0 a000 	ldr.w	sl, [r0]
 80090de:	4650      	mov	r0, sl
 80090e0:	f7f7 f88e 	bl	8000200 <strlen>
 80090e4:	2300      	movs	r3, #0
 80090e6:	930a      	str	r3, [sp, #40]	; 0x28
 80090e8:	6823      	ldr	r3, [r4, #0]
 80090ea:	9305      	str	r3, [sp, #20]
 80090ec:	f8d8 3000 	ldr.w	r3, [r8]
 80090f0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80090f4:	3307      	adds	r3, #7
 80090f6:	f023 0307 	bic.w	r3, r3, #7
 80090fa:	f103 0208 	add.w	r2, r3, #8
 80090fe:	f8c8 2000 	str.w	r2, [r8]
 8009102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009106:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800910a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800910e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009112:	9307      	str	r3, [sp, #28]
 8009114:	f8cd 8018 	str.w	r8, [sp, #24]
 8009118:	ee08 0a10 	vmov	s16, r0
 800911c:	4b9f      	ldr	r3, [pc, #636]	; (800939c <_printf_float+0x2dc>)
 800911e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009122:	f04f 32ff 	mov.w	r2, #4294967295
 8009126:	f7f7 fd19 	bl	8000b5c <__aeabi_dcmpun>
 800912a:	bb88      	cbnz	r0, 8009190 <_printf_float+0xd0>
 800912c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009130:	4b9a      	ldr	r3, [pc, #616]	; (800939c <_printf_float+0x2dc>)
 8009132:	f04f 32ff 	mov.w	r2, #4294967295
 8009136:	f7f7 fcf3 	bl	8000b20 <__aeabi_dcmple>
 800913a:	bb48      	cbnz	r0, 8009190 <_printf_float+0xd0>
 800913c:	2200      	movs	r2, #0
 800913e:	2300      	movs	r3, #0
 8009140:	4640      	mov	r0, r8
 8009142:	4649      	mov	r1, r9
 8009144:	f7f7 fce2 	bl	8000b0c <__aeabi_dcmplt>
 8009148:	b110      	cbz	r0, 8009150 <_printf_float+0x90>
 800914a:	232d      	movs	r3, #45	; 0x2d
 800914c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009150:	4b93      	ldr	r3, [pc, #588]	; (80093a0 <_printf_float+0x2e0>)
 8009152:	4894      	ldr	r0, [pc, #592]	; (80093a4 <_printf_float+0x2e4>)
 8009154:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009158:	bf94      	ite	ls
 800915a:	4698      	movls	r8, r3
 800915c:	4680      	movhi	r8, r0
 800915e:	2303      	movs	r3, #3
 8009160:	6123      	str	r3, [r4, #16]
 8009162:	9b05      	ldr	r3, [sp, #20]
 8009164:	f023 0204 	bic.w	r2, r3, #4
 8009168:	6022      	str	r2, [r4, #0]
 800916a:	f04f 0900 	mov.w	r9, #0
 800916e:	9700      	str	r7, [sp, #0]
 8009170:	4633      	mov	r3, r6
 8009172:	aa0b      	add	r2, sp, #44	; 0x2c
 8009174:	4621      	mov	r1, r4
 8009176:	4628      	mov	r0, r5
 8009178:	f000 f9d8 	bl	800952c <_printf_common>
 800917c:	3001      	adds	r0, #1
 800917e:	f040 8090 	bne.w	80092a2 <_printf_float+0x1e2>
 8009182:	f04f 30ff 	mov.w	r0, #4294967295
 8009186:	b00d      	add	sp, #52	; 0x34
 8009188:	ecbd 8b02 	vpop	{d8}
 800918c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009190:	4642      	mov	r2, r8
 8009192:	464b      	mov	r3, r9
 8009194:	4640      	mov	r0, r8
 8009196:	4649      	mov	r1, r9
 8009198:	f7f7 fce0 	bl	8000b5c <__aeabi_dcmpun>
 800919c:	b140      	cbz	r0, 80091b0 <_printf_float+0xf0>
 800919e:	464b      	mov	r3, r9
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	bfbc      	itt	lt
 80091a4:	232d      	movlt	r3, #45	; 0x2d
 80091a6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80091aa:	487f      	ldr	r0, [pc, #508]	; (80093a8 <_printf_float+0x2e8>)
 80091ac:	4b7f      	ldr	r3, [pc, #508]	; (80093ac <_printf_float+0x2ec>)
 80091ae:	e7d1      	b.n	8009154 <_printf_float+0x94>
 80091b0:	6863      	ldr	r3, [r4, #4]
 80091b2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80091b6:	9206      	str	r2, [sp, #24]
 80091b8:	1c5a      	adds	r2, r3, #1
 80091ba:	d13f      	bne.n	800923c <_printf_float+0x17c>
 80091bc:	2306      	movs	r3, #6
 80091be:	6063      	str	r3, [r4, #4]
 80091c0:	9b05      	ldr	r3, [sp, #20]
 80091c2:	6861      	ldr	r1, [r4, #4]
 80091c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80091c8:	2300      	movs	r3, #0
 80091ca:	9303      	str	r3, [sp, #12]
 80091cc:	ab0a      	add	r3, sp, #40	; 0x28
 80091ce:	e9cd b301 	strd	fp, r3, [sp, #4]
 80091d2:	ab09      	add	r3, sp, #36	; 0x24
 80091d4:	ec49 8b10 	vmov	d0, r8, r9
 80091d8:	9300      	str	r3, [sp, #0]
 80091da:	6022      	str	r2, [r4, #0]
 80091dc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80091e0:	4628      	mov	r0, r5
 80091e2:	f7ff fecd 	bl	8008f80 <__cvt>
 80091e6:	9b06      	ldr	r3, [sp, #24]
 80091e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091ea:	2b47      	cmp	r3, #71	; 0x47
 80091ec:	4680      	mov	r8, r0
 80091ee:	d108      	bne.n	8009202 <_printf_float+0x142>
 80091f0:	1cc8      	adds	r0, r1, #3
 80091f2:	db02      	blt.n	80091fa <_printf_float+0x13a>
 80091f4:	6863      	ldr	r3, [r4, #4]
 80091f6:	4299      	cmp	r1, r3
 80091f8:	dd41      	ble.n	800927e <_printf_float+0x1be>
 80091fa:	f1ab 0b02 	sub.w	fp, fp, #2
 80091fe:	fa5f fb8b 	uxtb.w	fp, fp
 8009202:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009206:	d820      	bhi.n	800924a <_printf_float+0x18a>
 8009208:	3901      	subs	r1, #1
 800920a:	465a      	mov	r2, fp
 800920c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009210:	9109      	str	r1, [sp, #36]	; 0x24
 8009212:	f7ff ff17 	bl	8009044 <__exponent>
 8009216:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009218:	1813      	adds	r3, r2, r0
 800921a:	2a01      	cmp	r2, #1
 800921c:	4681      	mov	r9, r0
 800921e:	6123      	str	r3, [r4, #16]
 8009220:	dc02      	bgt.n	8009228 <_printf_float+0x168>
 8009222:	6822      	ldr	r2, [r4, #0]
 8009224:	07d2      	lsls	r2, r2, #31
 8009226:	d501      	bpl.n	800922c <_printf_float+0x16c>
 8009228:	3301      	adds	r3, #1
 800922a:	6123      	str	r3, [r4, #16]
 800922c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009230:	2b00      	cmp	r3, #0
 8009232:	d09c      	beq.n	800916e <_printf_float+0xae>
 8009234:	232d      	movs	r3, #45	; 0x2d
 8009236:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800923a:	e798      	b.n	800916e <_printf_float+0xae>
 800923c:	9a06      	ldr	r2, [sp, #24]
 800923e:	2a47      	cmp	r2, #71	; 0x47
 8009240:	d1be      	bne.n	80091c0 <_printf_float+0x100>
 8009242:	2b00      	cmp	r3, #0
 8009244:	d1bc      	bne.n	80091c0 <_printf_float+0x100>
 8009246:	2301      	movs	r3, #1
 8009248:	e7b9      	b.n	80091be <_printf_float+0xfe>
 800924a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800924e:	d118      	bne.n	8009282 <_printf_float+0x1c2>
 8009250:	2900      	cmp	r1, #0
 8009252:	6863      	ldr	r3, [r4, #4]
 8009254:	dd0b      	ble.n	800926e <_printf_float+0x1ae>
 8009256:	6121      	str	r1, [r4, #16]
 8009258:	b913      	cbnz	r3, 8009260 <_printf_float+0x1a0>
 800925a:	6822      	ldr	r2, [r4, #0]
 800925c:	07d0      	lsls	r0, r2, #31
 800925e:	d502      	bpl.n	8009266 <_printf_float+0x1a6>
 8009260:	3301      	adds	r3, #1
 8009262:	440b      	add	r3, r1
 8009264:	6123      	str	r3, [r4, #16]
 8009266:	65a1      	str	r1, [r4, #88]	; 0x58
 8009268:	f04f 0900 	mov.w	r9, #0
 800926c:	e7de      	b.n	800922c <_printf_float+0x16c>
 800926e:	b913      	cbnz	r3, 8009276 <_printf_float+0x1b6>
 8009270:	6822      	ldr	r2, [r4, #0]
 8009272:	07d2      	lsls	r2, r2, #31
 8009274:	d501      	bpl.n	800927a <_printf_float+0x1ba>
 8009276:	3302      	adds	r3, #2
 8009278:	e7f4      	b.n	8009264 <_printf_float+0x1a4>
 800927a:	2301      	movs	r3, #1
 800927c:	e7f2      	b.n	8009264 <_printf_float+0x1a4>
 800927e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009282:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009284:	4299      	cmp	r1, r3
 8009286:	db05      	blt.n	8009294 <_printf_float+0x1d4>
 8009288:	6823      	ldr	r3, [r4, #0]
 800928a:	6121      	str	r1, [r4, #16]
 800928c:	07d8      	lsls	r0, r3, #31
 800928e:	d5ea      	bpl.n	8009266 <_printf_float+0x1a6>
 8009290:	1c4b      	adds	r3, r1, #1
 8009292:	e7e7      	b.n	8009264 <_printf_float+0x1a4>
 8009294:	2900      	cmp	r1, #0
 8009296:	bfd4      	ite	le
 8009298:	f1c1 0202 	rsble	r2, r1, #2
 800929c:	2201      	movgt	r2, #1
 800929e:	4413      	add	r3, r2
 80092a0:	e7e0      	b.n	8009264 <_printf_float+0x1a4>
 80092a2:	6823      	ldr	r3, [r4, #0]
 80092a4:	055a      	lsls	r2, r3, #21
 80092a6:	d407      	bmi.n	80092b8 <_printf_float+0x1f8>
 80092a8:	6923      	ldr	r3, [r4, #16]
 80092aa:	4642      	mov	r2, r8
 80092ac:	4631      	mov	r1, r6
 80092ae:	4628      	mov	r0, r5
 80092b0:	47b8      	blx	r7
 80092b2:	3001      	adds	r0, #1
 80092b4:	d12c      	bne.n	8009310 <_printf_float+0x250>
 80092b6:	e764      	b.n	8009182 <_printf_float+0xc2>
 80092b8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80092bc:	f240 80e0 	bls.w	8009480 <_printf_float+0x3c0>
 80092c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80092c4:	2200      	movs	r2, #0
 80092c6:	2300      	movs	r3, #0
 80092c8:	f7f7 fc16 	bl	8000af8 <__aeabi_dcmpeq>
 80092cc:	2800      	cmp	r0, #0
 80092ce:	d034      	beq.n	800933a <_printf_float+0x27a>
 80092d0:	4a37      	ldr	r2, [pc, #220]	; (80093b0 <_printf_float+0x2f0>)
 80092d2:	2301      	movs	r3, #1
 80092d4:	4631      	mov	r1, r6
 80092d6:	4628      	mov	r0, r5
 80092d8:	47b8      	blx	r7
 80092da:	3001      	adds	r0, #1
 80092dc:	f43f af51 	beq.w	8009182 <_printf_float+0xc2>
 80092e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80092e4:	429a      	cmp	r2, r3
 80092e6:	db02      	blt.n	80092ee <_printf_float+0x22e>
 80092e8:	6823      	ldr	r3, [r4, #0]
 80092ea:	07d8      	lsls	r0, r3, #31
 80092ec:	d510      	bpl.n	8009310 <_printf_float+0x250>
 80092ee:	ee18 3a10 	vmov	r3, s16
 80092f2:	4652      	mov	r2, sl
 80092f4:	4631      	mov	r1, r6
 80092f6:	4628      	mov	r0, r5
 80092f8:	47b8      	blx	r7
 80092fa:	3001      	adds	r0, #1
 80092fc:	f43f af41 	beq.w	8009182 <_printf_float+0xc2>
 8009300:	f04f 0800 	mov.w	r8, #0
 8009304:	f104 091a 	add.w	r9, r4, #26
 8009308:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800930a:	3b01      	subs	r3, #1
 800930c:	4543      	cmp	r3, r8
 800930e:	dc09      	bgt.n	8009324 <_printf_float+0x264>
 8009310:	6823      	ldr	r3, [r4, #0]
 8009312:	079b      	lsls	r3, r3, #30
 8009314:	f100 8105 	bmi.w	8009522 <_printf_float+0x462>
 8009318:	68e0      	ldr	r0, [r4, #12]
 800931a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800931c:	4298      	cmp	r0, r3
 800931e:	bfb8      	it	lt
 8009320:	4618      	movlt	r0, r3
 8009322:	e730      	b.n	8009186 <_printf_float+0xc6>
 8009324:	2301      	movs	r3, #1
 8009326:	464a      	mov	r2, r9
 8009328:	4631      	mov	r1, r6
 800932a:	4628      	mov	r0, r5
 800932c:	47b8      	blx	r7
 800932e:	3001      	adds	r0, #1
 8009330:	f43f af27 	beq.w	8009182 <_printf_float+0xc2>
 8009334:	f108 0801 	add.w	r8, r8, #1
 8009338:	e7e6      	b.n	8009308 <_printf_float+0x248>
 800933a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800933c:	2b00      	cmp	r3, #0
 800933e:	dc39      	bgt.n	80093b4 <_printf_float+0x2f4>
 8009340:	4a1b      	ldr	r2, [pc, #108]	; (80093b0 <_printf_float+0x2f0>)
 8009342:	2301      	movs	r3, #1
 8009344:	4631      	mov	r1, r6
 8009346:	4628      	mov	r0, r5
 8009348:	47b8      	blx	r7
 800934a:	3001      	adds	r0, #1
 800934c:	f43f af19 	beq.w	8009182 <_printf_float+0xc2>
 8009350:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009354:	4313      	orrs	r3, r2
 8009356:	d102      	bne.n	800935e <_printf_float+0x29e>
 8009358:	6823      	ldr	r3, [r4, #0]
 800935a:	07d9      	lsls	r1, r3, #31
 800935c:	d5d8      	bpl.n	8009310 <_printf_float+0x250>
 800935e:	ee18 3a10 	vmov	r3, s16
 8009362:	4652      	mov	r2, sl
 8009364:	4631      	mov	r1, r6
 8009366:	4628      	mov	r0, r5
 8009368:	47b8      	blx	r7
 800936a:	3001      	adds	r0, #1
 800936c:	f43f af09 	beq.w	8009182 <_printf_float+0xc2>
 8009370:	f04f 0900 	mov.w	r9, #0
 8009374:	f104 0a1a 	add.w	sl, r4, #26
 8009378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800937a:	425b      	negs	r3, r3
 800937c:	454b      	cmp	r3, r9
 800937e:	dc01      	bgt.n	8009384 <_printf_float+0x2c4>
 8009380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009382:	e792      	b.n	80092aa <_printf_float+0x1ea>
 8009384:	2301      	movs	r3, #1
 8009386:	4652      	mov	r2, sl
 8009388:	4631      	mov	r1, r6
 800938a:	4628      	mov	r0, r5
 800938c:	47b8      	blx	r7
 800938e:	3001      	adds	r0, #1
 8009390:	f43f aef7 	beq.w	8009182 <_printf_float+0xc2>
 8009394:	f109 0901 	add.w	r9, r9, #1
 8009398:	e7ee      	b.n	8009378 <_printf_float+0x2b8>
 800939a:	bf00      	nop
 800939c:	7fefffff 	.word	0x7fefffff
 80093a0:	0800bd94 	.word	0x0800bd94
 80093a4:	0800bd98 	.word	0x0800bd98
 80093a8:	0800bda0 	.word	0x0800bda0
 80093ac:	0800bd9c 	.word	0x0800bd9c
 80093b0:	0800bda4 	.word	0x0800bda4
 80093b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80093b8:	429a      	cmp	r2, r3
 80093ba:	bfa8      	it	ge
 80093bc:	461a      	movge	r2, r3
 80093be:	2a00      	cmp	r2, #0
 80093c0:	4691      	mov	r9, r2
 80093c2:	dc37      	bgt.n	8009434 <_printf_float+0x374>
 80093c4:	f04f 0b00 	mov.w	fp, #0
 80093c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80093cc:	f104 021a 	add.w	r2, r4, #26
 80093d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80093d2:	9305      	str	r3, [sp, #20]
 80093d4:	eba3 0309 	sub.w	r3, r3, r9
 80093d8:	455b      	cmp	r3, fp
 80093da:	dc33      	bgt.n	8009444 <_printf_float+0x384>
 80093dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80093e0:	429a      	cmp	r2, r3
 80093e2:	db3b      	blt.n	800945c <_printf_float+0x39c>
 80093e4:	6823      	ldr	r3, [r4, #0]
 80093e6:	07da      	lsls	r2, r3, #31
 80093e8:	d438      	bmi.n	800945c <_printf_float+0x39c>
 80093ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093ec:	9a05      	ldr	r2, [sp, #20]
 80093ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093f0:	1a9a      	subs	r2, r3, r2
 80093f2:	eba3 0901 	sub.w	r9, r3, r1
 80093f6:	4591      	cmp	r9, r2
 80093f8:	bfa8      	it	ge
 80093fa:	4691      	movge	r9, r2
 80093fc:	f1b9 0f00 	cmp.w	r9, #0
 8009400:	dc35      	bgt.n	800946e <_printf_float+0x3ae>
 8009402:	f04f 0800 	mov.w	r8, #0
 8009406:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800940a:	f104 0a1a 	add.w	sl, r4, #26
 800940e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009412:	1a9b      	subs	r3, r3, r2
 8009414:	eba3 0309 	sub.w	r3, r3, r9
 8009418:	4543      	cmp	r3, r8
 800941a:	f77f af79 	ble.w	8009310 <_printf_float+0x250>
 800941e:	2301      	movs	r3, #1
 8009420:	4652      	mov	r2, sl
 8009422:	4631      	mov	r1, r6
 8009424:	4628      	mov	r0, r5
 8009426:	47b8      	blx	r7
 8009428:	3001      	adds	r0, #1
 800942a:	f43f aeaa 	beq.w	8009182 <_printf_float+0xc2>
 800942e:	f108 0801 	add.w	r8, r8, #1
 8009432:	e7ec      	b.n	800940e <_printf_float+0x34e>
 8009434:	4613      	mov	r3, r2
 8009436:	4631      	mov	r1, r6
 8009438:	4642      	mov	r2, r8
 800943a:	4628      	mov	r0, r5
 800943c:	47b8      	blx	r7
 800943e:	3001      	adds	r0, #1
 8009440:	d1c0      	bne.n	80093c4 <_printf_float+0x304>
 8009442:	e69e      	b.n	8009182 <_printf_float+0xc2>
 8009444:	2301      	movs	r3, #1
 8009446:	4631      	mov	r1, r6
 8009448:	4628      	mov	r0, r5
 800944a:	9205      	str	r2, [sp, #20]
 800944c:	47b8      	blx	r7
 800944e:	3001      	adds	r0, #1
 8009450:	f43f ae97 	beq.w	8009182 <_printf_float+0xc2>
 8009454:	9a05      	ldr	r2, [sp, #20]
 8009456:	f10b 0b01 	add.w	fp, fp, #1
 800945a:	e7b9      	b.n	80093d0 <_printf_float+0x310>
 800945c:	ee18 3a10 	vmov	r3, s16
 8009460:	4652      	mov	r2, sl
 8009462:	4631      	mov	r1, r6
 8009464:	4628      	mov	r0, r5
 8009466:	47b8      	blx	r7
 8009468:	3001      	adds	r0, #1
 800946a:	d1be      	bne.n	80093ea <_printf_float+0x32a>
 800946c:	e689      	b.n	8009182 <_printf_float+0xc2>
 800946e:	9a05      	ldr	r2, [sp, #20]
 8009470:	464b      	mov	r3, r9
 8009472:	4442      	add	r2, r8
 8009474:	4631      	mov	r1, r6
 8009476:	4628      	mov	r0, r5
 8009478:	47b8      	blx	r7
 800947a:	3001      	adds	r0, #1
 800947c:	d1c1      	bne.n	8009402 <_printf_float+0x342>
 800947e:	e680      	b.n	8009182 <_printf_float+0xc2>
 8009480:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009482:	2a01      	cmp	r2, #1
 8009484:	dc01      	bgt.n	800948a <_printf_float+0x3ca>
 8009486:	07db      	lsls	r3, r3, #31
 8009488:	d538      	bpl.n	80094fc <_printf_float+0x43c>
 800948a:	2301      	movs	r3, #1
 800948c:	4642      	mov	r2, r8
 800948e:	4631      	mov	r1, r6
 8009490:	4628      	mov	r0, r5
 8009492:	47b8      	blx	r7
 8009494:	3001      	adds	r0, #1
 8009496:	f43f ae74 	beq.w	8009182 <_printf_float+0xc2>
 800949a:	ee18 3a10 	vmov	r3, s16
 800949e:	4652      	mov	r2, sl
 80094a0:	4631      	mov	r1, r6
 80094a2:	4628      	mov	r0, r5
 80094a4:	47b8      	blx	r7
 80094a6:	3001      	adds	r0, #1
 80094a8:	f43f ae6b 	beq.w	8009182 <_printf_float+0xc2>
 80094ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80094b0:	2200      	movs	r2, #0
 80094b2:	2300      	movs	r3, #0
 80094b4:	f7f7 fb20 	bl	8000af8 <__aeabi_dcmpeq>
 80094b8:	b9d8      	cbnz	r0, 80094f2 <_printf_float+0x432>
 80094ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094bc:	f108 0201 	add.w	r2, r8, #1
 80094c0:	3b01      	subs	r3, #1
 80094c2:	4631      	mov	r1, r6
 80094c4:	4628      	mov	r0, r5
 80094c6:	47b8      	blx	r7
 80094c8:	3001      	adds	r0, #1
 80094ca:	d10e      	bne.n	80094ea <_printf_float+0x42a>
 80094cc:	e659      	b.n	8009182 <_printf_float+0xc2>
 80094ce:	2301      	movs	r3, #1
 80094d0:	4652      	mov	r2, sl
 80094d2:	4631      	mov	r1, r6
 80094d4:	4628      	mov	r0, r5
 80094d6:	47b8      	blx	r7
 80094d8:	3001      	adds	r0, #1
 80094da:	f43f ae52 	beq.w	8009182 <_printf_float+0xc2>
 80094de:	f108 0801 	add.w	r8, r8, #1
 80094e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094e4:	3b01      	subs	r3, #1
 80094e6:	4543      	cmp	r3, r8
 80094e8:	dcf1      	bgt.n	80094ce <_printf_float+0x40e>
 80094ea:	464b      	mov	r3, r9
 80094ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80094f0:	e6dc      	b.n	80092ac <_printf_float+0x1ec>
 80094f2:	f04f 0800 	mov.w	r8, #0
 80094f6:	f104 0a1a 	add.w	sl, r4, #26
 80094fa:	e7f2      	b.n	80094e2 <_printf_float+0x422>
 80094fc:	2301      	movs	r3, #1
 80094fe:	4642      	mov	r2, r8
 8009500:	e7df      	b.n	80094c2 <_printf_float+0x402>
 8009502:	2301      	movs	r3, #1
 8009504:	464a      	mov	r2, r9
 8009506:	4631      	mov	r1, r6
 8009508:	4628      	mov	r0, r5
 800950a:	47b8      	blx	r7
 800950c:	3001      	adds	r0, #1
 800950e:	f43f ae38 	beq.w	8009182 <_printf_float+0xc2>
 8009512:	f108 0801 	add.w	r8, r8, #1
 8009516:	68e3      	ldr	r3, [r4, #12]
 8009518:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800951a:	1a5b      	subs	r3, r3, r1
 800951c:	4543      	cmp	r3, r8
 800951e:	dcf0      	bgt.n	8009502 <_printf_float+0x442>
 8009520:	e6fa      	b.n	8009318 <_printf_float+0x258>
 8009522:	f04f 0800 	mov.w	r8, #0
 8009526:	f104 0919 	add.w	r9, r4, #25
 800952a:	e7f4      	b.n	8009516 <_printf_float+0x456>

0800952c <_printf_common>:
 800952c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009530:	4616      	mov	r6, r2
 8009532:	4699      	mov	r9, r3
 8009534:	688a      	ldr	r2, [r1, #8]
 8009536:	690b      	ldr	r3, [r1, #16]
 8009538:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800953c:	4293      	cmp	r3, r2
 800953e:	bfb8      	it	lt
 8009540:	4613      	movlt	r3, r2
 8009542:	6033      	str	r3, [r6, #0]
 8009544:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009548:	4607      	mov	r7, r0
 800954a:	460c      	mov	r4, r1
 800954c:	b10a      	cbz	r2, 8009552 <_printf_common+0x26>
 800954e:	3301      	adds	r3, #1
 8009550:	6033      	str	r3, [r6, #0]
 8009552:	6823      	ldr	r3, [r4, #0]
 8009554:	0699      	lsls	r1, r3, #26
 8009556:	bf42      	ittt	mi
 8009558:	6833      	ldrmi	r3, [r6, #0]
 800955a:	3302      	addmi	r3, #2
 800955c:	6033      	strmi	r3, [r6, #0]
 800955e:	6825      	ldr	r5, [r4, #0]
 8009560:	f015 0506 	ands.w	r5, r5, #6
 8009564:	d106      	bne.n	8009574 <_printf_common+0x48>
 8009566:	f104 0a19 	add.w	sl, r4, #25
 800956a:	68e3      	ldr	r3, [r4, #12]
 800956c:	6832      	ldr	r2, [r6, #0]
 800956e:	1a9b      	subs	r3, r3, r2
 8009570:	42ab      	cmp	r3, r5
 8009572:	dc26      	bgt.n	80095c2 <_printf_common+0x96>
 8009574:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009578:	1e13      	subs	r3, r2, #0
 800957a:	6822      	ldr	r2, [r4, #0]
 800957c:	bf18      	it	ne
 800957e:	2301      	movne	r3, #1
 8009580:	0692      	lsls	r2, r2, #26
 8009582:	d42b      	bmi.n	80095dc <_printf_common+0xb0>
 8009584:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009588:	4649      	mov	r1, r9
 800958a:	4638      	mov	r0, r7
 800958c:	47c0      	blx	r8
 800958e:	3001      	adds	r0, #1
 8009590:	d01e      	beq.n	80095d0 <_printf_common+0xa4>
 8009592:	6823      	ldr	r3, [r4, #0]
 8009594:	68e5      	ldr	r5, [r4, #12]
 8009596:	6832      	ldr	r2, [r6, #0]
 8009598:	f003 0306 	and.w	r3, r3, #6
 800959c:	2b04      	cmp	r3, #4
 800959e:	bf08      	it	eq
 80095a0:	1aad      	subeq	r5, r5, r2
 80095a2:	68a3      	ldr	r3, [r4, #8]
 80095a4:	6922      	ldr	r2, [r4, #16]
 80095a6:	bf0c      	ite	eq
 80095a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80095ac:	2500      	movne	r5, #0
 80095ae:	4293      	cmp	r3, r2
 80095b0:	bfc4      	itt	gt
 80095b2:	1a9b      	subgt	r3, r3, r2
 80095b4:	18ed      	addgt	r5, r5, r3
 80095b6:	2600      	movs	r6, #0
 80095b8:	341a      	adds	r4, #26
 80095ba:	42b5      	cmp	r5, r6
 80095bc:	d11a      	bne.n	80095f4 <_printf_common+0xc8>
 80095be:	2000      	movs	r0, #0
 80095c0:	e008      	b.n	80095d4 <_printf_common+0xa8>
 80095c2:	2301      	movs	r3, #1
 80095c4:	4652      	mov	r2, sl
 80095c6:	4649      	mov	r1, r9
 80095c8:	4638      	mov	r0, r7
 80095ca:	47c0      	blx	r8
 80095cc:	3001      	adds	r0, #1
 80095ce:	d103      	bne.n	80095d8 <_printf_common+0xac>
 80095d0:	f04f 30ff 	mov.w	r0, #4294967295
 80095d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095d8:	3501      	adds	r5, #1
 80095da:	e7c6      	b.n	800956a <_printf_common+0x3e>
 80095dc:	18e1      	adds	r1, r4, r3
 80095de:	1c5a      	adds	r2, r3, #1
 80095e0:	2030      	movs	r0, #48	; 0x30
 80095e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80095e6:	4422      	add	r2, r4
 80095e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80095ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80095f0:	3302      	adds	r3, #2
 80095f2:	e7c7      	b.n	8009584 <_printf_common+0x58>
 80095f4:	2301      	movs	r3, #1
 80095f6:	4622      	mov	r2, r4
 80095f8:	4649      	mov	r1, r9
 80095fa:	4638      	mov	r0, r7
 80095fc:	47c0      	blx	r8
 80095fe:	3001      	adds	r0, #1
 8009600:	d0e6      	beq.n	80095d0 <_printf_common+0xa4>
 8009602:	3601      	adds	r6, #1
 8009604:	e7d9      	b.n	80095ba <_printf_common+0x8e>
	...

08009608 <_printf_i>:
 8009608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800960c:	7e0f      	ldrb	r7, [r1, #24]
 800960e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009610:	2f78      	cmp	r7, #120	; 0x78
 8009612:	4691      	mov	r9, r2
 8009614:	4680      	mov	r8, r0
 8009616:	460c      	mov	r4, r1
 8009618:	469a      	mov	sl, r3
 800961a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800961e:	d807      	bhi.n	8009630 <_printf_i+0x28>
 8009620:	2f62      	cmp	r7, #98	; 0x62
 8009622:	d80a      	bhi.n	800963a <_printf_i+0x32>
 8009624:	2f00      	cmp	r7, #0
 8009626:	f000 80d8 	beq.w	80097da <_printf_i+0x1d2>
 800962a:	2f58      	cmp	r7, #88	; 0x58
 800962c:	f000 80a3 	beq.w	8009776 <_printf_i+0x16e>
 8009630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009634:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009638:	e03a      	b.n	80096b0 <_printf_i+0xa8>
 800963a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800963e:	2b15      	cmp	r3, #21
 8009640:	d8f6      	bhi.n	8009630 <_printf_i+0x28>
 8009642:	a101      	add	r1, pc, #4	; (adr r1, 8009648 <_printf_i+0x40>)
 8009644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009648:	080096a1 	.word	0x080096a1
 800964c:	080096b5 	.word	0x080096b5
 8009650:	08009631 	.word	0x08009631
 8009654:	08009631 	.word	0x08009631
 8009658:	08009631 	.word	0x08009631
 800965c:	08009631 	.word	0x08009631
 8009660:	080096b5 	.word	0x080096b5
 8009664:	08009631 	.word	0x08009631
 8009668:	08009631 	.word	0x08009631
 800966c:	08009631 	.word	0x08009631
 8009670:	08009631 	.word	0x08009631
 8009674:	080097c1 	.word	0x080097c1
 8009678:	080096e5 	.word	0x080096e5
 800967c:	080097a3 	.word	0x080097a3
 8009680:	08009631 	.word	0x08009631
 8009684:	08009631 	.word	0x08009631
 8009688:	080097e3 	.word	0x080097e3
 800968c:	08009631 	.word	0x08009631
 8009690:	080096e5 	.word	0x080096e5
 8009694:	08009631 	.word	0x08009631
 8009698:	08009631 	.word	0x08009631
 800969c:	080097ab 	.word	0x080097ab
 80096a0:	682b      	ldr	r3, [r5, #0]
 80096a2:	1d1a      	adds	r2, r3, #4
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	602a      	str	r2, [r5, #0]
 80096a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80096ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80096b0:	2301      	movs	r3, #1
 80096b2:	e0a3      	b.n	80097fc <_printf_i+0x1f4>
 80096b4:	6820      	ldr	r0, [r4, #0]
 80096b6:	6829      	ldr	r1, [r5, #0]
 80096b8:	0606      	lsls	r6, r0, #24
 80096ba:	f101 0304 	add.w	r3, r1, #4
 80096be:	d50a      	bpl.n	80096d6 <_printf_i+0xce>
 80096c0:	680e      	ldr	r6, [r1, #0]
 80096c2:	602b      	str	r3, [r5, #0]
 80096c4:	2e00      	cmp	r6, #0
 80096c6:	da03      	bge.n	80096d0 <_printf_i+0xc8>
 80096c8:	232d      	movs	r3, #45	; 0x2d
 80096ca:	4276      	negs	r6, r6
 80096cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096d0:	485e      	ldr	r0, [pc, #376]	; (800984c <_printf_i+0x244>)
 80096d2:	230a      	movs	r3, #10
 80096d4:	e019      	b.n	800970a <_printf_i+0x102>
 80096d6:	680e      	ldr	r6, [r1, #0]
 80096d8:	602b      	str	r3, [r5, #0]
 80096da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80096de:	bf18      	it	ne
 80096e0:	b236      	sxthne	r6, r6
 80096e2:	e7ef      	b.n	80096c4 <_printf_i+0xbc>
 80096e4:	682b      	ldr	r3, [r5, #0]
 80096e6:	6820      	ldr	r0, [r4, #0]
 80096e8:	1d19      	adds	r1, r3, #4
 80096ea:	6029      	str	r1, [r5, #0]
 80096ec:	0601      	lsls	r1, r0, #24
 80096ee:	d501      	bpl.n	80096f4 <_printf_i+0xec>
 80096f0:	681e      	ldr	r6, [r3, #0]
 80096f2:	e002      	b.n	80096fa <_printf_i+0xf2>
 80096f4:	0646      	lsls	r6, r0, #25
 80096f6:	d5fb      	bpl.n	80096f0 <_printf_i+0xe8>
 80096f8:	881e      	ldrh	r6, [r3, #0]
 80096fa:	4854      	ldr	r0, [pc, #336]	; (800984c <_printf_i+0x244>)
 80096fc:	2f6f      	cmp	r7, #111	; 0x6f
 80096fe:	bf0c      	ite	eq
 8009700:	2308      	moveq	r3, #8
 8009702:	230a      	movne	r3, #10
 8009704:	2100      	movs	r1, #0
 8009706:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800970a:	6865      	ldr	r5, [r4, #4]
 800970c:	60a5      	str	r5, [r4, #8]
 800970e:	2d00      	cmp	r5, #0
 8009710:	bfa2      	ittt	ge
 8009712:	6821      	ldrge	r1, [r4, #0]
 8009714:	f021 0104 	bicge.w	r1, r1, #4
 8009718:	6021      	strge	r1, [r4, #0]
 800971a:	b90e      	cbnz	r6, 8009720 <_printf_i+0x118>
 800971c:	2d00      	cmp	r5, #0
 800971e:	d04d      	beq.n	80097bc <_printf_i+0x1b4>
 8009720:	4615      	mov	r5, r2
 8009722:	fbb6 f1f3 	udiv	r1, r6, r3
 8009726:	fb03 6711 	mls	r7, r3, r1, r6
 800972a:	5dc7      	ldrb	r7, [r0, r7]
 800972c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009730:	4637      	mov	r7, r6
 8009732:	42bb      	cmp	r3, r7
 8009734:	460e      	mov	r6, r1
 8009736:	d9f4      	bls.n	8009722 <_printf_i+0x11a>
 8009738:	2b08      	cmp	r3, #8
 800973a:	d10b      	bne.n	8009754 <_printf_i+0x14c>
 800973c:	6823      	ldr	r3, [r4, #0]
 800973e:	07de      	lsls	r6, r3, #31
 8009740:	d508      	bpl.n	8009754 <_printf_i+0x14c>
 8009742:	6923      	ldr	r3, [r4, #16]
 8009744:	6861      	ldr	r1, [r4, #4]
 8009746:	4299      	cmp	r1, r3
 8009748:	bfde      	ittt	le
 800974a:	2330      	movle	r3, #48	; 0x30
 800974c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009750:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009754:	1b52      	subs	r2, r2, r5
 8009756:	6122      	str	r2, [r4, #16]
 8009758:	f8cd a000 	str.w	sl, [sp]
 800975c:	464b      	mov	r3, r9
 800975e:	aa03      	add	r2, sp, #12
 8009760:	4621      	mov	r1, r4
 8009762:	4640      	mov	r0, r8
 8009764:	f7ff fee2 	bl	800952c <_printf_common>
 8009768:	3001      	adds	r0, #1
 800976a:	d14c      	bne.n	8009806 <_printf_i+0x1fe>
 800976c:	f04f 30ff 	mov.w	r0, #4294967295
 8009770:	b004      	add	sp, #16
 8009772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009776:	4835      	ldr	r0, [pc, #212]	; (800984c <_printf_i+0x244>)
 8009778:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800977c:	6829      	ldr	r1, [r5, #0]
 800977e:	6823      	ldr	r3, [r4, #0]
 8009780:	f851 6b04 	ldr.w	r6, [r1], #4
 8009784:	6029      	str	r1, [r5, #0]
 8009786:	061d      	lsls	r5, r3, #24
 8009788:	d514      	bpl.n	80097b4 <_printf_i+0x1ac>
 800978a:	07df      	lsls	r7, r3, #31
 800978c:	bf44      	itt	mi
 800978e:	f043 0320 	orrmi.w	r3, r3, #32
 8009792:	6023      	strmi	r3, [r4, #0]
 8009794:	b91e      	cbnz	r6, 800979e <_printf_i+0x196>
 8009796:	6823      	ldr	r3, [r4, #0]
 8009798:	f023 0320 	bic.w	r3, r3, #32
 800979c:	6023      	str	r3, [r4, #0]
 800979e:	2310      	movs	r3, #16
 80097a0:	e7b0      	b.n	8009704 <_printf_i+0xfc>
 80097a2:	6823      	ldr	r3, [r4, #0]
 80097a4:	f043 0320 	orr.w	r3, r3, #32
 80097a8:	6023      	str	r3, [r4, #0]
 80097aa:	2378      	movs	r3, #120	; 0x78
 80097ac:	4828      	ldr	r0, [pc, #160]	; (8009850 <_printf_i+0x248>)
 80097ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80097b2:	e7e3      	b.n	800977c <_printf_i+0x174>
 80097b4:	0659      	lsls	r1, r3, #25
 80097b6:	bf48      	it	mi
 80097b8:	b2b6      	uxthmi	r6, r6
 80097ba:	e7e6      	b.n	800978a <_printf_i+0x182>
 80097bc:	4615      	mov	r5, r2
 80097be:	e7bb      	b.n	8009738 <_printf_i+0x130>
 80097c0:	682b      	ldr	r3, [r5, #0]
 80097c2:	6826      	ldr	r6, [r4, #0]
 80097c4:	6961      	ldr	r1, [r4, #20]
 80097c6:	1d18      	adds	r0, r3, #4
 80097c8:	6028      	str	r0, [r5, #0]
 80097ca:	0635      	lsls	r5, r6, #24
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	d501      	bpl.n	80097d4 <_printf_i+0x1cc>
 80097d0:	6019      	str	r1, [r3, #0]
 80097d2:	e002      	b.n	80097da <_printf_i+0x1d2>
 80097d4:	0670      	lsls	r0, r6, #25
 80097d6:	d5fb      	bpl.n	80097d0 <_printf_i+0x1c8>
 80097d8:	8019      	strh	r1, [r3, #0]
 80097da:	2300      	movs	r3, #0
 80097dc:	6123      	str	r3, [r4, #16]
 80097de:	4615      	mov	r5, r2
 80097e0:	e7ba      	b.n	8009758 <_printf_i+0x150>
 80097e2:	682b      	ldr	r3, [r5, #0]
 80097e4:	1d1a      	adds	r2, r3, #4
 80097e6:	602a      	str	r2, [r5, #0]
 80097e8:	681d      	ldr	r5, [r3, #0]
 80097ea:	6862      	ldr	r2, [r4, #4]
 80097ec:	2100      	movs	r1, #0
 80097ee:	4628      	mov	r0, r5
 80097f0:	f7f6 fd0e 	bl	8000210 <memchr>
 80097f4:	b108      	cbz	r0, 80097fa <_printf_i+0x1f2>
 80097f6:	1b40      	subs	r0, r0, r5
 80097f8:	6060      	str	r0, [r4, #4]
 80097fa:	6863      	ldr	r3, [r4, #4]
 80097fc:	6123      	str	r3, [r4, #16]
 80097fe:	2300      	movs	r3, #0
 8009800:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009804:	e7a8      	b.n	8009758 <_printf_i+0x150>
 8009806:	6923      	ldr	r3, [r4, #16]
 8009808:	462a      	mov	r2, r5
 800980a:	4649      	mov	r1, r9
 800980c:	4640      	mov	r0, r8
 800980e:	47d0      	blx	sl
 8009810:	3001      	adds	r0, #1
 8009812:	d0ab      	beq.n	800976c <_printf_i+0x164>
 8009814:	6823      	ldr	r3, [r4, #0]
 8009816:	079b      	lsls	r3, r3, #30
 8009818:	d413      	bmi.n	8009842 <_printf_i+0x23a>
 800981a:	68e0      	ldr	r0, [r4, #12]
 800981c:	9b03      	ldr	r3, [sp, #12]
 800981e:	4298      	cmp	r0, r3
 8009820:	bfb8      	it	lt
 8009822:	4618      	movlt	r0, r3
 8009824:	e7a4      	b.n	8009770 <_printf_i+0x168>
 8009826:	2301      	movs	r3, #1
 8009828:	4632      	mov	r2, r6
 800982a:	4649      	mov	r1, r9
 800982c:	4640      	mov	r0, r8
 800982e:	47d0      	blx	sl
 8009830:	3001      	adds	r0, #1
 8009832:	d09b      	beq.n	800976c <_printf_i+0x164>
 8009834:	3501      	adds	r5, #1
 8009836:	68e3      	ldr	r3, [r4, #12]
 8009838:	9903      	ldr	r1, [sp, #12]
 800983a:	1a5b      	subs	r3, r3, r1
 800983c:	42ab      	cmp	r3, r5
 800983e:	dcf2      	bgt.n	8009826 <_printf_i+0x21e>
 8009840:	e7eb      	b.n	800981a <_printf_i+0x212>
 8009842:	2500      	movs	r5, #0
 8009844:	f104 0619 	add.w	r6, r4, #25
 8009848:	e7f5      	b.n	8009836 <_printf_i+0x22e>
 800984a:	bf00      	nop
 800984c:	0800bda6 	.word	0x0800bda6
 8009850:	0800bdb7 	.word	0x0800bdb7

08009854 <siprintf>:
 8009854:	b40e      	push	{r1, r2, r3}
 8009856:	b500      	push	{lr}
 8009858:	b09c      	sub	sp, #112	; 0x70
 800985a:	ab1d      	add	r3, sp, #116	; 0x74
 800985c:	9002      	str	r0, [sp, #8]
 800985e:	9006      	str	r0, [sp, #24]
 8009860:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009864:	4809      	ldr	r0, [pc, #36]	; (800988c <siprintf+0x38>)
 8009866:	9107      	str	r1, [sp, #28]
 8009868:	9104      	str	r1, [sp, #16]
 800986a:	4909      	ldr	r1, [pc, #36]	; (8009890 <siprintf+0x3c>)
 800986c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009870:	9105      	str	r1, [sp, #20]
 8009872:	6800      	ldr	r0, [r0, #0]
 8009874:	9301      	str	r3, [sp, #4]
 8009876:	a902      	add	r1, sp, #8
 8009878:	f001 fb78 	bl	800af6c <_svfiprintf_r>
 800987c:	9b02      	ldr	r3, [sp, #8]
 800987e:	2200      	movs	r2, #0
 8009880:	701a      	strb	r2, [r3, #0]
 8009882:	b01c      	add	sp, #112	; 0x70
 8009884:	f85d eb04 	ldr.w	lr, [sp], #4
 8009888:	b003      	add	sp, #12
 800988a:	4770      	bx	lr
 800988c:	20000010 	.word	0x20000010
 8009890:	ffff0208 	.word	0xffff0208

08009894 <quorem>:
 8009894:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009898:	6903      	ldr	r3, [r0, #16]
 800989a:	690c      	ldr	r4, [r1, #16]
 800989c:	42a3      	cmp	r3, r4
 800989e:	4607      	mov	r7, r0
 80098a0:	f2c0 8081 	blt.w	80099a6 <quorem+0x112>
 80098a4:	3c01      	subs	r4, #1
 80098a6:	f101 0814 	add.w	r8, r1, #20
 80098aa:	f100 0514 	add.w	r5, r0, #20
 80098ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80098b2:	9301      	str	r3, [sp, #4]
 80098b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80098b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80098bc:	3301      	adds	r3, #1
 80098be:	429a      	cmp	r2, r3
 80098c0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80098c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80098c8:	fbb2 f6f3 	udiv	r6, r2, r3
 80098cc:	d331      	bcc.n	8009932 <quorem+0x9e>
 80098ce:	f04f 0e00 	mov.w	lr, #0
 80098d2:	4640      	mov	r0, r8
 80098d4:	46ac      	mov	ip, r5
 80098d6:	46f2      	mov	sl, lr
 80098d8:	f850 2b04 	ldr.w	r2, [r0], #4
 80098dc:	b293      	uxth	r3, r2
 80098de:	fb06 e303 	mla	r3, r6, r3, lr
 80098e2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80098e6:	b29b      	uxth	r3, r3
 80098e8:	ebaa 0303 	sub.w	r3, sl, r3
 80098ec:	f8dc a000 	ldr.w	sl, [ip]
 80098f0:	0c12      	lsrs	r2, r2, #16
 80098f2:	fa13 f38a 	uxtah	r3, r3, sl
 80098f6:	fb06 e202 	mla	r2, r6, r2, lr
 80098fa:	9300      	str	r3, [sp, #0]
 80098fc:	9b00      	ldr	r3, [sp, #0]
 80098fe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009902:	b292      	uxth	r2, r2
 8009904:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009908:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800990c:	f8bd 3000 	ldrh.w	r3, [sp]
 8009910:	4581      	cmp	r9, r0
 8009912:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009916:	f84c 3b04 	str.w	r3, [ip], #4
 800991a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800991e:	d2db      	bcs.n	80098d8 <quorem+0x44>
 8009920:	f855 300b 	ldr.w	r3, [r5, fp]
 8009924:	b92b      	cbnz	r3, 8009932 <quorem+0x9e>
 8009926:	9b01      	ldr	r3, [sp, #4]
 8009928:	3b04      	subs	r3, #4
 800992a:	429d      	cmp	r5, r3
 800992c:	461a      	mov	r2, r3
 800992e:	d32e      	bcc.n	800998e <quorem+0xfa>
 8009930:	613c      	str	r4, [r7, #16]
 8009932:	4638      	mov	r0, r7
 8009934:	f001 f8c6 	bl	800aac4 <__mcmp>
 8009938:	2800      	cmp	r0, #0
 800993a:	db24      	blt.n	8009986 <quorem+0xf2>
 800993c:	3601      	adds	r6, #1
 800993e:	4628      	mov	r0, r5
 8009940:	f04f 0c00 	mov.w	ip, #0
 8009944:	f858 2b04 	ldr.w	r2, [r8], #4
 8009948:	f8d0 e000 	ldr.w	lr, [r0]
 800994c:	b293      	uxth	r3, r2
 800994e:	ebac 0303 	sub.w	r3, ip, r3
 8009952:	0c12      	lsrs	r2, r2, #16
 8009954:	fa13 f38e 	uxtah	r3, r3, lr
 8009958:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800995c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009960:	b29b      	uxth	r3, r3
 8009962:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009966:	45c1      	cmp	r9, r8
 8009968:	f840 3b04 	str.w	r3, [r0], #4
 800996c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009970:	d2e8      	bcs.n	8009944 <quorem+0xb0>
 8009972:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009976:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800997a:	b922      	cbnz	r2, 8009986 <quorem+0xf2>
 800997c:	3b04      	subs	r3, #4
 800997e:	429d      	cmp	r5, r3
 8009980:	461a      	mov	r2, r3
 8009982:	d30a      	bcc.n	800999a <quorem+0x106>
 8009984:	613c      	str	r4, [r7, #16]
 8009986:	4630      	mov	r0, r6
 8009988:	b003      	add	sp, #12
 800998a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800998e:	6812      	ldr	r2, [r2, #0]
 8009990:	3b04      	subs	r3, #4
 8009992:	2a00      	cmp	r2, #0
 8009994:	d1cc      	bne.n	8009930 <quorem+0x9c>
 8009996:	3c01      	subs	r4, #1
 8009998:	e7c7      	b.n	800992a <quorem+0x96>
 800999a:	6812      	ldr	r2, [r2, #0]
 800999c:	3b04      	subs	r3, #4
 800999e:	2a00      	cmp	r2, #0
 80099a0:	d1f0      	bne.n	8009984 <quorem+0xf0>
 80099a2:	3c01      	subs	r4, #1
 80099a4:	e7eb      	b.n	800997e <quorem+0xea>
 80099a6:	2000      	movs	r0, #0
 80099a8:	e7ee      	b.n	8009988 <quorem+0xf4>
 80099aa:	0000      	movs	r0, r0
 80099ac:	0000      	movs	r0, r0
	...

080099b0 <_dtoa_r>:
 80099b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099b4:	ed2d 8b04 	vpush	{d8-d9}
 80099b8:	ec57 6b10 	vmov	r6, r7, d0
 80099bc:	b093      	sub	sp, #76	; 0x4c
 80099be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80099c0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80099c4:	9106      	str	r1, [sp, #24]
 80099c6:	ee10 aa10 	vmov	sl, s0
 80099ca:	4604      	mov	r4, r0
 80099cc:	9209      	str	r2, [sp, #36]	; 0x24
 80099ce:	930c      	str	r3, [sp, #48]	; 0x30
 80099d0:	46bb      	mov	fp, r7
 80099d2:	b975      	cbnz	r5, 80099f2 <_dtoa_r+0x42>
 80099d4:	2010      	movs	r0, #16
 80099d6:	f000 fddd 	bl	800a594 <malloc>
 80099da:	4602      	mov	r2, r0
 80099dc:	6260      	str	r0, [r4, #36]	; 0x24
 80099de:	b920      	cbnz	r0, 80099ea <_dtoa_r+0x3a>
 80099e0:	4ba7      	ldr	r3, [pc, #668]	; (8009c80 <_dtoa_r+0x2d0>)
 80099e2:	21ea      	movs	r1, #234	; 0xea
 80099e4:	48a7      	ldr	r0, [pc, #668]	; (8009c84 <_dtoa_r+0x2d4>)
 80099e6:	f001 fbd1 	bl	800b18c <__assert_func>
 80099ea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80099ee:	6005      	str	r5, [r0, #0]
 80099f0:	60c5      	str	r5, [r0, #12]
 80099f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099f4:	6819      	ldr	r1, [r3, #0]
 80099f6:	b151      	cbz	r1, 8009a0e <_dtoa_r+0x5e>
 80099f8:	685a      	ldr	r2, [r3, #4]
 80099fa:	604a      	str	r2, [r1, #4]
 80099fc:	2301      	movs	r3, #1
 80099fe:	4093      	lsls	r3, r2
 8009a00:	608b      	str	r3, [r1, #8]
 8009a02:	4620      	mov	r0, r4
 8009a04:	f000 fe1c 	bl	800a640 <_Bfree>
 8009a08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	601a      	str	r2, [r3, #0]
 8009a0e:	1e3b      	subs	r3, r7, #0
 8009a10:	bfaa      	itet	ge
 8009a12:	2300      	movge	r3, #0
 8009a14:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009a18:	f8c8 3000 	strge.w	r3, [r8]
 8009a1c:	4b9a      	ldr	r3, [pc, #616]	; (8009c88 <_dtoa_r+0x2d8>)
 8009a1e:	bfbc      	itt	lt
 8009a20:	2201      	movlt	r2, #1
 8009a22:	f8c8 2000 	strlt.w	r2, [r8]
 8009a26:	ea33 030b 	bics.w	r3, r3, fp
 8009a2a:	d11b      	bne.n	8009a64 <_dtoa_r+0xb4>
 8009a2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a2e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009a32:	6013      	str	r3, [r2, #0]
 8009a34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009a38:	4333      	orrs	r3, r6
 8009a3a:	f000 8592 	beq.w	800a562 <_dtoa_r+0xbb2>
 8009a3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a40:	b963      	cbnz	r3, 8009a5c <_dtoa_r+0xac>
 8009a42:	4b92      	ldr	r3, [pc, #584]	; (8009c8c <_dtoa_r+0x2dc>)
 8009a44:	e022      	b.n	8009a8c <_dtoa_r+0xdc>
 8009a46:	4b92      	ldr	r3, [pc, #584]	; (8009c90 <_dtoa_r+0x2e0>)
 8009a48:	9301      	str	r3, [sp, #4]
 8009a4a:	3308      	adds	r3, #8
 8009a4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009a4e:	6013      	str	r3, [r2, #0]
 8009a50:	9801      	ldr	r0, [sp, #4]
 8009a52:	b013      	add	sp, #76	; 0x4c
 8009a54:	ecbd 8b04 	vpop	{d8-d9}
 8009a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a5c:	4b8b      	ldr	r3, [pc, #556]	; (8009c8c <_dtoa_r+0x2dc>)
 8009a5e:	9301      	str	r3, [sp, #4]
 8009a60:	3303      	adds	r3, #3
 8009a62:	e7f3      	b.n	8009a4c <_dtoa_r+0x9c>
 8009a64:	2200      	movs	r2, #0
 8009a66:	2300      	movs	r3, #0
 8009a68:	4650      	mov	r0, sl
 8009a6a:	4659      	mov	r1, fp
 8009a6c:	f7f7 f844 	bl	8000af8 <__aeabi_dcmpeq>
 8009a70:	ec4b ab19 	vmov	d9, sl, fp
 8009a74:	4680      	mov	r8, r0
 8009a76:	b158      	cbz	r0, 8009a90 <_dtoa_r+0xe0>
 8009a78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	6013      	str	r3, [r2, #0]
 8009a7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	f000 856b 	beq.w	800a55c <_dtoa_r+0xbac>
 8009a86:	4883      	ldr	r0, [pc, #524]	; (8009c94 <_dtoa_r+0x2e4>)
 8009a88:	6018      	str	r0, [r3, #0]
 8009a8a:	1e43      	subs	r3, r0, #1
 8009a8c:	9301      	str	r3, [sp, #4]
 8009a8e:	e7df      	b.n	8009a50 <_dtoa_r+0xa0>
 8009a90:	ec4b ab10 	vmov	d0, sl, fp
 8009a94:	aa10      	add	r2, sp, #64	; 0x40
 8009a96:	a911      	add	r1, sp, #68	; 0x44
 8009a98:	4620      	mov	r0, r4
 8009a9a:	f001 f8b9 	bl	800ac10 <__d2b>
 8009a9e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009aa2:	ee08 0a10 	vmov	s16, r0
 8009aa6:	2d00      	cmp	r5, #0
 8009aa8:	f000 8084 	beq.w	8009bb4 <_dtoa_r+0x204>
 8009aac:	ee19 3a90 	vmov	r3, s19
 8009ab0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ab4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009ab8:	4656      	mov	r6, sl
 8009aba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009abe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009ac2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009ac6:	4b74      	ldr	r3, [pc, #464]	; (8009c98 <_dtoa_r+0x2e8>)
 8009ac8:	2200      	movs	r2, #0
 8009aca:	4630      	mov	r0, r6
 8009acc:	4639      	mov	r1, r7
 8009ace:	f7f6 fbf3 	bl	80002b8 <__aeabi_dsub>
 8009ad2:	a365      	add	r3, pc, #404	; (adr r3, 8009c68 <_dtoa_r+0x2b8>)
 8009ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad8:	f7f6 fda6 	bl	8000628 <__aeabi_dmul>
 8009adc:	a364      	add	r3, pc, #400	; (adr r3, 8009c70 <_dtoa_r+0x2c0>)
 8009ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae2:	f7f6 fbeb 	bl	80002bc <__adddf3>
 8009ae6:	4606      	mov	r6, r0
 8009ae8:	4628      	mov	r0, r5
 8009aea:	460f      	mov	r7, r1
 8009aec:	f7f6 fd32 	bl	8000554 <__aeabi_i2d>
 8009af0:	a361      	add	r3, pc, #388	; (adr r3, 8009c78 <_dtoa_r+0x2c8>)
 8009af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af6:	f7f6 fd97 	bl	8000628 <__aeabi_dmul>
 8009afa:	4602      	mov	r2, r0
 8009afc:	460b      	mov	r3, r1
 8009afe:	4630      	mov	r0, r6
 8009b00:	4639      	mov	r1, r7
 8009b02:	f7f6 fbdb 	bl	80002bc <__adddf3>
 8009b06:	4606      	mov	r6, r0
 8009b08:	460f      	mov	r7, r1
 8009b0a:	f7f7 f83d 	bl	8000b88 <__aeabi_d2iz>
 8009b0e:	2200      	movs	r2, #0
 8009b10:	9000      	str	r0, [sp, #0]
 8009b12:	2300      	movs	r3, #0
 8009b14:	4630      	mov	r0, r6
 8009b16:	4639      	mov	r1, r7
 8009b18:	f7f6 fff8 	bl	8000b0c <__aeabi_dcmplt>
 8009b1c:	b150      	cbz	r0, 8009b34 <_dtoa_r+0x184>
 8009b1e:	9800      	ldr	r0, [sp, #0]
 8009b20:	f7f6 fd18 	bl	8000554 <__aeabi_i2d>
 8009b24:	4632      	mov	r2, r6
 8009b26:	463b      	mov	r3, r7
 8009b28:	f7f6 ffe6 	bl	8000af8 <__aeabi_dcmpeq>
 8009b2c:	b910      	cbnz	r0, 8009b34 <_dtoa_r+0x184>
 8009b2e:	9b00      	ldr	r3, [sp, #0]
 8009b30:	3b01      	subs	r3, #1
 8009b32:	9300      	str	r3, [sp, #0]
 8009b34:	9b00      	ldr	r3, [sp, #0]
 8009b36:	2b16      	cmp	r3, #22
 8009b38:	d85a      	bhi.n	8009bf0 <_dtoa_r+0x240>
 8009b3a:	9a00      	ldr	r2, [sp, #0]
 8009b3c:	4b57      	ldr	r3, [pc, #348]	; (8009c9c <_dtoa_r+0x2ec>)
 8009b3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b46:	ec51 0b19 	vmov	r0, r1, d9
 8009b4a:	f7f6 ffdf 	bl	8000b0c <__aeabi_dcmplt>
 8009b4e:	2800      	cmp	r0, #0
 8009b50:	d050      	beq.n	8009bf4 <_dtoa_r+0x244>
 8009b52:	9b00      	ldr	r3, [sp, #0]
 8009b54:	3b01      	subs	r3, #1
 8009b56:	9300      	str	r3, [sp, #0]
 8009b58:	2300      	movs	r3, #0
 8009b5a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009b5e:	1b5d      	subs	r5, r3, r5
 8009b60:	1e6b      	subs	r3, r5, #1
 8009b62:	9305      	str	r3, [sp, #20]
 8009b64:	bf45      	ittet	mi
 8009b66:	f1c5 0301 	rsbmi	r3, r5, #1
 8009b6a:	9304      	strmi	r3, [sp, #16]
 8009b6c:	2300      	movpl	r3, #0
 8009b6e:	2300      	movmi	r3, #0
 8009b70:	bf4c      	ite	mi
 8009b72:	9305      	strmi	r3, [sp, #20]
 8009b74:	9304      	strpl	r3, [sp, #16]
 8009b76:	9b00      	ldr	r3, [sp, #0]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	db3d      	blt.n	8009bf8 <_dtoa_r+0x248>
 8009b7c:	9b05      	ldr	r3, [sp, #20]
 8009b7e:	9a00      	ldr	r2, [sp, #0]
 8009b80:	920a      	str	r2, [sp, #40]	; 0x28
 8009b82:	4413      	add	r3, r2
 8009b84:	9305      	str	r3, [sp, #20]
 8009b86:	2300      	movs	r3, #0
 8009b88:	9307      	str	r3, [sp, #28]
 8009b8a:	9b06      	ldr	r3, [sp, #24]
 8009b8c:	2b09      	cmp	r3, #9
 8009b8e:	f200 8089 	bhi.w	8009ca4 <_dtoa_r+0x2f4>
 8009b92:	2b05      	cmp	r3, #5
 8009b94:	bfc4      	itt	gt
 8009b96:	3b04      	subgt	r3, #4
 8009b98:	9306      	strgt	r3, [sp, #24]
 8009b9a:	9b06      	ldr	r3, [sp, #24]
 8009b9c:	f1a3 0302 	sub.w	r3, r3, #2
 8009ba0:	bfcc      	ite	gt
 8009ba2:	2500      	movgt	r5, #0
 8009ba4:	2501      	movle	r5, #1
 8009ba6:	2b03      	cmp	r3, #3
 8009ba8:	f200 8087 	bhi.w	8009cba <_dtoa_r+0x30a>
 8009bac:	e8df f003 	tbb	[pc, r3]
 8009bb0:	59383a2d 	.word	0x59383a2d
 8009bb4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009bb8:	441d      	add	r5, r3
 8009bba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009bbe:	2b20      	cmp	r3, #32
 8009bc0:	bfc1      	itttt	gt
 8009bc2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009bc6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009bca:	fa0b f303 	lslgt.w	r3, fp, r3
 8009bce:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009bd2:	bfda      	itte	le
 8009bd4:	f1c3 0320 	rsble	r3, r3, #32
 8009bd8:	fa06 f003 	lslle.w	r0, r6, r3
 8009bdc:	4318      	orrgt	r0, r3
 8009bde:	f7f6 fca9 	bl	8000534 <__aeabi_ui2d>
 8009be2:	2301      	movs	r3, #1
 8009be4:	4606      	mov	r6, r0
 8009be6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009bea:	3d01      	subs	r5, #1
 8009bec:	930e      	str	r3, [sp, #56]	; 0x38
 8009bee:	e76a      	b.n	8009ac6 <_dtoa_r+0x116>
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	e7b2      	b.n	8009b5a <_dtoa_r+0x1aa>
 8009bf4:	900b      	str	r0, [sp, #44]	; 0x2c
 8009bf6:	e7b1      	b.n	8009b5c <_dtoa_r+0x1ac>
 8009bf8:	9b04      	ldr	r3, [sp, #16]
 8009bfa:	9a00      	ldr	r2, [sp, #0]
 8009bfc:	1a9b      	subs	r3, r3, r2
 8009bfe:	9304      	str	r3, [sp, #16]
 8009c00:	4253      	negs	r3, r2
 8009c02:	9307      	str	r3, [sp, #28]
 8009c04:	2300      	movs	r3, #0
 8009c06:	930a      	str	r3, [sp, #40]	; 0x28
 8009c08:	e7bf      	b.n	8009b8a <_dtoa_r+0x1da>
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	9308      	str	r3, [sp, #32]
 8009c0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	dc55      	bgt.n	8009cc0 <_dtoa_r+0x310>
 8009c14:	2301      	movs	r3, #1
 8009c16:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009c1a:	461a      	mov	r2, r3
 8009c1c:	9209      	str	r2, [sp, #36]	; 0x24
 8009c1e:	e00c      	b.n	8009c3a <_dtoa_r+0x28a>
 8009c20:	2301      	movs	r3, #1
 8009c22:	e7f3      	b.n	8009c0c <_dtoa_r+0x25c>
 8009c24:	2300      	movs	r3, #0
 8009c26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c28:	9308      	str	r3, [sp, #32]
 8009c2a:	9b00      	ldr	r3, [sp, #0]
 8009c2c:	4413      	add	r3, r2
 8009c2e:	9302      	str	r3, [sp, #8]
 8009c30:	3301      	adds	r3, #1
 8009c32:	2b01      	cmp	r3, #1
 8009c34:	9303      	str	r3, [sp, #12]
 8009c36:	bfb8      	it	lt
 8009c38:	2301      	movlt	r3, #1
 8009c3a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	6042      	str	r2, [r0, #4]
 8009c40:	2204      	movs	r2, #4
 8009c42:	f102 0614 	add.w	r6, r2, #20
 8009c46:	429e      	cmp	r6, r3
 8009c48:	6841      	ldr	r1, [r0, #4]
 8009c4a:	d93d      	bls.n	8009cc8 <_dtoa_r+0x318>
 8009c4c:	4620      	mov	r0, r4
 8009c4e:	f000 fcb7 	bl	800a5c0 <_Balloc>
 8009c52:	9001      	str	r0, [sp, #4]
 8009c54:	2800      	cmp	r0, #0
 8009c56:	d13b      	bne.n	8009cd0 <_dtoa_r+0x320>
 8009c58:	4b11      	ldr	r3, [pc, #68]	; (8009ca0 <_dtoa_r+0x2f0>)
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009c60:	e6c0      	b.n	80099e4 <_dtoa_r+0x34>
 8009c62:	2301      	movs	r3, #1
 8009c64:	e7df      	b.n	8009c26 <_dtoa_r+0x276>
 8009c66:	bf00      	nop
 8009c68:	636f4361 	.word	0x636f4361
 8009c6c:	3fd287a7 	.word	0x3fd287a7
 8009c70:	8b60c8b3 	.word	0x8b60c8b3
 8009c74:	3fc68a28 	.word	0x3fc68a28
 8009c78:	509f79fb 	.word	0x509f79fb
 8009c7c:	3fd34413 	.word	0x3fd34413
 8009c80:	0800bdd5 	.word	0x0800bdd5
 8009c84:	0800bdec 	.word	0x0800bdec
 8009c88:	7ff00000 	.word	0x7ff00000
 8009c8c:	0800bdd1 	.word	0x0800bdd1
 8009c90:	0800bdc8 	.word	0x0800bdc8
 8009c94:	0800bda5 	.word	0x0800bda5
 8009c98:	3ff80000 	.word	0x3ff80000
 8009c9c:	0800bee0 	.word	0x0800bee0
 8009ca0:	0800be47 	.word	0x0800be47
 8009ca4:	2501      	movs	r5, #1
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	9306      	str	r3, [sp, #24]
 8009caa:	9508      	str	r5, [sp, #32]
 8009cac:	f04f 33ff 	mov.w	r3, #4294967295
 8009cb0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	2312      	movs	r3, #18
 8009cb8:	e7b0      	b.n	8009c1c <_dtoa_r+0x26c>
 8009cba:	2301      	movs	r3, #1
 8009cbc:	9308      	str	r3, [sp, #32]
 8009cbe:	e7f5      	b.n	8009cac <_dtoa_r+0x2fc>
 8009cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cc2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009cc6:	e7b8      	b.n	8009c3a <_dtoa_r+0x28a>
 8009cc8:	3101      	adds	r1, #1
 8009cca:	6041      	str	r1, [r0, #4]
 8009ccc:	0052      	lsls	r2, r2, #1
 8009cce:	e7b8      	b.n	8009c42 <_dtoa_r+0x292>
 8009cd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009cd2:	9a01      	ldr	r2, [sp, #4]
 8009cd4:	601a      	str	r2, [r3, #0]
 8009cd6:	9b03      	ldr	r3, [sp, #12]
 8009cd8:	2b0e      	cmp	r3, #14
 8009cda:	f200 809d 	bhi.w	8009e18 <_dtoa_r+0x468>
 8009cde:	2d00      	cmp	r5, #0
 8009ce0:	f000 809a 	beq.w	8009e18 <_dtoa_r+0x468>
 8009ce4:	9b00      	ldr	r3, [sp, #0]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	dd32      	ble.n	8009d50 <_dtoa_r+0x3a0>
 8009cea:	4ab7      	ldr	r2, [pc, #732]	; (8009fc8 <_dtoa_r+0x618>)
 8009cec:	f003 030f 	and.w	r3, r3, #15
 8009cf0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009cf4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009cf8:	9b00      	ldr	r3, [sp, #0]
 8009cfa:	05d8      	lsls	r0, r3, #23
 8009cfc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009d00:	d516      	bpl.n	8009d30 <_dtoa_r+0x380>
 8009d02:	4bb2      	ldr	r3, [pc, #712]	; (8009fcc <_dtoa_r+0x61c>)
 8009d04:	ec51 0b19 	vmov	r0, r1, d9
 8009d08:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009d0c:	f7f6 fdb6 	bl	800087c <__aeabi_ddiv>
 8009d10:	f007 070f 	and.w	r7, r7, #15
 8009d14:	4682      	mov	sl, r0
 8009d16:	468b      	mov	fp, r1
 8009d18:	2503      	movs	r5, #3
 8009d1a:	4eac      	ldr	r6, [pc, #688]	; (8009fcc <_dtoa_r+0x61c>)
 8009d1c:	b957      	cbnz	r7, 8009d34 <_dtoa_r+0x384>
 8009d1e:	4642      	mov	r2, r8
 8009d20:	464b      	mov	r3, r9
 8009d22:	4650      	mov	r0, sl
 8009d24:	4659      	mov	r1, fp
 8009d26:	f7f6 fda9 	bl	800087c <__aeabi_ddiv>
 8009d2a:	4682      	mov	sl, r0
 8009d2c:	468b      	mov	fp, r1
 8009d2e:	e028      	b.n	8009d82 <_dtoa_r+0x3d2>
 8009d30:	2502      	movs	r5, #2
 8009d32:	e7f2      	b.n	8009d1a <_dtoa_r+0x36a>
 8009d34:	07f9      	lsls	r1, r7, #31
 8009d36:	d508      	bpl.n	8009d4a <_dtoa_r+0x39a>
 8009d38:	4640      	mov	r0, r8
 8009d3a:	4649      	mov	r1, r9
 8009d3c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009d40:	f7f6 fc72 	bl	8000628 <__aeabi_dmul>
 8009d44:	3501      	adds	r5, #1
 8009d46:	4680      	mov	r8, r0
 8009d48:	4689      	mov	r9, r1
 8009d4a:	107f      	asrs	r7, r7, #1
 8009d4c:	3608      	adds	r6, #8
 8009d4e:	e7e5      	b.n	8009d1c <_dtoa_r+0x36c>
 8009d50:	f000 809b 	beq.w	8009e8a <_dtoa_r+0x4da>
 8009d54:	9b00      	ldr	r3, [sp, #0]
 8009d56:	4f9d      	ldr	r7, [pc, #628]	; (8009fcc <_dtoa_r+0x61c>)
 8009d58:	425e      	negs	r6, r3
 8009d5a:	4b9b      	ldr	r3, [pc, #620]	; (8009fc8 <_dtoa_r+0x618>)
 8009d5c:	f006 020f 	and.w	r2, r6, #15
 8009d60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d68:	ec51 0b19 	vmov	r0, r1, d9
 8009d6c:	f7f6 fc5c 	bl	8000628 <__aeabi_dmul>
 8009d70:	1136      	asrs	r6, r6, #4
 8009d72:	4682      	mov	sl, r0
 8009d74:	468b      	mov	fp, r1
 8009d76:	2300      	movs	r3, #0
 8009d78:	2502      	movs	r5, #2
 8009d7a:	2e00      	cmp	r6, #0
 8009d7c:	d17a      	bne.n	8009e74 <_dtoa_r+0x4c4>
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d1d3      	bne.n	8009d2a <_dtoa_r+0x37a>
 8009d82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	f000 8082 	beq.w	8009e8e <_dtoa_r+0x4de>
 8009d8a:	4b91      	ldr	r3, [pc, #580]	; (8009fd0 <_dtoa_r+0x620>)
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	4650      	mov	r0, sl
 8009d90:	4659      	mov	r1, fp
 8009d92:	f7f6 febb 	bl	8000b0c <__aeabi_dcmplt>
 8009d96:	2800      	cmp	r0, #0
 8009d98:	d079      	beq.n	8009e8e <_dtoa_r+0x4de>
 8009d9a:	9b03      	ldr	r3, [sp, #12]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d076      	beq.n	8009e8e <_dtoa_r+0x4de>
 8009da0:	9b02      	ldr	r3, [sp, #8]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	dd36      	ble.n	8009e14 <_dtoa_r+0x464>
 8009da6:	9b00      	ldr	r3, [sp, #0]
 8009da8:	4650      	mov	r0, sl
 8009daa:	4659      	mov	r1, fp
 8009dac:	1e5f      	subs	r7, r3, #1
 8009dae:	2200      	movs	r2, #0
 8009db0:	4b88      	ldr	r3, [pc, #544]	; (8009fd4 <_dtoa_r+0x624>)
 8009db2:	f7f6 fc39 	bl	8000628 <__aeabi_dmul>
 8009db6:	9e02      	ldr	r6, [sp, #8]
 8009db8:	4682      	mov	sl, r0
 8009dba:	468b      	mov	fp, r1
 8009dbc:	3501      	adds	r5, #1
 8009dbe:	4628      	mov	r0, r5
 8009dc0:	f7f6 fbc8 	bl	8000554 <__aeabi_i2d>
 8009dc4:	4652      	mov	r2, sl
 8009dc6:	465b      	mov	r3, fp
 8009dc8:	f7f6 fc2e 	bl	8000628 <__aeabi_dmul>
 8009dcc:	4b82      	ldr	r3, [pc, #520]	; (8009fd8 <_dtoa_r+0x628>)
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f7f6 fa74 	bl	80002bc <__adddf3>
 8009dd4:	46d0      	mov	r8, sl
 8009dd6:	46d9      	mov	r9, fp
 8009dd8:	4682      	mov	sl, r0
 8009dda:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009dde:	2e00      	cmp	r6, #0
 8009de0:	d158      	bne.n	8009e94 <_dtoa_r+0x4e4>
 8009de2:	4b7e      	ldr	r3, [pc, #504]	; (8009fdc <_dtoa_r+0x62c>)
 8009de4:	2200      	movs	r2, #0
 8009de6:	4640      	mov	r0, r8
 8009de8:	4649      	mov	r1, r9
 8009dea:	f7f6 fa65 	bl	80002b8 <__aeabi_dsub>
 8009dee:	4652      	mov	r2, sl
 8009df0:	465b      	mov	r3, fp
 8009df2:	4680      	mov	r8, r0
 8009df4:	4689      	mov	r9, r1
 8009df6:	f7f6 fea7 	bl	8000b48 <__aeabi_dcmpgt>
 8009dfa:	2800      	cmp	r0, #0
 8009dfc:	f040 8295 	bne.w	800a32a <_dtoa_r+0x97a>
 8009e00:	4652      	mov	r2, sl
 8009e02:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009e06:	4640      	mov	r0, r8
 8009e08:	4649      	mov	r1, r9
 8009e0a:	f7f6 fe7f 	bl	8000b0c <__aeabi_dcmplt>
 8009e0e:	2800      	cmp	r0, #0
 8009e10:	f040 8289 	bne.w	800a326 <_dtoa_r+0x976>
 8009e14:	ec5b ab19 	vmov	sl, fp, d9
 8009e18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	f2c0 8148 	blt.w	800a0b0 <_dtoa_r+0x700>
 8009e20:	9a00      	ldr	r2, [sp, #0]
 8009e22:	2a0e      	cmp	r2, #14
 8009e24:	f300 8144 	bgt.w	800a0b0 <_dtoa_r+0x700>
 8009e28:	4b67      	ldr	r3, [pc, #412]	; (8009fc8 <_dtoa_r+0x618>)
 8009e2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e2e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009e32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	f280 80d5 	bge.w	8009fe4 <_dtoa_r+0x634>
 8009e3a:	9b03      	ldr	r3, [sp, #12]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	f300 80d1 	bgt.w	8009fe4 <_dtoa_r+0x634>
 8009e42:	f040 826f 	bne.w	800a324 <_dtoa_r+0x974>
 8009e46:	4b65      	ldr	r3, [pc, #404]	; (8009fdc <_dtoa_r+0x62c>)
 8009e48:	2200      	movs	r2, #0
 8009e4a:	4640      	mov	r0, r8
 8009e4c:	4649      	mov	r1, r9
 8009e4e:	f7f6 fbeb 	bl	8000628 <__aeabi_dmul>
 8009e52:	4652      	mov	r2, sl
 8009e54:	465b      	mov	r3, fp
 8009e56:	f7f6 fe6d 	bl	8000b34 <__aeabi_dcmpge>
 8009e5a:	9e03      	ldr	r6, [sp, #12]
 8009e5c:	4637      	mov	r7, r6
 8009e5e:	2800      	cmp	r0, #0
 8009e60:	f040 8245 	bne.w	800a2ee <_dtoa_r+0x93e>
 8009e64:	9d01      	ldr	r5, [sp, #4]
 8009e66:	2331      	movs	r3, #49	; 0x31
 8009e68:	f805 3b01 	strb.w	r3, [r5], #1
 8009e6c:	9b00      	ldr	r3, [sp, #0]
 8009e6e:	3301      	adds	r3, #1
 8009e70:	9300      	str	r3, [sp, #0]
 8009e72:	e240      	b.n	800a2f6 <_dtoa_r+0x946>
 8009e74:	07f2      	lsls	r2, r6, #31
 8009e76:	d505      	bpl.n	8009e84 <_dtoa_r+0x4d4>
 8009e78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e7c:	f7f6 fbd4 	bl	8000628 <__aeabi_dmul>
 8009e80:	3501      	adds	r5, #1
 8009e82:	2301      	movs	r3, #1
 8009e84:	1076      	asrs	r6, r6, #1
 8009e86:	3708      	adds	r7, #8
 8009e88:	e777      	b.n	8009d7a <_dtoa_r+0x3ca>
 8009e8a:	2502      	movs	r5, #2
 8009e8c:	e779      	b.n	8009d82 <_dtoa_r+0x3d2>
 8009e8e:	9f00      	ldr	r7, [sp, #0]
 8009e90:	9e03      	ldr	r6, [sp, #12]
 8009e92:	e794      	b.n	8009dbe <_dtoa_r+0x40e>
 8009e94:	9901      	ldr	r1, [sp, #4]
 8009e96:	4b4c      	ldr	r3, [pc, #304]	; (8009fc8 <_dtoa_r+0x618>)
 8009e98:	4431      	add	r1, r6
 8009e9a:	910d      	str	r1, [sp, #52]	; 0x34
 8009e9c:	9908      	ldr	r1, [sp, #32]
 8009e9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009ea2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009ea6:	2900      	cmp	r1, #0
 8009ea8:	d043      	beq.n	8009f32 <_dtoa_r+0x582>
 8009eaa:	494d      	ldr	r1, [pc, #308]	; (8009fe0 <_dtoa_r+0x630>)
 8009eac:	2000      	movs	r0, #0
 8009eae:	f7f6 fce5 	bl	800087c <__aeabi_ddiv>
 8009eb2:	4652      	mov	r2, sl
 8009eb4:	465b      	mov	r3, fp
 8009eb6:	f7f6 f9ff 	bl	80002b8 <__aeabi_dsub>
 8009eba:	9d01      	ldr	r5, [sp, #4]
 8009ebc:	4682      	mov	sl, r0
 8009ebe:	468b      	mov	fp, r1
 8009ec0:	4649      	mov	r1, r9
 8009ec2:	4640      	mov	r0, r8
 8009ec4:	f7f6 fe60 	bl	8000b88 <__aeabi_d2iz>
 8009ec8:	4606      	mov	r6, r0
 8009eca:	f7f6 fb43 	bl	8000554 <__aeabi_i2d>
 8009ece:	4602      	mov	r2, r0
 8009ed0:	460b      	mov	r3, r1
 8009ed2:	4640      	mov	r0, r8
 8009ed4:	4649      	mov	r1, r9
 8009ed6:	f7f6 f9ef 	bl	80002b8 <__aeabi_dsub>
 8009eda:	3630      	adds	r6, #48	; 0x30
 8009edc:	f805 6b01 	strb.w	r6, [r5], #1
 8009ee0:	4652      	mov	r2, sl
 8009ee2:	465b      	mov	r3, fp
 8009ee4:	4680      	mov	r8, r0
 8009ee6:	4689      	mov	r9, r1
 8009ee8:	f7f6 fe10 	bl	8000b0c <__aeabi_dcmplt>
 8009eec:	2800      	cmp	r0, #0
 8009eee:	d163      	bne.n	8009fb8 <_dtoa_r+0x608>
 8009ef0:	4642      	mov	r2, r8
 8009ef2:	464b      	mov	r3, r9
 8009ef4:	4936      	ldr	r1, [pc, #216]	; (8009fd0 <_dtoa_r+0x620>)
 8009ef6:	2000      	movs	r0, #0
 8009ef8:	f7f6 f9de 	bl	80002b8 <__aeabi_dsub>
 8009efc:	4652      	mov	r2, sl
 8009efe:	465b      	mov	r3, fp
 8009f00:	f7f6 fe04 	bl	8000b0c <__aeabi_dcmplt>
 8009f04:	2800      	cmp	r0, #0
 8009f06:	f040 80b5 	bne.w	800a074 <_dtoa_r+0x6c4>
 8009f0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f0c:	429d      	cmp	r5, r3
 8009f0e:	d081      	beq.n	8009e14 <_dtoa_r+0x464>
 8009f10:	4b30      	ldr	r3, [pc, #192]	; (8009fd4 <_dtoa_r+0x624>)
 8009f12:	2200      	movs	r2, #0
 8009f14:	4650      	mov	r0, sl
 8009f16:	4659      	mov	r1, fp
 8009f18:	f7f6 fb86 	bl	8000628 <__aeabi_dmul>
 8009f1c:	4b2d      	ldr	r3, [pc, #180]	; (8009fd4 <_dtoa_r+0x624>)
 8009f1e:	4682      	mov	sl, r0
 8009f20:	468b      	mov	fp, r1
 8009f22:	4640      	mov	r0, r8
 8009f24:	4649      	mov	r1, r9
 8009f26:	2200      	movs	r2, #0
 8009f28:	f7f6 fb7e 	bl	8000628 <__aeabi_dmul>
 8009f2c:	4680      	mov	r8, r0
 8009f2e:	4689      	mov	r9, r1
 8009f30:	e7c6      	b.n	8009ec0 <_dtoa_r+0x510>
 8009f32:	4650      	mov	r0, sl
 8009f34:	4659      	mov	r1, fp
 8009f36:	f7f6 fb77 	bl	8000628 <__aeabi_dmul>
 8009f3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f3c:	9d01      	ldr	r5, [sp, #4]
 8009f3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f40:	4682      	mov	sl, r0
 8009f42:	468b      	mov	fp, r1
 8009f44:	4649      	mov	r1, r9
 8009f46:	4640      	mov	r0, r8
 8009f48:	f7f6 fe1e 	bl	8000b88 <__aeabi_d2iz>
 8009f4c:	4606      	mov	r6, r0
 8009f4e:	f7f6 fb01 	bl	8000554 <__aeabi_i2d>
 8009f52:	3630      	adds	r6, #48	; 0x30
 8009f54:	4602      	mov	r2, r0
 8009f56:	460b      	mov	r3, r1
 8009f58:	4640      	mov	r0, r8
 8009f5a:	4649      	mov	r1, r9
 8009f5c:	f7f6 f9ac 	bl	80002b8 <__aeabi_dsub>
 8009f60:	f805 6b01 	strb.w	r6, [r5], #1
 8009f64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f66:	429d      	cmp	r5, r3
 8009f68:	4680      	mov	r8, r0
 8009f6a:	4689      	mov	r9, r1
 8009f6c:	f04f 0200 	mov.w	r2, #0
 8009f70:	d124      	bne.n	8009fbc <_dtoa_r+0x60c>
 8009f72:	4b1b      	ldr	r3, [pc, #108]	; (8009fe0 <_dtoa_r+0x630>)
 8009f74:	4650      	mov	r0, sl
 8009f76:	4659      	mov	r1, fp
 8009f78:	f7f6 f9a0 	bl	80002bc <__adddf3>
 8009f7c:	4602      	mov	r2, r0
 8009f7e:	460b      	mov	r3, r1
 8009f80:	4640      	mov	r0, r8
 8009f82:	4649      	mov	r1, r9
 8009f84:	f7f6 fde0 	bl	8000b48 <__aeabi_dcmpgt>
 8009f88:	2800      	cmp	r0, #0
 8009f8a:	d173      	bne.n	800a074 <_dtoa_r+0x6c4>
 8009f8c:	4652      	mov	r2, sl
 8009f8e:	465b      	mov	r3, fp
 8009f90:	4913      	ldr	r1, [pc, #76]	; (8009fe0 <_dtoa_r+0x630>)
 8009f92:	2000      	movs	r0, #0
 8009f94:	f7f6 f990 	bl	80002b8 <__aeabi_dsub>
 8009f98:	4602      	mov	r2, r0
 8009f9a:	460b      	mov	r3, r1
 8009f9c:	4640      	mov	r0, r8
 8009f9e:	4649      	mov	r1, r9
 8009fa0:	f7f6 fdb4 	bl	8000b0c <__aeabi_dcmplt>
 8009fa4:	2800      	cmp	r0, #0
 8009fa6:	f43f af35 	beq.w	8009e14 <_dtoa_r+0x464>
 8009faa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009fac:	1e6b      	subs	r3, r5, #1
 8009fae:	930f      	str	r3, [sp, #60]	; 0x3c
 8009fb0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009fb4:	2b30      	cmp	r3, #48	; 0x30
 8009fb6:	d0f8      	beq.n	8009faa <_dtoa_r+0x5fa>
 8009fb8:	9700      	str	r7, [sp, #0]
 8009fba:	e049      	b.n	800a050 <_dtoa_r+0x6a0>
 8009fbc:	4b05      	ldr	r3, [pc, #20]	; (8009fd4 <_dtoa_r+0x624>)
 8009fbe:	f7f6 fb33 	bl	8000628 <__aeabi_dmul>
 8009fc2:	4680      	mov	r8, r0
 8009fc4:	4689      	mov	r9, r1
 8009fc6:	e7bd      	b.n	8009f44 <_dtoa_r+0x594>
 8009fc8:	0800bee0 	.word	0x0800bee0
 8009fcc:	0800beb8 	.word	0x0800beb8
 8009fd0:	3ff00000 	.word	0x3ff00000
 8009fd4:	40240000 	.word	0x40240000
 8009fd8:	401c0000 	.word	0x401c0000
 8009fdc:	40140000 	.word	0x40140000
 8009fe0:	3fe00000 	.word	0x3fe00000
 8009fe4:	9d01      	ldr	r5, [sp, #4]
 8009fe6:	4656      	mov	r6, sl
 8009fe8:	465f      	mov	r7, fp
 8009fea:	4642      	mov	r2, r8
 8009fec:	464b      	mov	r3, r9
 8009fee:	4630      	mov	r0, r6
 8009ff0:	4639      	mov	r1, r7
 8009ff2:	f7f6 fc43 	bl	800087c <__aeabi_ddiv>
 8009ff6:	f7f6 fdc7 	bl	8000b88 <__aeabi_d2iz>
 8009ffa:	4682      	mov	sl, r0
 8009ffc:	f7f6 faaa 	bl	8000554 <__aeabi_i2d>
 800a000:	4642      	mov	r2, r8
 800a002:	464b      	mov	r3, r9
 800a004:	f7f6 fb10 	bl	8000628 <__aeabi_dmul>
 800a008:	4602      	mov	r2, r0
 800a00a:	460b      	mov	r3, r1
 800a00c:	4630      	mov	r0, r6
 800a00e:	4639      	mov	r1, r7
 800a010:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a014:	f7f6 f950 	bl	80002b8 <__aeabi_dsub>
 800a018:	f805 6b01 	strb.w	r6, [r5], #1
 800a01c:	9e01      	ldr	r6, [sp, #4]
 800a01e:	9f03      	ldr	r7, [sp, #12]
 800a020:	1bae      	subs	r6, r5, r6
 800a022:	42b7      	cmp	r7, r6
 800a024:	4602      	mov	r2, r0
 800a026:	460b      	mov	r3, r1
 800a028:	d135      	bne.n	800a096 <_dtoa_r+0x6e6>
 800a02a:	f7f6 f947 	bl	80002bc <__adddf3>
 800a02e:	4642      	mov	r2, r8
 800a030:	464b      	mov	r3, r9
 800a032:	4606      	mov	r6, r0
 800a034:	460f      	mov	r7, r1
 800a036:	f7f6 fd87 	bl	8000b48 <__aeabi_dcmpgt>
 800a03a:	b9d0      	cbnz	r0, 800a072 <_dtoa_r+0x6c2>
 800a03c:	4642      	mov	r2, r8
 800a03e:	464b      	mov	r3, r9
 800a040:	4630      	mov	r0, r6
 800a042:	4639      	mov	r1, r7
 800a044:	f7f6 fd58 	bl	8000af8 <__aeabi_dcmpeq>
 800a048:	b110      	cbz	r0, 800a050 <_dtoa_r+0x6a0>
 800a04a:	f01a 0f01 	tst.w	sl, #1
 800a04e:	d110      	bne.n	800a072 <_dtoa_r+0x6c2>
 800a050:	4620      	mov	r0, r4
 800a052:	ee18 1a10 	vmov	r1, s16
 800a056:	f000 faf3 	bl	800a640 <_Bfree>
 800a05a:	2300      	movs	r3, #0
 800a05c:	9800      	ldr	r0, [sp, #0]
 800a05e:	702b      	strb	r3, [r5, #0]
 800a060:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a062:	3001      	adds	r0, #1
 800a064:	6018      	str	r0, [r3, #0]
 800a066:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a068:	2b00      	cmp	r3, #0
 800a06a:	f43f acf1 	beq.w	8009a50 <_dtoa_r+0xa0>
 800a06e:	601d      	str	r5, [r3, #0]
 800a070:	e4ee      	b.n	8009a50 <_dtoa_r+0xa0>
 800a072:	9f00      	ldr	r7, [sp, #0]
 800a074:	462b      	mov	r3, r5
 800a076:	461d      	mov	r5, r3
 800a078:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a07c:	2a39      	cmp	r2, #57	; 0x39
 800a07e:	d106      	bne.n	800a08e <_dtoa_r+0x6de>
 800a080:	9a01      	ldr	r2, [sp, #4]
 800a082:	429a      	cmp	r2, r3
 800a084:	d1f7      	bne.n	800a076 <_dtoa_r+0x6c6>
 800a086:	9901      	ldr	r1, [sp, #4]
 800a088:	2230      	movs	r2, #48	; 0x30
 800a08a:	3701      	adds	r7, #1
 800a08c:	700a      	strb	r2, [r1, #0]
 800a08e:	781a      	ldrb	r2, [r3, #0]
 800a090:	3201      	adds	r2, #1
 800a092:	701a      	strb	r2, [r3, #0]
 800a094:	e790      	b.n	8009fb8 <_dtoa_r+0x608>
 800a096:	4ba6      	ldr	r3, [pc, #664]	; (800a330 <_dtoa_r+0x980>)
 800a098:	2200      	movs	r2, #0
 800a09a:	f7f6 fac5 	bl	8000628 <__aeabi_dmul>
 800a09e:	2200      	movs	r2, #0
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	4606      	mov	r6, r0
 800a0a4:	460f      	mov	r7, r1
 800a0a6:	f7f6 fd27 	bl	8000af8 <__aeabi_dcmpeq>
 800a0aa:	2800      	cmp	r0, #0
 800a0ac:	d09d      	beq.n	8009fea <_dtoa_r+0x63a>
 800a0ae:	e7cf      	b.n	800a050 <_dtoa_r+0x6a0>
 800a0b0:	9a08      	ldr	r2, [sp, #32]
 800a0b2:	2a00      	cmp	r2, #0
 800a0b4:	f000 80d7 	beq.w	800a266 <_dtoa_r+0x8b6>
 800a0b8:	9a06      	ldr	r2, [sp, #24]
 800a0ba:	2a01      	cmp	r2, #1
 800a0bc:	f300 80ba 	bgt.w	800a234 <_dtoa_r+0x884>
 800a0c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a0c2:	2a00      	cmp	r2, #0
 800a0c4:	f000 80b2 	beq.w	800a22c <_dtoa_r+0x87c>
 800a0c8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a0cc:	9e07      	ldr	r6, [sp, #28]
 800a0ce:	9d04      	ldr	r5, [sp, #16]
 800a0d0:	9a04      	ldr	r2, [sp, #16]
 800a0d2:	441a      	add	r2, r3
 800a0d4:	9204      	str	r2, [sp, #16]
 800a0d6:	9a05      	ldr	r2, [sp, #20]
 800a0d8:	2101      	movs	r1, #1
 800a0da:	441a      	add	r2, r3
 800a0dc:	4620      	mov	r0, r4
 800a0de:	9205      	str	r2, [sp, #20]
 800a0e0:	f000 fb66 	bl	800a7b0 <__i2b>
 800a0e4:	4607      	mov	r7, r0
 800a0e6:	2d00      	cmp	r5, #0
 800a0e8:	dd0c      	ble.n	800a104 <_dtoa_r+0x754>
 800a0ea:	9b05      	ldr	r3, [sp, #20]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	dd09      	ble.n	800a104 <_dtoa_r+0x754>
 800a0f0:	42ab      	cmp	r3, r5
 800a0f2:	9a04      	ldr	r2, [sp, #16]
 800a0f4:	bfa8      	it	ge
 800a0f6:	462b      	movge	r3, r5
 800a0f8:	1ad2      	subs	r2, r2, r3
 800a0fa:	9204      	str	r2, [sp, #16]
 800a0fc:	9a05      	ldr	r2, [sp, #20]
 800a0fe:	1aed      	subs	r5, r5, r3
 800a100:	1ad3      	subs	r3, r2, r3
 800a102:	9305      	str	r3, [sp, #20]
 800a104:	9b07      	ldr	r3, [sp, #28]
 800a106:	b31b      	cbz	r3, 800a150 <_dtoa_r+0x7a0>
 800a108:	9b08      	ldr	r3, [sp, #32]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	f000 80af 	beq.w	800a26e <_dtoa_r+0x8be>
 800a110:	2e00      	cmp	r6, #0
 800a112:	dd13      	ble.n	800a13c <_dtoa_r+0x78c>
 800a114:	4639      	mov	r1, r7
 800a116:	4632      	mov	r2, r6
 800a118:	4620      	mov	r0, r4
 800a11a:	f000 fc09 	bl	800a930 <__pow5mult>
 800a11e:	ee18 2a10 	vmov	r2, s16
 800a122:	4601      	mov	r1, r0
 800a124:	4607      	mov	r7, r0
 800a126:	4620      	mov	r0, r4
 800a128:	f000 fb58 	bl	800a7dc <__multiply>
 800a12c:	ee18 1a10 	vmov	r1, s16
 800a130:	4680      	mov	r8, r0
 800a132:	4620      	mov	r0, r4
 800a134:	f000 fa84 	bl	800a640 <_Bfree>
 800a138:	ee08 8a10 	vmov	s16, r8
 800a13c:	9b07      	ldr	r3, [sp, #28]
 800a13e:	1b9a      	subs	r2, r3, r6
 800a140:	d006      	beq.n	800a150 <_dtoa_r+0x7a0>
 800a142:	ee18 1a10 	vmov	r1, s16
 800a146:	4620      	mov	r0, r4
 800a148:	f000 fbf2 	bl	800a930 <__pow5mult>
 800a14c:	ee08 0a10 	vmov	s16, r0
 800a150:	2101      	movs	r1, #1
 800a152:	4620      	mov	r0, r4
 800a154:	f000 fb2c 	bl	800a7b0 <__i2b>
 800a158:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	4606      	mov	r6, r0
 800a15e:	f340 8088 	ble.w	800a272 <_dtoa_r+0x8c2>
 800a162:	461a      	mov	r2, r3
 800a164:	4601      	mov	r1, r0
 800a166:	4620      	mov	r0, r4
 800a168:	f000 fbe2 	bl	800a930 <__pow5mult>
 800a16c:	9b06      	ldr	r3, [sp, #24]
 800a16e:	2b01      	cmp	r3, #1
 800a170:	4606      	mov	r6, r0
 800a172:	f340 8081 	ble.w	800a278 <_dtoa_r+0x8c8>
 800a176:	f04f 0800 	mov.w	r8, #0
 800a17a:	6933      	ldr	r3, [r6, #16]
 800a17c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a180:	6918      	ldr	r0, [r3, #16]
 800a182:	f000 fac5 	bl	800a710 <__hi0bits>
 800a186:	f1c0 0020 	rsb	r0, r0, #32
 800a18a:	9b05      	ldr	r3, [sp, #20]
 800a18c:	4418      	add	r0, r3
 800a18e:	f010 001f 	ands.w	r0, r0, #31
 800a192:	f000 8092 	beq.w	800a2ba <_dtoa_r+0x90a>
 800a196:	f1c0 0320 	rsb	r3, r0, #32
 800a19a:	2b04      	cmp	r3, #4
 800a19c:	f340 808a 	ble.w	800a2b4 <_dtoa_r+0x904>
 800a1a0:	f1c0 001c 	rsb	r0, r0, #28
 800a1a4:	9b04      	ldr	r3, [sp, #16]
 800a1a6:	4403      	add	r3, r0
 800a1a8:	9304      	str	r3, [sp, #16]
 800a1aa:	9b05      	ldr	r3, [sp, #20]
 800a1ac:	4403      	add	r3, r0
 800a1ae:	4405      	add	r5, r0
 800a1b0:	9305      	str	r3, [sp, #20]
 800a1b2:	9b04      	ldr	r3, [sp, #16]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	dd07      	ble.n	800a1c8 <_dtoa_r+0x818>
 800a1b8:	ee18 1a10 	vmov	r1, s16
 800a1bc:	461a      	mov	r2, r3
 800a1be:	4620      	mov	r0, r4
 800a1c0:	f000 fc10 	bl	800a9e4 <__lshift>
 800a1c4:	ee08 0a10 	vmov	s16, r0
 800a1c8:	9b05      	ldr	r3, [sp, #20]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	dd05      	ble.n	800a1da <_dtoa_r+0x82a>
 800a1ce:	4631      	mov	r1, r6
 800a1d0:	461a      	mov	r2, r3
 800a1d2:	4620      	mov	r0, r4
 800a1d4:	f000 fc06 	bl	800a9e4 <__lshift>
 800a1d8:	4606      	mov	r6, r0
 800a1da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d06e      	beq.n	800a2be <_dtoa_r+0x90e>
 800a1e0:	ee18 0a10 	vmov	r0, s16
 800a1e4:	4631      	mov	r1, r6
 800a1e6:	f000 fc6d 	bl	800aac4 <__mcmp>
 800a1ea:	2800      	cmp	r0, #0
 800a1ec:	da67      	bge.n	800a2be <_dtoa_r+0x90e>
 800a1ee:	9b00      	ldr	r3, [sp, #0]
 800a1f0:	3b01      	subs	r3, #1
 800a1f2:	ee18 1a10 	vmov	r1, s16
 800a1f6:	9300      	str	r3, [sp, #0]
 800a1f8:	220a      	movs	r2, #10
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	4620      	mov	r0, r4
 800a1fe:	f000 fa41 	bl	800a684 <__multadd>
 800a202:	9b08      	ldr	r3, [sp, #32]
 800a204:	ee08 0a10 	vmov	s16, r0
 800a208:	2b00      	cmp	r3, #0
 800a20a:	f000 81b1 	beq.w	800a570 <_dtoa_r+0xbc0>
 800a20e:	2300      	movs	r3, #0
 800a210:	4639      	mov	r1, r7
 800a212:	220a      	movs	r2, #10
 800a214:	4620      	mov	r0, r4
 800a216:	f000 fa35 	bl	800a684 <__multadd>
 800a21a:	9b02      	ldr	r3, [sp, #8]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	4607      	mov	r7, r0
 800a220:	f300 808e 	bgt.w	800a340 <_dtoa_r+0x990>
 800a224:	9b06      	ldr	r3, [sp, #24]
 800a226:	2b02      	cmp	r3, #2
 800a228:	dc51      	bgt.n	800a2ce <_dtoa_r+0x91e>
 800a22a:	e089      	b.n	800a340 <_dtoa_r+0x990>
 800a22c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a22e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a232:	e74b      	b.n	800a0cc <_dtoa_r+0x71c>
 800a234:	9b03      	ldr	r3, [sp, #12]
 800a236:	1e5e      	subs	r6, r3, #1
 800a238:	9b07      	ldr	r3, [sp, #28]
 800a23a:	42b3      	cmp	r3, r6
 800a23c:	bfbf      	itttt	lt
 800a23e:	9b07      	ldrlt	r3, [sp, #28]
 800a240:	9607      	strlt	r6, [sp, #28]
 800a242:	1af2      	sublt	r2, r6, r3
 800a244:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a246:	bfb6      	itet	lt
 800a248:	189b      	addlt	r3, r3, r2
 800a24a:	1b9e      	subge	r6, r3, r6
 800a24c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a24e:	9b03      	ldr	r3, [sp, #12]
 800a250:	bfb8      	it	lt
 800a252:	2600      	movlt	r6, #0
 800a254:	2b00      	cmp	r3, #0
 800a256:	bfb7      	itett	lt
 800a258:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a25c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a260:	1a9d      	sublt	r5, r3, r2
 800a262:	2300      	movlt	r3, #0
 800a264:	e734      	b.n	800a0d0 <_dtoa_r+0x720>
 800a266:	9e07      	ldr	r6, [sp, #28]
 800a268:	9d04      	ldr	r5, [sp, #16]
 800a26a:	9f08      	ldr	r7, [sp, #32]
 800a26c:	e73b      	b.n	800a0e6 <_dtoa_r+0x736>
 800a26e:	9a07      	ldr	r2, [sp, #28]
 800a270:	e767      	b.n	800a142 <_dtoa_r+0x792>
 800a272:	9b06      	ldr	r3, [sp, #24]
 800a274:	2b01      	cmp	r3, #1
 800a276:	dc18      	bgt.n	800a2aa <_dtoa_r+0x8fa>
 800a278:	f1ba 0f00 	cmp.w	sl, #0
 800a27c:	d115      	bne.n	800a2aa <_dtoa_r+0x8fa>
 800a27e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a282:	b993      	cbnz	r3, 800a2aa <_dtoa_r+0x8fa>
 800a284:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a288:	0d1b      	lsrs	r3, r3, #20
 800a28a:	051b      	lsls	r3, r3, #20
 800a28c:	b183      	cbz	r3, 800a2b0 <_dtoa_r+0x900>
 800a28e:	9b04      	ldr	r3, [sp, #16]
 800a290:	3301      	adds	r3, #1
 800a292:	9304      	str	r3, [sp, #16]
 800a294:	9b05      	ldr	r3, [sp, #20]
 800a296:	3301      	adds	r3, #1
 800a298:	9305      	str	r3, [sp, #20]
 800a29a:	f04f 0801 	mov.w	r8, #1
 800a29e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	f47f af6a 	bne.w	800a17a <_dtoa_r+0x7ca>
 800a2a6:	2001      	movs	r0, #1
 800a2a8:	e76f      	b.n	800a18a <_dtoa_r+0x7da>
 800a2aa:	f04f 0800 	mov.w	r8, #0
 800a2ae:	e7f6      	b.n	800a29e <_dtoa_r+0x8ee>
 800a2b0:	4698      	mov	r8, r3
 800a2b2:	e7f4      	b.n	800a29e <_dtoa_r+0x8ee>
 800a2b4:	f43f af7d 	beq.w	800a1b2 <_dtoa_r+0x802>
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	301c      	adds	r0, #28
 800a2bc:	e772      	b.n	800a1a4 <_dtoa_r+0x7f4>
 800a2be:	9b03      	ldr	r3, [sp, #12]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	dc37      	bgt.n	800a334 <_dtoa_r+0x984>
 800a2c4:	9b06      	ldr	r3, [sp, #24]
 800a2c6:	2b02      	cmp	r3, #2
 800a2c8:	dd34      	ble.n	800a334 <_dtoa_r+0x984>
 800a2ca:	9b03      	ldr	r3, [sp, #12]
 800a2cc:	9302      	str	r3, [sp, #8]
 800a2ce:	9b02      	ldr	r3, [sp, #8]
 800a2d0:	b96b      	cbnz	r3, 800a2ee <_dtoa_r+0x93e>
 800a2d2:	4631      	mov	r1, r6
 800a2d4:	2205      	movs	r2, #5
 800a2d6:	4620      	mov	r0, r4
 800a2d8:	f000 f9d4 	bl	800a684 <__multadd>
 800a2dc:	4601      	mov	r1, r0
 800a2de:	4606      	mov	r6, r0
 800a2e0:	ee18 0a10 	vmov	r0, s16
 800a2e4:	f000 fbee 	bl	800aac4 <__mcmp>
 800a2e8:	2800      	cmp	r0, #0
 800a2ea:	f73f adbb 	bgt.w	8009e64 <_dtoa_r+0x4b4>
 800a2ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2f0:	9d01      	ldr	r5, [sp, #4]
 800a2f2:	43db      	mvns	r3, r3
 800a2f4:	9300      	str	r3, [sp, #0]
 800a2f6:	f04f 0800 	mov.w	r8, #0
 800a2fa:	4631      	mov	r1, r6
 800a2fc:	4620      	mov	r0, r4
 800a2fe:	f000 f99f 	bl	800a640 <_Bfree>
 800a302:	2f00      	cmp	r7, #0
 800a304:	f43f aea4 	beq.w	800a050 <_dtoa_r+0x6a0>
 800a308:	f1b8 0f00 	cmp.w	r8, #0
 800a30c:	d005      	beq.n	800a31a <_dtoa_r+0x96a>
 800a30e:	45b8      	cmp	r8, r7
 800a310:	d003      	beq.n	800a31a <_dtoa_r+0x96a>
 800a312:	4641      	mov	r1, r8
 800a314:	4620      	mov	r0, r4
 800a316:	f000 f993 	bl	800a640 <_Bfree>
 800a31a:	4639      	mov	r1, r7
 800a31c:	4620      	mov	r0, r4
 800a31e:	f000 f98f 	bl	800a640 <_Bfree>
 800a322:	e695      	b.n	800a050 <_dtoa_r+0x6a0>
 800a324:	2600      	movs	r6, #0
 800a326:	4637      	mov	r7, r6
 800a328:	e7e1      	b.n	800a2ee <_dtoa_r+0x93e>
 800a32a:	9700      	str	r7, [sp, #0]
 800a32c:	4637      	mov	r7, r6
 800a32e:	e599      	b.n	8009e64 <_dtoa_r+0x4b4>
 800a330:	40240000 	.word	0x40240000
 800a334:	9b08      	ldr	r3, [sp, #32]
 800a336:	2b00      	cmp	r3, #0
 800a338:	f000 80ca 	beq.w	800a4d0 <_dtoa_r+0xb20>
 800a33c:	9b03      	ldr	r3, [sp, #12]
 800a33e:	9302      	str	r3, [sp, #8]
 800a340:	2d00      	cmp	r5, #0
 800a342:	dd05      	ble.n	800a350 <_dtoa_r+0x9a0>
 800a344:	4639      	mov	r1, r7
 800a346:	462a      	mov	r2, r5
 800a348:	4620      	mov	r0, r4
 800a34a:	f000 fb4b 	bl	800a9e4 <__lshift>
 800a34e:	4607      	mov	r7, r0
 800a350:	f1b8 0f00 	cmp.w	r8, #0
 800a354:	d05b      	beq.n	800a40e <_dtoa_r+0xa5e>
 800a356:	6879      	ldr	r1, [r7, #4]
 800a358:	4620      	mov	r0, r4
 800a35a:	f000 f931 	bl	800a5c0 <_Balloc>
 800a35e:	4605      	mov	r5, r0
 800a360:	b928      	cbnz	r0, 800a36e <_dtoa_r+0x9be>
 800a362:	4b87      	ldr	r3, [pc, #540]	; (800a580 <_dtoa_r+0xbd0>)
 800a364:	4602      	mov	r2, r0
 800a366:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a36a:	f7ff bb3b 	b.w	80099e4 <_dtoa_r+0x34>
 800a36e:	693a      	ldr	r2, [r7, #16]
 800a370:	3202      	adds	r2, #2
 800a372:	0092      	lsls	r2, r2, #2
 800a374:	f107 010c 	add.w	r1, r7, #12
 800a378:	300c      	adds	r0, #12
 800a37a:	f000 f913 	bl	800a5a4 <memcpy>
 800a37e:	2201      	movs	r2, #1
 800a380:	4629      	mov	r1, r5
 800a382:	4620      	mov	r0, r4
 800a384:	f000 fb2e 	bl	800a9e4 <__lshift>
 800a388:	9b01      	ldr	r3, [sp, #4]
 800a38a:	f103 0901 	add.w	r9, r3, #1
 800a38e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a392:	4413      	add	r3, r2
 800a394:	9305      	str	r3, [sp, #20]
 800a396:	f00a 0301 	and.w	r3, sl, #1
 800a39a:	46b8      	mov	r8, r7
 800a39c:	9304      	str	r3, [sp, #16]
 800a39e:	4607      	mov	r7, r0
 800a3a0:	4631      	mov	r1, r6
 800a3a2:	ee18 0a10 	vmov	r0, s16
 800a3a6:	f7ff fa75 	bl	8009894 <quorem>
 800a3aa:	4641      	mov	r1, r8
 800a3ac:	9002      	str	r0, [sp, #8]
 800a3ae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a3b2:	ee18 0a10 	vmov	r0, s16
 800a3b6:	f000 fb85 	bl	800aac4 <__mcmp>
 800a3ba:	463a      	mov	r2, r7
 800a3bc:	9003      	str	r0, [sp, #12]
 800a3be:	4631      	mov	r1, r6
 800a3c0:	4620      	mov	r0, r4
 800a3c2:	f000 fb9b 	bl	800aafc <__mdiff>
 800a3c6:	68c2      	ldr	r2, [r0, #12]
 800a3c8:	f109 3bff 	add.w	fp, r9, #4294967295
 800a3cc:	4605      	mov	r5, r0
 800a3ce:	bb02      	cbnz	r2, 800a412 <_dtoa_r+0xa62>
 800a3d0:	4601      	mov	r1, r0
 800a3d2:	ee18 0a10 	vmov	r0, s16
 800a3d6:	f000 fb75 	bl	800aac4 <__mcmp>
 800a3da:	4602      	mov	r2, r0
 800a3dc:	4629      	mov	r1, r5
 800a3de:	4620      	mov	r0, r4
 800a3e0:	9207      	str	r2, [sp, #28]
 800a3e2:	f000 f92d 	bl	800a640 <_Bfree>
 800a3e6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a3ea:	ea43 0102 	orr.w	r1, r3, r2
 800a3ee:	9b04      	ldr	r3, [sp, #16]
 800a3f0:	430b      	orrs	r3, r1
 800a3f2:	464d      	mov	r5, r9
 800a3f4:	d10f      	bne.n	800a416 <_dtoa_r+0xa66>
 800a3f6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a3fa:	d02a      	beq.n	800a452 <_dtoa_r+0xaa2>
 800a3fc:	9b03      	ldr	r3, [sp, #12]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	dd02      	ble.n	800a408 <_dtoa_r+0xa58>
 800a402:	9b02      	ldr	r3, [sp, #8]
 800a404:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a408:	f88b a000 	strb.w	sl, [fp]
 800a40c:	e775      	b.n	800a2fa <_dtoa_r+0x94a>
 800a40e:	4638      	mov	r0, r7
 800a410:	e7ba      	b.n	800a388 <_dtoa_r+0x9d8>
 800a412:	2201      	movs	r2, #1
 800a414:	e7e2      	b.n	800a3dc <_dtoa_r+0xa2c>
 800a416:	9b03      	ldr	r3, [sp, #12]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	db04      	blt.n	800a426 <_dtoa_r+0xa76>
 800a41c:	9906      	ldr	r1, [sp, #24]
 800a41e:	430b      	orrs	r3, r1
 800a420:	9904      	ldr	r1, [sp, #16]
 800a422:	430b      	orrs	r3, r1
 800a424:	d122      	bne.n	800a46c <_dtoa_r+0xabc>
 800a426:	2a00      	cmp	r2, #0
 800a428:	ddee      	ble.n	800a408 <_dtoa_r+0xa58>
 800a42a:	ee18 1a10 	vmov	r1, s16
 800a42e:	2201      	movs	r2, #1
 800a430:	4620      	mov	r0, r4
 800a432:	f000 fad7 	bl	800a9e4 <__lshift>
 800a436:	4631      	mov	r1, r6
 800a438:	ee08 0a10 	vmov	s16, r0
 800a43c:	f000 fb42 	bl	800aac4 <__mcmp>
 800a440:	2800      	cmp	r0, #0
 800a442:	dc03      	bgt.n	800a44c <_dtoa_r+0xa9c>
 800a444:	d1e0      	bne.n	800a408 <_dtoa_r+0xa58>
 800a446:	f01a 0f01 	tst.w	sl, #1
 800a44a:	d0dd      	beq.n	800a408 <_dtoa_r+0xa58>
 800a44c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a450:	d1d7      	bne.n	800a402 <_dtoa_r+0xa52>
 800a452:	2339      	movs	r3, #57	; 0x39
 800a454:	f88b 3000 	strb.w	r3, [fp]
 800a458:	462b      	mov	r3, r5
 800a45a:	461d      	mov	r5, r3
 800a45c:	3b01      	subs	r3, #1
 800a45e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a462:	2a39      	cmp	r2, #57	; 0x39
 800a464:	d071      	beq.n	800a54a <_dtoa_r+0xb9a>
 800a466:	3201      	adds	r2, #1
 800a468:	701a      	strb	r2, [r3, #0]
 800a46a:	e746      	b.n	800a2fa <_dtoa_r+0x94a>
 800a46c:	2a00      	cmp	r2, #0
 800a46e:	dd07      	ble.n	800a480 <_dtoa_r+0xad0>
 800a470:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a474:	d0ed      	beq.n	800a452 <_dtoa_r+0xaa2>
 800a476:	f10a 0301 	add.w	r3, sl, #1
 800a47a:	f88b 3000 	strb.w	r3, [fp]
 800a47e:	e73c      	b.n	800a2fa <_dtoa_r+0x94a>
 800a480:	9b05      	ldr	r3, [sp, #20]
 800a482:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a486:	4599      	cmp	r9, r3
 800a488:	d047      	beq.n	800a51a <_dtoa_r+0xb6a>
 800a48a:	ee18 1a10 	vmov	r1, s16
 800a48e:	2300      	movs	r3, #0
 800a490:	220a      	movs	r2, #10
 800a492:	4620      	mov	r0, r4
 800a494:	f000 f8f6 	bl	800a684 <__multadd>
 800a498:	45b8      	cmp	r8, r7
 800a49a:	ee08 0a10 	vmov	s16, r0
 800a49e:	f04f 0300 	mov.w	r3, #0
 800a4a2:	f04f 020a 	mov.w	r2, #10
 800a4a6:	4641      	mov	r1, r8
 800a4a8:	4620      	mov	r0, r4
 800a4aa:	d106      	bne.n	800a4ba <_dtoa_r+0xb0a>
 800a4ac:	f000 f8ea 	bl	800a684 <__multadd>
 800a4b0:	4680      	mov	r8, r0
 800a4b2:	4607      	mov	r7, r0
 800a4b4:	f109 0901 	add.w	r9, r9, #1
 800a4b8:	e772      	b.n	800a3a0 <_dtoa_r+0x9f0>
 800a4ba:	f000 f8e3 	bl	800a684 <__multadd>
 800a4be:	4639      	mov	r1, r7
 800a4c0:	4680      	mov	r8, r0
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	220a      	movs	r2, #10
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	f000 f8dc 	bl	800a684 <__multadd>
 800a4cc:	4607      	mov	r7, r0
 800a4ce:	e7f1      	b.n	800a4b4 <_dtoa_r+0xb04>
 800a4d0:	9b03      	ldr	r3, [sp, #12]
 800a4d2:	9302      	str	r3, [sp, #8]
 800a4d4:	9d01      	ldr	r5, [sp, #4]
 800a4d6:	ee18 0a10 	vmov	r0, s16
 800a4da:	4631      	mov	r1, r6
 800a4dc:	f7ff f9da 	bl	8009894 <quorem>
 800a4e0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a4e4:	9b01      	ldr	r3, [sp, #4]
 800a4e6:	f805 ab01 	strb.w	sl, [r5], #1
 800a4ea:	1aea      	subs	r2, r5, r3
 800a4ec:	9b02      	ldr	r3, [sp, #8]
 800a4ee:	4293      	cmp	r3, r2
 800a4f0:	dd09      	ble.n	800a506 <_dtoa_r+0xb56>
 800a4f2:	ee18 1a10 	vmov	r1, s16
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	220a      	movs	r2, #10
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	f000 f8c2 	bl	800a684 <__multadd>
 800a500:	ee08 0a10 	vmov	s16, r0
 800a504:	e7e7      	b.n	800a4d6 <_dtoa_r+0xb26>
 800a506:	9b02      	ldr	r3, [sp, #8]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	bfc8      	it	gt
 800a50c:	461d      	movgt	r5, r3
 800a50e:	9b01      	ldr	r3, [sp, #4]
 800a510:	bfd8      	it	le
 800a512:	2501      	movle	r5, #1
 800a514:	441d      	add	r5, r3
 800a516:	f04f 0800 	mov.w	r8, #0
 800a51a:	ee18 1a10 	vmov	r1, s16
 800a51e:	2201      	movs	r2, #1
 800a520:	4620      	mov	r0, r4
 800a522:	f000 fa5f 	bl	800a9e4 <__lshift>
 800a526:	4631      	mov	r1, r6
 800a528:	ee08 0a10 	vmov	s16, r0
 800a52c:	f000 faca 	bl	800aac4 <__mcmp>
 800a530:	2800      	cmp	r0, #0
 800a532:	dc91      	bgt.n	800a458 <_dtoa_r+0xaa8>
 800a534:	d102      	bne.n	800a53c <_dtoa_r+0xb8c>
 800a536:	f01a 0f01 	tst.w	sl, #1
 800a53a:	d18d      	bne.n	800a458 <_dtoa_r+0xaa8>
 800a53c:	462b      	mov	r3, r5
 800a53e:	461d      	mov	r5, r3
 800a540:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a544:	2a30      	cmp	r2, #48	; 0x30
 800a546:	d0fa      	beq.n	800a53e <_dtoa_r+0xb8e>
 800a548:	e6d7      	b.n	800a2fa <_dtoa_r+0x94a>
 800a54a:	9a01      	ldr	r2, [sp, #4]
 800a54c:	429a      	cmp	r2, r3
 800a54e:	d184      	bne.n	800a45a <_dtoa_r+0xaaa>
 800a550:	9b00      	ldr	r3, [sp, #0]
 800a552:	3301      	adds	r3, #1
 800a554:	9300      	str	r3, [sp, #0]
 800a556:	2331      	movs	r3, #49	; 0x31
 800a558:	7013      	strb	r3, [r2, #0]
 800a55a:	e6ce      	b.n	800a2fa <_dtoa_r+0x94a>
 800a55c:	4b09      	ldr	r3, [pc, #36]	; (800a584 <_dtoa_r+0xbd4>)
 800a55e:	f7ff ba95 	b.w	8009a8c <_dtoa_r+0xdc>
 800a562:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a564:	2b00      	cmp	r3, #0
 800a566:	f47f aa6e 	bne.w	8009a46 <_dtoa_r+0x96>
 800a56a:	4b07      	ldr	r3, [pc, #28]	; (800a588 <_dtoa_r+0xbd8>)
 800a56c:	f7ff ba8e 	b.w	8009a8c <_dtoa_r+0xdc>
 800a570:	9b02      	ldr	r3, [sp, #8]
 800a572:	2b00      	cmp	r3, #0
 800a574:	dcae      	bgt.n	800a4d4 <_dtoa_r+0xb24>
 800a576:	9b06      	ldr	r3, [sp, #24]
 800a578:	2b02      	cmp	r3, #2
 800a57a:	f73f aea8 	bgt.w	800a2ce <_dtoa_r+0x91e>
 800a57e:	e7a9      	b.n	800a4d4 <_dtoa_r+0xb24>
 800a580:	0800be47 	.word	0x0800be47
 800a584:	0800bda4 	.word	0x0800bda4
 800a588:	0800bdc8 	.word	0x0800bdc8

0800a58c <_localeconv_r>:
 800a58c:	4800      	ldr	r0, [pc, #0]	; (800a590 <_localeconv_r+0x4>)
 800a58e:	4770      	bx	lr
 800a590:	20000164 	.word	0x20000164

0800a594 <malloc>:
 800a594:	4b02      	ldr	r3, [pc, #8]	; (800a5a0 <malloc+0xc>)
 800a596:	4601      	mov	r1, r0
 800a598:	6818      	ldr	r0, [r3, #0]
 800a59a:	f000 bc17 	b.w	800adcc <_malloc_r>
 800a59e:	bf00      	nop
 800a5a0:	20000010 	.word	0x20000010

0800a5a4 <memcpy>:
 800a5a4:	440a      	add	r2, r1
 800a5a6:	4291      	cmp	r1, r2
 800a5a8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a5ac:	d100      	bne.n	800a5b0 <memcpy+0xc>
 800a5ae:	4770      	bx	lr
 800a5b0:	b510      	push	{r4, lr}
 800a5b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a5ba:	4291      	cmp	r1, r2
 800a5bc:	d1f9      	bne.n	800a5b2 <memcpy+0xe>
 800a5be:	bd10      	pop	{r4, pc}

0800a5c0 <_Balloc>:
 800a5c0:	b570      	push	{r4, r5, r6, lr}
 800a5c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a5c4:	4604      	mov	r4, r0
 800a5c6:	460d      	mov	r5, r1
 800a5c8:	b976      	cbnz	r6, 800a5e8 <_Balloc+0x28>
 800a5ca:	2010      	movs	r0, #16
 800a5cc:	f7ff ffe2 	bl	800a594 <malloc>
 800a5d0:	4602      	mov	r2, r0
 800a5d2:	6260      	str	r0, [r4, #36]	; 0x24
 800a5d4:	b920      	cbnz	r0, 800a5e0 <_Balloc+0x20>
 800a5d6:	4b18      	ldr	r3, [pc, #96]	; (800a638 <_Balloc+0x78>)
 800a5d8:	4818      	ldr	r0, [pc, #96]	; (800a63c <_Balloc+0x7c>)
 800a5da:	2166      	movs	r1, #102	; 0x66
 800a5dc:	f000 fdd6 	bl	800b18c <__assert_func>
 800a5e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a5e4:	6006      	str	r6, [r0, #0]
 800a5e6:	60c6      	str	r6, [r0, #12]
 800a5e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a5ea:	68f3      	ldr	r3, [r6, #12]
 800a5ec:	b183      	cbz	r3, 800a610 <_Balloc+0x50>
 800a5ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a5f0:	68db      	ldr	r3, [r3, #12]
 800a5f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a5f6:	b9b8      	cbnz	r0, 800a628 <_Balloc+0x68>
 800a5f8:	2101      	movs	r1, #1
 800a5fa:	fa01 f605 	lsl.w	r6, r1, r5
 800a5fe:	1d72      	adds	r2, r6, #5
 800a600:	0092      	lsls	r2, r2, #2
 800a602:	4620      	mov	r0, r4
 800a604:	f000 fb60 	bl	800acc8 <_calloc_r>
 800a608:	b160      	cbz	r0, 800a624 <_Balloc+0x64>
 800a60a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a60e:	e00e      	b.n	800a62e <_Balloc+0x6e>
 800a610:	2221      	movs	r2, #33	; 0x21
 800a612:	2104      	movs	r1, #4
 800a614:	4620      	mov	r0, r4
 800a616:	f000 fb57 	bl	800acc8 <_calloc_r>
 800a61a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a61c:	60f0      	str	r0, [r6, #12]
 800a61e:	68db      	ldr	r3, [r3, #12]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d1e4      	bne.n	800a5ee <_Balloc+0x2e>
 800a624:	2000      	movs	r0, #0
 800a626:	bd70      	pop	{r4, r5, r6, pc}
 800a628:	6802      	ldr	r2, [r0, #0]
 800a62a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a62e:	2300      	movs	r3, #0
 800a630:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a634:	e7f7      	b.n	800a626 <_Balloc+0x66>
 800a636:	bf00      	nop
 800a638:	0800bdd5 	.word	0x0800bdd5
 800a63c:	0800be58 	.word	0x0800be58

0800a640 <_Bfree>:
 800a640:	b570      	push	{r4, r5, r6, lr}
 800a642:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a644:	4605      	mov	r5, r0
 800a646:	460c      	mov	r4, r1
 800a648:	b976      	cbnz	r6, 800a668 <_Bfree+0x28>
 800a64a:	2010      	movs	r0, #16
 800a64c:	f7ff ffa2 	bl	800a594 <malloc>
 800a650:	4602      	mov	r2, r0
 800a652:	6268      	str	r0, [r5, #36]	; 0x24
 800a654:	b920      	cbnz	r0, 800a660 <_Bfree+0x20>
 800a656:	4b09      	ldr	r3, [pc, #36]	; (800a67c <_Bfree+0x3c>)
 800a658:	4809      	ldr	r0, [pc, #36]	; (800a680 <_Bfree+0x40>)
 800a65a:	218a      	movs	r1, #138	; 0x8a
 800a65c:	f000 fd96 	bl	800b18c <__assert_func>
 800a660:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a664:	6006      	str	r6, [r0, #0]
 800a666:	60c6      	str	r6, [r0, #12]
 800a668:	b13c      	cbz	r4, 800a67a <_Bfree+0x3a>
 800a66a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a66c:	6862      	ldr	r2, [r4, #4]
 800a66e:	68db      	ldr	r3, [r3, #12]
 800a670:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a674:	6021      	str	r1, [r4, #0]
 800a676:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a67a:	bd70      	pop	{r4, r5, r6, pc}
 800a67c:	0800bdd5 	.word	0x0800bdd5
 800a680:	0800be58 	.word	0x0800be58

0800a684 <__multadd>:
 800a684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a688:	690d      	ldr	r5, [r1, #16]
 800a68a:	4607      	mov	r7, r0
 800a68c:	460c      	mov	r4, r1
 800a68e:	461e      	mov	r6, r3
 800a690:	f101 0c14 	add.w	ip, r1, #20
 800a694:	2000      	movs	r0, #0
 800a696:	f8dc 3000 	ldr.w	r3, [ip]
 800a69a:	b299      	uxth	r1, r3
 800a69c:	fb02 6101 	mla	r1, r2, r1, r6
 800a6a0:	0c1e      	lsrs	r6, r3, #16
 800a6a2:	0c0b      	lsrs	r3, r1, #16
 800a6a4:	fb02 3306 	mla	r3, r2, r6, r3
 800a6a8:	b289      	uxth	r1, r1
 800a6aa:	3001      	adds	r0, #1
 800a6ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a6b0:	4285      	cmp	r5, r0
 800a6b2:	f84c 1b04 	str.w	r1, [ip], #4
 800a6b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a6ba:	dcec      	bgt.n	800a696 <__multadd+0x12>
 800a6bc:	b30e      	cbz	r6, 800a702 <__multadd+0x7e>
 800a6be:	68a3      	ldr	r3, [r4, #8]
 800a6c0:	42ab      	cmp	r3, r5
 800a6c2:	dc19      	bgt.n	800a6f8 <__multadd+0x74>
 800a6c4:	6861      	ldr	r1, [r4, #4]
 800a6c6:	4638      	mov	r0, r7
 800a6c8:	3101      	adds	r1, #1
 800a6ca:	f7ff ff79 	bl	800a5c0 <_Balloc>
 800a6ce:	4680      	mov	r8, r0
 800a6d0:	b928      	cbnz	r0, 800a6de <__multadd+0x5a>
 800a6d2:	4602      	mov	r2, r0
 800a6d4:	4b0c      	ldr	r3, [pc, #48]	; (800a708 <__multadd+0x84>)
 800a6d6:	480d      	ldr	r0, [pc, #52]	; (800a70c <__multadd+0x88>)
 800a6d8:	21b5      	movs	r1, #181	; 0xb5
 800a6da:	f000 fd57 	bl	800b18c <__assert_func>
 800a6de:	6922      	ldr	r2, [r4, #16]
 800a6e0:	3202      	adds	r2, #2
 800a6e2:	f104 010c 	add.w	r1, r4, #12
 800a6e6:	0092      	lsls	r2, r2, #2
 800a6e8:	300c      	adds	r0, #12
 800a6ea:	f7ff ff5b 	bl	800a5a4 <memcpy>
 800a6ee:	4621      	mov	r1, r4
 800a6f0:	4638      	mov	r0, r7
 800a6f2:	f7ff ffa5 	bl	800a640 <_Bfree>
 800a6f6:	4644      	mov	r4, r8
 800a6f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a6fc:	3501      	adds	r5, #1
 800a6fe:	615e      	str	r6, [r3, #20]
 800a700:	6125      	str	r5, [r4, #16]
 800a702:	4620      	mov	r0, r4
 800a704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a708:	0800be47 	.word	0x0800be47
 800a70c:	0800be58 	.word	0x0800be58

0800a710 <__hi0bits>:
 800a710:	0c03      	lsrs	r3, r0, #16
 800a712:	041b      	lsls	r3, r3, #16
 800a714:	b9d3      	cbnz	r3, 800a74c <__hi0bits+0x3c>
 800a716:	0400      	lsls	r0, r0, #16
 800a718:	2310      	movs	r3, #16
 800a71a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a71e:	bf04      	itt	eq
 800a720:	0200      	lsleq	r0, r0, #8
 800a722:	3308      	addeq	r3, #8
 800a724:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a728:	bf04      	itt	eq
 800a72a:	0100      	lsleq	r0, r0, #4
 800a72c:	3304      	addeq	r3, #4
 800a72e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a732:	bf04      	itt	eq
 800a734:	0080      	lsleq	r0, r0, #2
 800a736:	3302      	addeq	r3, #2
 800a738:	2800      	cmp	r0, #0
 800a73a:	db05      	blt.n	800a748 <__hi0bits+0x38>
 800a73c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a740:	f103 0301 	add.w	r3, r3, #1
 800a744:	bf08      	it	eq
 800a746:	2320      	moveq	r3, #32
 800a748:	4618      	mov	r0, r3
 800a74a:	4770      	bx	lr
 800a74c:	2300      	movs	r3, #0
 800a74e:	e7e4      	b.n	800a71a <__hi0bits+0xa>

0800a750 <__lo0bits>:
 800a750:	6803      	ldr	r3, [r0, #0]
 800a752:	f013 0207 	ands.w	r2, r3, #7
 800a756:	4601      	mov	r1, r0
 800a758:	d00b      	beq.n	800a772 <__lo0bits+0x22>
 800a75a:	07da      	lsls	r2, r3, #31
 800a75c:	d423      	bmi.n	800a7a6 <__lo0bits+0x56>
 800a75e:	0798      	lsls	r0, r3, #30
 800a760:	bf49      	itett	mi
 800a762:	085b      	lsrmi	r3, r3, #1
 800a764:	089b      	lsrpl	r3, r3, #2
 800a766:	2001      	movmi	r0, #1
 800a768:	600b      	strmi	r3, [r1, #0]
 800a76a:	bf5c      	itt	pl
 800a76c:	600b      	strpl	r3, [r1, #0]
 800a76e:	2002      	movpl	r0, #2
 800a770:	4770      	bx	lr
 800a772:	b298      	uxth	r0, r3
 800a774:	b9a8      	cbnz	r0, 800a7a2 <__lo0bits+0x52>
 800a776:	0c1b      	lsrs	r3, r3, #16
 800a778:	2010      	movs	r0, #16
 800a77a:	b2da      	uxtb	r2, r3
 800a77c:	b90a      	cbnz	r2, 800a782 <__lo0bits+0x32>
 800a77e:	3008      	adds	r0, #8
 800a780:	0a1b      	lsrs	r3, r3, #8
 800a782:	071a      	lsls	r2, r3, #28
 800a784:	bf04      	itt	eq
 800a786:	091b      	lsreq	r3, r3, #4
 800a788:	3004      	addeq	r0, #4
 800a78a:	079a      	lsls	r2, r3, #30
 800a78c:	bf04      	itt	eq
 800a78e:	089b      	lsreq	r3, r3, #2
 800a790:	3002      	addeq	r0, #2
 800a792:	07da      	lsls	r2, r3, #31
 800a794:	d403      	bmi.n	800a79e <__lo0bits+0x4e>
 800a796:	085b      	lsrs	r3, r3, #1
 800a798:	f100 0001 	add.w	r0, r0, #1
 800a79c:	d005      	beq.n	800a7aa <__lo0bits+0x5a>
 800a79e:	600b      	str	r3, [r1, #0]
 800a7a0:	4770      	bx	lr
 800a7a2:	4610      	mov	r0, r2
 800a7a4:	e7e9      	b.n	800a77a <__lo0bits+0x2a>
 800a7a6:	2000      	movs	r0, #0
 800a7a8:	4770      	bx	lr
 800a7aa:	2020      	movs	r0, #32
 800a7ac:	4770      	bx	lr
	...

0800a7b0 <__i2b>:
 800a7b0:	b510      	push	{r4, lr}
 800a7b2:	460c      	mov	r4, r1
 800a7b4:	2101      	movs	r1, #1
 800a7b6:	f7ff ff03 	bl	800a5c0 <_Balloc>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	b928      	cbnz	r0, 800a7ca <__i2b+0x1a>
 800a7be:	4b05      	ldr	r3, [pc, #20]	; (800a7d4 <__i2b+0x24>)
 800a7c0:	4805      	ldr	r0, [pc, #20]	; (800a7d8 <__i2b+0x28>)
 800a7c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a7c6:	f000 fce1 	bl	800b18c <__assert_func>
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	6144      	str	r4, [r0, #20]
 800a7ce:	6103      	str	r3, [r0, #16]
 800a7d0:	bd10      	pop	{r4, pc}
 800a7d2:	bf00      	nop
 800a7d4:	0800be47 	.word	0x0800be47
 800a7d8:	0800be58 	.word	0x0800be58

0800a7dc <__multiply>:
 800a7dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7e0:	4691      	mov	r9, r2
 800a7e2:	690a      	ldr	r2, [r1, #16]
 800a7e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a7e8:	429a      	cmp	r2, r3
 800a7ea:	bfb8      	it	lt
 800a7ec:	460b      	movlt	r3, r1
 800a7ee:	460c      	mov	r4, r1
 800a7f0:	bfbc      	itt	lt
 800a7f2:	464c      	movlt	r4, r9
 800a7f4:	4699      	movlt	r9, r3
 800a7f6:	6927      	ldr	r7, [r4, #16]
 800a7f8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a7fc:	68a3      	ldr	r3, [r4, #8]
 800a7fe:	6861      	ldr	r1, [r4, #4]
 800a800:	eb07 060a 	add.w	r6, r7, sl
 800a804:	42b3      	cmp	r3, r6
 800a806:	b085      	sub	sp, #20
 800a808:	bfb8      	it	lt
 800a80a:	3101      	addlt	r1, #1
 800a80c:	f7ff fed8 	bl	800a5c0 <_Balloc>
 800a810:	b930      	cbnz	r0, 800a820 <__multiply+0x44>
 800a812:	4602      	mov	r2, r0
 800a814:	4b44      	ldr	r3, [pc, #272]	; (800a928 <__multiply+0x14c>)
 800a816:	4845      	ldr	r0, [pc, #276]	; (800a92c <__multiply+0x150>)
 800a818:	f240 115d 	movw	r1, #349	; 0x15d
 800a81c:	f000 fcb6 	bl	800b18c <__assert_func>
 800a820:	f100 0514 	add.w	r5, r0, #20
 800a824:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a828:	462b      	mov	r3, r5
 800a82a:	2200      	movs	r2, #0
 800a82c:	4543      	cmp	r3, r8
 800a82e:	d321      	bcc.n	800a874 <__multiply+0x98>
 800a830:	f104 0314 	add.w	r3, r4, #20
 800a834:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a838:	f109 0314 	add.w	r3, r9, #20
 800a83c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a840:	9202      	str	r2, [sp, #8]
 800a842:	1b3a      	subs	r2, r7, r4
 800a844:	3a15      	subs	r2, #21
 800a846:	f022 0203 	bic.w	r2, r2, #3
 800a84a:	3204      	adds	r2, #4
 800a84c:	f104 0115 	add.w	r1, r4, #21
 800a850:	428f      	cmp	r7, r1
 800a852:	bf38      	it	cc
 800a854:	2204      	movcc	r2, #4
 800a856:	9201      	str	r2, [sp, #4]
 800a858:	9a02      	ldr	r2, [sp, #8]
 800a85a:	9303      	str	r3, [sp, #12]
 800a85c:	429a      	cmp	r2, r3
 800a85e:	d80c      	bhi.n	800a87a <__multiply+0x9e>
 800a860:	2e00      	cmp	r6, #0
 800a862:	dd03      	ble.n	800a86c <__multiply+0x90>
 800a864:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d05a      	beq.n	800a922 <__multiply+0x146>
 800a86c:	6106      	str	r6, [r0, #16]
 800a86e:	b005      	add	sp, #20
 800a870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a874:	f843 2b04 	str.w	r2, [r3], #4
 800a878:	e7d8      	b.n	800a82c <__multiply+0x50>
 800a87a:	f8b3 a000 	ldrh.w	sl, [r3]
 800a87e:	f1ba 0f00 	cmp.w	sl, #0
 800a882:	d024      	beq.n	800a8ce <__multiply+0xf2>
 800a884:	f104 0e14 	add.w	lr, r4, #20
 800a888:	46a9      	mov	r9, r5
 800a88a:	f04f 0c00 	mov.w	ip, #0
 800a88e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a892:	f8d9 1000 	ldr.w	r1, [r9]
 800a896:	fa1f fb82 	uxth.w	fp, r2
 800a89a:	b289      	uxth	r1, r1
 800a89c:	fb0a 110b 	mla	r1, sl, fp, r1
 800a8a0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a8a4:	f8d9 2000 	ldr.w	r2, [r9]
 800a8a8:	4461      	add	r1, ip
 800a8aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a8ae:	fb0a c20b 	mla	r2, sl, fp, ip
 800a8b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a8b6:	b289      	uxth	r1, r1
 800a8b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a8bc:	4577      	cmp	r7, lr
 800a8be:	f849 1b04 	str.w	r1, [r9], #4
 800a8c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a8c6:	d8e2      	bhi.n	800a88e <__multiply+0xb2>
 800a8c8:	9a01      	ldr	r2, [sp, #4]
 800a8ca:	f845 c002 	str.w	ip, [r5, r2]
 800a8ce:	9a03      	ldr	r2, [sp, #12]
 800a8d0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a8d4:	3304      	adds	r3, #4
 800a8d6:	f1b9 0f00 	cmp.w	r9, #0
 800a8da:	d020      	beq.n	800a91e <__multiply+0x142>
 800a8dc:	6829      	ldr	r1, [r5, #0]
 800a8de:	f104 0c14 	add.w	ip, r4, #20
 800a8e2:	46ae      	mov	lr, r5
 800a8e4:	f04f 0a00 	mov.w	sl, #0
 800a8e8:	f8bc b000 	ldrh.w	fp, [ip]
 800a8ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a8f0:	fb09 220b 	mla	r2, r9, fp, r2
 800a8f4:	4492      	add	sl, r2
 800a8f6:	b289      	uxth	r1, r1
 800a8f8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a8fc:	f84e 1b04 	str.w	r1, [lr], #4
 800a900:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a904:	f8be 1000 	ldrh.w	r1, [lr]
 800a908:	0c12      	lsrs	r2, r2, #16
 800a90a:	fb09 1102 	mla	r1, r9, r2, r1
 800a90e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a912:	4567      	cmp	r7, ip
 800a914:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a918:	d8e6      	bhi.n	800a8e8 <__multiply+0x10c>
 800a91a:	9a01      	ldr	r2, [sp, #4]
 800a91c:	50a9      	str	r1, [r5, r2]
 800a91e:	3504      	adds	r5, #4
 800a920:	e79a      	b.n	800a858 <__multiply+0x7c>
 800a922:	3e01      	subs	r6, #1
 800a924:	e79c      	b.n	800a860 <__multiply+0x84>
 800a926:	bf00      	nop
 800a928:	0800be47 	.word	0x0800be47
 800a92c:	0800be58 	.word	0x0800be58

0800a930 <__pow5mult>:
 800a930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a934:	4615      	mov	r5, r2
 800a936:	f012 0203 	ands.w	r2, r2, #3
 800a93a:	4606      	mov	r6, r0
 800a93c:	460f      	mov	r7, r1
 800a93e:	d007      	beq.n	800a950 <__pow5mult+0x20>
 800a940:	4c25      	ldr	r4, [pc, #148]	; (800a9d8 <__pow5mult+0xa8>)
 800a942:	3a01      	subs	r2, #1
 800a944:	2300      	movs	r3, #0
 800a946:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a94a:	f7ff fe9b 	bl	800a684 <__multadd>
 800a94e:	4607      	mov	r7, r0
 800a950:	10ad      	asrs	r5, r5, #2
 800a952:	d03d      	beq.n	800a9d0 <__pow5mult+0xa0>
 800a954:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a956:	b97c      	cbnz	r4, 800a978 <__pow5mult+0x48>
 800a958:	2010      	movs	r0, #16
 800a95a:	f7ff fe1b 	bl	800a594 <malloc>
 800a95e:	4602      	mov	r2, r0
 800a960:	6270      	str	r0, [r6, #36]	; 0x24
 800a962:	b928      	cbnz	r0, 800a970 <__pow5mult+0x40>
 800a964:	4b1d      	ldr	r3, [pc, #116]	; (800a9dc <__pow5mult+0xac>)
 800a966:	481e      	ldr	r0, [pc, #120]	; (800a9e0 <__pow5mult+0xb0>)
 800a968:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a96c:	f000 fc0e 	bl	800b18c <__assert_func>
 800a970:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a974:	6004      	str	r4, [r0, #0]
 800a976:	60c4      	str	r4, [r0, #12]
 800a978:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a97c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a980:	b94c      	cbnz	r4, 800a996 <__pow5mult+0x66>
 800a982:	f240 2171 	movw	r1, #625	; 0x271
 800a986:	4630      	mov	r0, r6
 800a988:	f7ff ff12 	bl	800a7b0 <__i2b>
 800a98c:	2300      	movs	r3, #0
 800a98e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a992:	4604      	mov	r4, r0
 800a994:	6003      	str	r3, [r0, #0]
 800a996:	f04f 0900 	mov.w	r9, #0
 800a99a:	07eb      	lsls	r3, r5, #31
 800a99c:	d50a      	bpl.n	800a9b4 <__pow5mult+0x84>
 800a99e:	4639      	mov	r1, r7
 800a9a0:	4622      	mov	r2, r4
 800a9a2:	4630      	mov	r0, r6
 800a9a4:	f7ff ff1a 	bl	800a7dc <__multiply>
 800a9a8:	4639      	mov	r1, r7
 800a9aa:	4680      	mov	r8, r0
 800a9ac:	4630      	mov	r0, r6
 800a9ae:	f7ff fe47 	bl	800a640 <_Bfree>
 800a9b2:	4647      	mov	r7, r8
 800a9b4:	106d      	asrs	r5, r5, #1
 800a9b6:	d00b      	beq.n	800a9d0 <__pow5mult+0xa0>
 800a9b8:	6820      	ldr	r0, [r4, #0]
 800a9ba:	b938      	cbnz	r0, 800a9cc <__pow5mult+0x9c>
 800a9bc:	4622      	mov	r2, r4
 800a9be:	4621      	mov	r1, r4
 800a9c0:	4630      	mov	r0, r6
 800a9c2:	f7ff ff0b 	bl	800a7dc <__multiply>
 800a9c6:	6020      	str	r0, [r4, #0]
 800a9c8:	f8c0 9000 	str.w	r9, [r0]
 800a9cc:	4604      	mov	r4, r0
 800a9ce:	e7e4      	b.n	800a99a <__pow5mult+0x6a>
 800a9d0:	4638      	mov	r0, r7
 800a9d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9d6:	bf00      	nop
 800a9d8:	0800bfa8 	.word	0x0800bfa8
 800a9dc:	0800bdd5 	.word	0x0800bdd5
 800a9e0:	0800be58 	.word	0x0800be58

0800a9e4 <__lshift>:
 800a9e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9e8:	460c      	mov	r4, r1
 800a9ea:	6849      	ldr	r1, [r1, #4]
 800a9ec:	6923      	ldr	r3, [r4, #16]
 800a9ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a9f2:	68a3      	ldr	r3, [r4, #8]
 800a9f4:	4607      	mov	r7, r0
 800a9f6:	4691      	mov	r9, r2
 800a9f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a9fc:	f108 0601 	add.w	r6, r8, #1
 800aa00:	42b3      	cmp	r3, r6
 800aa02:	db0b      	blt.n	800aa1c <__lshift+0x38>
 800aa04:	4638      	mov	r0, r7
 800aa06:	f7ff fddb 	bl	800a5c0 <_Balloc>
 800aa0a:	4605      	mov	r5, r0
 800aa0c:	b948      	cbnz	r0, 800aa22 <__lshift+0x3e>
 800aa0e:	4602      	mov	r2, r0
 800aa10:	4b2a      	ldr	r3, [pc, #168]	; (800aabc <__lshift+0xd8>)
 800aa12:	482b      	ldr	r0, [pc, #172]	; (800aac0 <__lshift+0xdc>)
 800aa14:	f240 11d9 	movw	r1, #473	; 0x1d9
 800aa18:	f000 fbb8 	bl	800b18c <__assert_func>
 800aa1c:	3101      	adds	r1, #1
 800aa1e:	005b      	lsls	r3, r3, #1
 800aa20:	e7ee      	b.n	800aa00 <__lshift+0x1c>
 800aa22:	2300      	movs	r3, #0
 800aa24:	f100 0114 	add.w	r1, r0, #20
 800aa28:	f100 0210 	add.w	r2, r0, #16
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	4553      	cmp	r3, sl
 800aa30:	db37      	blt.n	800aaa2 <__lshift+0xbe>
 800aa32:	6920      	ldr	r0, [r4, #16]
 800aa34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aa38:	f104 0314 	add.w	r3, r4, #20
 800aa3c:	f019 091f 	ands.w	r9, r9, #31
 800aa40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aa44:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800aa48:	d02f      	beq.n	800aaaa <__lshift+0xc6>
 800aa4a:	f1c9 0e20 	rsb	lr, r9, #32
 800aa4e:	468a      	mov	sl, r1
 800aa50:	f04f 0c00 	mov.w	ip, #0
 800aa54:	681a      	ldr	r2, [r3, #0]
 800aa56:	fa02 f209 	lsl.w	r2, r2, r9
 800aa5a:	ea42 020c 	orr.w	r2, r2, ip
 800aa5e:	f84a 2b04 	str.w	r2, [sl], #4
 800aa62:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa66:	4298      	cmp	r0, r3
 800aa68:	fa22 fc0e 	lsr.w	ip, r2, lr
 800aa6c:	d8f2      	bhi.n	800aa54 <__lshift+0x70>
 800aa6e:	1b03      	subs	r3, r0, r4
 800aa70:	3b15      	subs	r3, #21
 800aa72:	f023 0303 	bic.w	r3, r3, #3
 800aa76:	3304      	adds	r3, #4
 800aa78:	f104 0215 	add.w	r2, r4, #21
 800aa7c:	4290      	cmp	r0, r2
 800aa7e:	bf38      	it	cc
 800aa80:	2304      	movcc	r3, #4
 800aa82:	f841 c003 	str.w	ip, [r1, r3]
 800aa86:	f1bc 0f00 	cmp.w	ip, #0
 800aa8a:	d001      	beq.n	800aa90 <__lshift+0xac>
 800aa8c:	f108 0602 	add.w	r6, r8, #2
 800aa90:	3e01      	subs	r6, #1
 800aa92:	4638      	mov	r0, r7
 800aa94:	612e      	str	r6, [r5, #16]
 800aa96:	4621      	mov	r1, r4
 800aa98:	f7ff fdd2 	bl	800a640 <_Bfree>
 800aa9c:	4628      	mov	r0, r5
 800aa9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aaa2:	f842 0f04 	str.w	r0, [r2, #4]!
 800aaa6:	3301      	adds	r3, #1
 800aaa8:	e7c1      	b.n	800aa2e <__lshift+0x4a>
 800aaaa:	3904      	subs	r1, #4
 800aaac:	f853 2b04 	ldr.w	r2, [r3], #4
 800aab0:	f841 2f04 	str.w	r2, [r1, #4]!
 800aab4:	4298      	cmp	r0, r3
 800aab6:	d8f9      	bhi.n	800aaac <__lshift+0xc8>
 800aab8:	e7ea      	b.n	800aa90 <__lshift+0xac>
 800aaba:	bf00      	nop
 800aabc:	0800be47 	.word	0x0800be47
 800aac0:	0800be58 	.word	0x0800be58

0800aac4 <__mcmp>:
 800aac4:	b530      	push	{r4, r5, lr}
 800aac6:	6902      	ldr	r2, [r0, #16]
 800aac8:	690c      	ldr	r4, [r1, #16]
 800aaca:	1b12      	subs	r2, r2, r4
 800aacc:	d10e      	bne.n	800aaec <__mcmp+0x28>
 800aace:	f100 0314 	add.w	r3, r0, #20
 800aad2:	3114      	adds	r1, #20
 800aad4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800aad8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800aadc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800aae0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800aae4:	42a5      	cmp	r5, r4
 800aae6:	d003      	beq.n	800aaf0 <__mcmp+0x2c>
 800aae8:	d305      	bcc.n	800aaf6 <__mcmp+0x32>
 800aaea:	2201      	movs	r2, #1
 800aaec:	4610      	mov	r0, r2
 800aaee:	bd30      	pop	{r4, r5, pc}
 800aaf0:	4283      	cmp	r3, r0
 800aaf2:	d3f3      	bcc.n	800aadc <__mcmp+0x18>
 800aaf4:	e7fa      	b.n	800aaec <__mcmp+0x28>
 800aaf6:	f04f 32ff 	mov.w	r2, #4294967295
 800aafa:	e7f7      	b.n	800aaec <__mcmp+0x28>

0800aafc <__mdiff>:
 800aafc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab00:	460c      	mov	r4, r1
 800ab02:	4606      	mov	r6, r0
 800ab04:	4611      	mov	r1, r2
 800ab06:	4620      	mov	r0, r4
 800ab08:	4690      	mov	r8, r2
 800ab0a:	f7ff ffdb 	bl	800aac4 <__mcmp>
 800ab0e:	1e05      	subs	r5, r0, #0
 800ab10:	d110      	bne.n	800ab34 <__mdiff+0x38>
 800ab12:	4629      	mov	r1, r5
 800ab14:	4630      	mov	r0, r6
 800ab16:	f7ff fd53 	bl	800a5c0 <_Balloc>
 800ab1a:	b930      	cbnz	r0, 800ab2a <__mdiff+0x2e>
 800ab1c:	4b3a      	ldr	r3, [pc, #232]	; (800ac08 <__mdiff+0x10c>)
 800ab1e:	4602      	mov	r2, r0
 800ab20:	f240 2132 	movw	r1, #562	; 0x232
 800ab24:	4839      	ldr	r0, [pc, #228]	; (800ac0c <__mdiff+0x110>)
 800ab26:	f000 fb31 	bl	800b18c <__assert_func>
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ab30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab34:	bfa4      	itt	ge
 800ab36:	4643      	movge	r3, r8
 800ab38:	46a0      	movge	r8, r4
 800ab3a:	4630      	mov	r0, r6
 800ab3c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ab40:	bfa6      	itte	ge
 800ab42:	461c      	movge	r4, r3
 800ab44:	2500      	movge	r5, #0
 800ab46:	2501      	movlt	r5, #1
 800ab48:	f7ff fd3a 	bl	800a5c0 <_Balloc>
 800ab4c:	b920      	cbnz	r0, 800ab58 <__mdiff+0x5c>
 800ab4e:	4b2e      	ldr	r3, [pc, #184]	; (800ac08 <__mdiff+0x10c>)
 800ab50:	4602      	mov	r2, r0
 800ab52:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ab56:	e7e5      	b.n	800ab24 <__mdiff+0x28>
 800ab58:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ab5c:	6926      	ldr	r6, [r4, #16]
 800ab5e:	60c5      	str	r5, [r0, #12]
 800ab60:	f104 0914 	add.w	r9, r4, #20
 800ab64:	f108 0514 	add.w	r5, r8, #20
 800ab68:	f100 0e14 	add.w	lr, r0, #20
 800ab6c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ab70:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ab74:	f108 0210 	add.w	r2, r8, #16
 800ab78:	46f2      	mov	sl, lr
 800ab7a:	2100      	movs	r1, #0
 800ab7c:	f859 3b04 	ldr.w	r3, [r9], #4
 800ab80:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ab84:	fa1f f883 	uxth.w	r8, r3
 800ab88:	fa11 f18b 	uxtah	r1, r1, fp
 800ab8c:	0c1b      	lsrs	r3, r3, #16
 800ab8e:	eba1 0808 	sub.w	r8, r1, r8
 800ab92:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ab96:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ab9a:	fa1f f888 	uxth.w	r8, r8
 800ab9e:	1419      	asrs	r1, r3, #16
 800aba0:	454e      	cmp	r6, r9
 800aba2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800aba6:	f84a 3b04 	str.w	r3, [sl], #4
 800abaa:	d8e7      	bhi.n	800ab7c <__mdiff+0x80>
 800abac:	1b33      	subs	r3, r6, r4
 800abae:	3b15      	subs	r3, #21
 800abb0:	f023 0303 	bic.w	r3, r3, #3
 800abb4:	3304      	adds	r3, #4
 800abb6:	3415      	adds	r4, #21
 800abb8:	42a6      	cmp	r6, r4
 800abba:	bf38      	it	cc
 800abbc:	2304      	movcc	r3, #4
 800abbe:	441d      	add	r5, r3
 800abc0:	4473      	add	r3, lr
 800abc2:	469e      	mov	lr, r3
 800abc4:	462e      	mov	r6, r5
 800abc6:	4566      	cmp	r6, ip
 800abc8:	d30e      	bcc.n	800abe8 <__mdiff+0xec>
 800abca:	f10c 0203 	add.w	r2, ip, #3
 800abce:	1b52      	subs	r2, r2, r5
 800abd0:	f022 0203 	bic.w	r2, r2, #3
 800abd4:	3d03      	subs	r5, #3
 800abd6:	45ac      	cmp	ip, r5
 800abd8:	bf38      	it	cc
 800abda:	2200      	movcc	r2, #0
 800abdc:	441a      	add	r2, r3
 800abde:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800abe2:	b17b      	cbz	r3, 800ac04 <__mdiff+0x108>
 800abe4:	6107      	str	r7, [r0, #16]
 800abe6:	e7a3      	b.n	800ab30 <__mdiff+0x34>
 800abe8:	f856 8b04 	ldr.w	r8, [r6], #4
 800abec:	fa11 f288 	uxtah	r2, r1, r8
 800abf0:	1414      	asrs	r4, r2, #16
 800abf2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800abf6:	b292      	uxth	r2, r2
 800abf8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800abfc:	f84e 2b04 	str.w	r2, [lr], #4
 800ac00:	1421      	asrs	r1, r4, #16
 800ac02:	e7e0      	b.n	800abc6 <__mdiff+0xca>
 800ac04:	3f01      	subs	r7, #1
 800ac06:	e7ea      	b.n	800abde <__mdiff+0xe2>
 800ac08:	0800be47 	.word	0x0800be47
 800ac0c:	0800be58 	.word	0x0800be58

0800ac10 <__d2b>:
 800ac10:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac14:	4689      	mov	r9, r1
 800ac16:	2101      	movs	r1, #1
 800ac18:	ec57 6b10 	vmov	r6, r7, d0
 800ac1c:	4690      	mov	r8, r2
 800ac1e:	f7ff fccf 	bl	800a5c0 <_Balloc>
 800ac22:	4604      	mov	r4, r0
 800ac24:	b930      	cbnz	r0, 800ac34 <__d2b+0x24>
 800ac26:	4602      	mov	r2, r0
 800ac28:	4b25      	ldr	r3, [pc, #148]	; (800acc0 <__d2b+0xb0>)
 800ac2a:	4826      	ldr	r0, [pc, #152]	; (800acc4 <__d2b+0xb4>)
 800ac2c:	f240 310a 	movw	r1, #778	; 0x30a
 800ac30:	f000 faac 	bl	800b18c <__assert_func>
 800ac34:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ac38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ac3c:	bb35      	cbnz	r5, 800ac8c <__d2b+0x7c>
 800ac3e:	2e00      	cmp	r6, #0
 800ac40:	9301      	str	r3, [sp, #4]
 800ac42:	d028      	beq.n	800ac96 <__d2b+0x86>
 800ac44:	4668      	mov	r0, sp
 800ac46:	9600      	str	r6, [sp, #0]
 800ac48:	f7ff fd82 	bl	800a750 <__lo0bits>
 800ac4c:	9900      	ldr	r1, [sp, #0]
 800ac4e:	b300      	cbz	r0, 800ac92 <__d2b+0x82>
 800ac50:	9a01      	ldr	r2, [sp, #4]
 800ac52:	f1c0 0320 	rsb	r3, r0, #32
 800ac56:	fa02 f303 	lsl.w	r3, r2, r3
 800ac5a:	430b      	orrs	r3, r1
 800ac5c:	40c2      	lsrs	r2, r0
 800ac5e:	6163      	str	r3, [r4, #20]
 800ac60:	9201      	str	r2, [sp, #4]
 800ac62:	9b01      	ldr	r3, [sp, #4]
 800ac64:	61a3      	str	r3, [r4, #24]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	bf14      	ite	ne
 800ac6a:	2202      	movne	r2, #2
 800ac6c:	2201      	moveq	r2, #1
 800ac6e:	6122      	str	r2, [r4, #16]
 800ac70:	b1d5      	cbz	r5, 800aca8 <__d2b+0x98>
 800ac72:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ac76:	4405      	add	r5, r0
 800ac78:	f8c9 5000 	str.w	r5, [r9]
 800ac7c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ac80:	f8c8 0000 	str.w	r0, [r8]
 800ac84:	4620      	mov	r0, r4
 800ac86:	b003      	add	sp, #12
 800ac88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ac90:	e7d5      	b.n	800ac3e <__d2b+0x2e>
 800ac92:	6161      	str	r1, [r4, #20]
 800ac94:	e7e5      	b.n	800ac62 <__d2b+0x52>
 800ac96:	a801      	add	r0, sp, #4
 800ac98:	f7ff fd5a 	bl	800a750 <__lo0bits>
 800ac9c:	9b01      	ldr	r3, [sp, #4]
 800ac9e:	6163      	str	r3, [r4, #20]
 800aca0:	2201      	movs	r2, #1
 800aca2:	6122      	str	r2, [r4, #16]
 800aca4:	3020      	adds	r0, #32
 800aca6:	e7e3      	b.n	800ac70 <__d2b+0x60>
 800aca8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800acac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800acb0:	f8c9 0000 	str.w	r0, [r9]
 800acb4:	6918      	ldr	r0, [r3, #16]
 800acb6:	f7ff fd2b 	bl	800a710 <__hi0bits>
 800acba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800acbe:	e7df      	b.n	800ac80 <__d2b+0x70>
 800acc0:	0800be47 	.word	0x0800be47
 800acc4:	0800be58 	.word	0x0800be58

0800acc8 <_calloc_r>:
 800acc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800acca:	fba1 2402 	umull	r2, r4, r1, r2
 800acce:	b94c      	cbnz	r4, 800ace4 <_calloc_r+0x1c>
 800acd0:	4611      	mov	r1, r2
 800acd2:	9201      	str	r2, [sp, #4]
 800acd4:	f000 f87a 	bl	800adcc <_malloc_r>
 800acd8:	9a01      	ldr	r2, [sp, #4]
 800acda:	4605      	mov	r5, r0
 800acdc:	b930      	cbnz	r0, 800acec <_calloc_r+0x24>
 800acde:	4628      	mov	r0, r5
 800ace0:	b003      	add	sp, #12
 800ace2:	bd30      	pop	{r4, r5, pc}
 800ace4:	220c      	movs	r2, #12
 800ace6:	6002      	str	r2, [r0, #0]
 800ace8:	2500      	movs	r5, #0
 800acea:	e7f8      	b.n	800acde <_calloc_r+0x16>
 800acec:	4621      	mov	r1, r4
 800acee:	f7fe f93f 	bl	8008f70 <memset>
 800acf2:	e7f4      	b.n	800acde <_calloc_r+0x16>

0800acf4 <_free_r>:
 800acf4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800acf6:	2900      	cmp	r1, #0
 800acf8:	d044      	beq.n	800ad84 <_free_r+0x90>
 800acfa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acfe:	9001      	str	r0, [sp, #4]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	f1a1 0404 	sub.w	r4, r1, #4
 800ad06:	bfb8      	it	lt
 800ad08:	18e4      	addlt	r4, r4, r3
 800ad0a:	f000 fa9b 	bl	800b244 <__malloc_lock>
 800ad0e:	4a1e      	ldr	r2, [pc, #120]	; (800ad88 <_free_r+0x94>)
 800ad10:	9801      	ldr	r0, [sp, #4]
 800ad12:	6813      	ldr	r3, [r2, #0]
 800ad14:	b933      	cbnz	r3, 800ad24 <_free_r+0x30>
 800ad16:	6063      	str	r3, [r4, #4]
 800ad18:	6014      	str	r4, [r2, #0]
 800ad1a:	b003      	add	sp, #12
 800ad1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad20:	f000 ba96 	b.w	800b250 <__malloc_unlock>
 800ad24:	42a3      	cmp	r3, r4
 800ad26:	d908      	bls.n	800ad3a <_free_r+0x46>
 800ad28:	6825      	ldr	r5, [r4, #0]
 800ad2a:	1961      	adds	r1, r4, r5
 800ad2c:	428b      	cmp	r3, r1
 800ad2e:	bf01      	itttt	eq
 800ad30:	6819      	ldreq	r1, [r3, #0]
 800ad32:	685b      	ldreq	r3, [r3, #4]
 800ad34:	1949      	addeq	r1, r1, r5
 800ad36:	6021      	streq	r1, [r4, #0]
 800ad38:	e7ed      	b.n	800ad16 <_free_r+0x22>
 800ad3a:	461a      	mov	r2, r3
 800ad3c:	685b      	ldr	r3, [r3, #4]
 800ad3e:	b10b      	cbz	r3, 800ad44 <_free_r+0x50>
 800ad40:	42a3      	cmp	r3, r4
 800ad42:	d9fa      	bls.n	800ad3a <_free_r+0x46>
 800ad44:	6811      	ldr	r1, [r2, #0]
 800ad46:	1855      	adds	r5, r2, r1
 800ad48:	42a5      	cmp	r5, r4
 800ad4a:	d10b      	bne.n	800ad64 <_free_r+0x70>
 800ad4c:	6824      	ldr	r4, [r4, #0]
 800ad4e:	4421      	add	r1, r4
 800ad50:	1854      	adds	r4, r2, r1
 800ad52:	42a3      	cmp	r3, r4
 800ad54:	6011      	str	r1, [r2, #0]
 800ad56:	d1e0      	bne.n	800ad1a <_free_r+0x26>
 800ad58:	681c      	ldr	r4, [r3, #0]
 800ad5a:	685b      	ldr	r3, [r3, #4]
 800ad5c:	6053      	str	r3, [r2, #4]
 800ad5e:	4421      	add	r1, r4
 800ad60:	6011      	str	r1, [r2, #0]
 800ad62:	e7da      	b.n	800ad1a <_free_r+0x26>
 800ad64:	d902      	bls.n	800ad6c <_free_r+0x78>
 800ad66:	230c      	movs	r3, #12
 800ad68:	6003      	str	r3, [r0, #0]
 800ad6a:	e7d6      	b.n	800ad1a <_free_r+0x26>
 800ad6c:	6825      	ldr	r5, [r4, #0]
 800ad6e:	1961      	adds	r1, r4, r5
 800ad70:	428b      	cmp	r3, r1
 800ad72:	bf04      	itt	eq
 800ad74:	6819      	ldreq	r1, [r3, #0]
 800ad76:	685b      	ldreq	r3, [r3, #4]
 800ad78:	6063      	str	r3, [r4, #4]
 800ad7a:	bf04      	itt	eq
 800ad7c:	1949      	addeq	r1, r1, r5
 800ad7e:	6021      	streq	r1, [r4, #0]
 800ad80:	6054      	str	r4, [r2, #4]
 800ad82:	e7ca      	b.n	800ad1a <_free_r+0x26>
 800ad84:	b003      	add	sp, #12
 800ad86:	bd30      	pop	{r4, r5, pc}
 800ad88:	2003b210 	.word	0x2003b210

0800ad8c <sbrk_aligned>:
 800ad8c:	b570      	push	{r4, r5, r6, lr}
 800ad8e:	4e0e      	ldr	r6, [pc, #56]	; (800adc8 <sbrk_aligned+0x3c>)
 800ad90:	460c      	mov	r4, r1
 800ad92:	6831      	ldr	r1, [r6, #0]
 800ad94:	4605      	mov	r5, r0
 800ad96:	b911      	cbnz	r1, 800ad9e <sbrk_aligned+0x12>
 800ad98:	f000 f9e8 	bl	800b16c <_sbrk_r>
 800ad9c:	6030      	str	r0, [r6, #0]
 800ad9e:	4621      	mov	r1, r4
 800ada0:	4628      	mov	r0, r5
 800ada2:	f000 f9e3 	bl	800b16c <_sbrk_r>
 800ada6:	1c43      	adds	r3, r0, #1
 800ada8:	d00a      	beq.n	800adc0 <sbrk_aligned+0x34>
 800adaa:	1cc4      	adds	r4, r0, #3
 800adac:	f024 0403 	bic.w	r4, r4, #3
 800adb0:	42a0      	cmp	r0, r4
 800adb2:	d007      	beq.n	800adc4 <sbrk_aligned+0x38>
 800adb4:	1a21      	subs	r1, r4, r0
 800adb6:	4628      	mov	r0, r5
 800adb8:	f000 f9d8 	bl	800b16c <_sbrk_r>
 800adbc:	3001      	adds	r0, #1
 800adbe:	d101      	bne.n	800adc4 <sbrk_aligned+0x38>
 800adc0:	f04f 34ff 	mov.w	r4, #4294967295
 800adc4:	4620      	mov	r0, r4
 800adc6:	bd70      	pop	{r4, r5, r6, pc}
 800adc8:	2003b214 	.word	0x2003b214

0800adcc <_malloc_r>:
 800adcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800add0:	1ccd      	adds	r5, r1, #3
 800add2:	f025 0503 	bic.w	r5, r5, #3
 800add6:	3508      	adds	r5, #8
 800add8:	2d0c      	cmp	r5, #12
 800adda:	bf38      	it	cc
 800addc:	250c      	movcc	r5, #12
 800adde:	2d00      	cmp	r5, #0
 800ade0:	4607      	mov	r7, r0
 800ade2:	db01      	blt.n	800ade8 <_malloc_r+0x1c>
 800ade4:	42a9      	cmp	r1, r5
 800ade6:	d905      	bls.n	800adf4 <_malloc_r+0x28>
 800ade8:	230c      	movs	r3, #12
 800adea:	603b      	str	r3, [r7, #0]
 800adec:	2600      	movs	r6, #0
 800adee:	4630      	mov	r0, r6
 800adf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adf4:	4e2e      	ldr	r6, [pc, #184]	; (800aeb0 <_malloc_r+0xe4>)
 800adf6:	f000 fa25 	bl	800b244 <__malloc_lock>
 800adfa:	6833      	ldr	r3, [r6, #0]
 800adfc:	461c      	mov	r4, r3
 800adfe:	bb34      	cbnz	r4, 800ae4e <_malloc_r+0x82>
 800ae00:	4629      	mov	r1, r5
 800ae02:	4638      	mov	r0, r7
 800ae04:	f7ff ffc2 	bl	800ad8c <sbrk_aligned>
 800ae08:	1c43      	adds	r3, r0, #1
 800ae0a:	4604      	mov	r4, r0
 800ae0c:	d14d      	bne.n	800aeaa <_malloc_r+0xde>
 800ae0e:	6834      	ldr	r4, [r6, #0]
 800ae10:	4626      	mov	r6, r4
 800ae12:	2e00      	cmp	r6, #0
 800ae14:	d140      	bne.n	800ae98 <_malloc_r+0xcc>
 800ae16:	6823      	ldr	r3, [r4, #0]
 800ae18:	4631      	mov	r1, r6
 800ae1a:	4638      	mov	r0, r7
 800ae1c:	eb04 0803 	add.w	r8, r4, r3
 800ae20:	f000 f9a4 	bl	800b16c <_sbrk_r>
 800ae24:	4580      	cmp	r8, r0
 800ae26:	d13a      	bne.n	800ae9e <_malloc_r+0xd2>
 800ae28:	6821      	ldr	r1, [r4, #0]
 800ae2a:	3503      	adds	r5, #3
 800ae2c:	1a6d      	subs	r5, r5, r1
 800ae2e:	f025 0503 	bic.w	r5, r5, #3
 800ae32:	3508      	adds	r5, #8
 800ae34:	2d0c      	cmp	r5, #12
 800ae36:	bf38      	it	cc
 800ae38:	250c      	movcc	r5, #12
 800ae3a:	4629      	mov	r1, r5
 800ae3c:	4638      	mov	r0, r7
 800ae3e:	f7ff ffa5 	bl	800ad8c <sbrk_aligned>
 800ae42:	3001      	adds	r0, #1
 800ae44:	d02b      	beq.n	800ae9e <_malloc_r+0xd2>
 800ae46:	6823      	ldr	r3, [r4, #0]
 800ae48:	442b      	add	r3, r5
 800ae4a:	6023      	str	r3, [r4, #0]
 800ae4c:	e00e      	b.n	800ae6c <_malloc_r+0xa0>
 800ae4e:	6822      	ldr	r2, [r4, #0]
 800ae50:	1b52      	subs	r2, r2, r5
 800ae52:	d41e      	bmi.n	800ae92 <_malloc_r+0xc6>
 800ae54:	2a0b      	cmp	r2, #11
 800ae56:	d916      	bls.n	800ae86 <_malloc_r+0xba>
 800ae58:	1961      	adds	r1, r4, r5
 800ae5a:	42a3      	cmp	r3, r4
 800ae5c:	6025      	str	r5, [r4, #0]
 800ae5e:	bf18      	it	ne
 800ae60:	6059      	strne	r1, [r3, #4]
 800ae62:	6863      	ldr	r3, [r4, #4]
 800ae64:	bf08      	it	eq
 800ae66:	6031      	streq	r1, [r6, #0]
 800ae68:	5162      	str	r2, [r4, r5]
 800ae6a:	604b      	str	r3, [r1, #4]
 800ae6c:	4638      	mov	r0, r7
 800ae6e:	f104 060b 	add.w	r6, r4, #11
 800ae72:	f000 f9ed 	bl	800b250 <__malloc_unlock>
 800ae76:	f026 0607 	bic.w	r6, r6, #7
 800ae7a:	1d23      	adds	r3, r4, #4
 800ae7c:	1af2      	subs	r2, r6, r3
 800ae7e:	d0b6      	beq.n	800adee <_malloc_r+0x22>
 800ae80:	1b9b      	subs	r3, r3, r6
 800ae82:	50a3      	str	r3, [r4, r2]
 800ae84:	e7b3      	b.n	800adee <_malloc_r+0x22>
 800ae86:	6862      	ldr	r2, [r4, #4]
 800ae88:	42a3      	cmp	r3, r4
 800ae8a:	bf0c      	ite	eq
 800ae8c:	6032      	streq	r2, [r6, #0]
 800ae8e:	605a      	strne	r2, [r3, #4]
 800ae90:	e7ec      	b.n	800ae6c <_malloc_r+0xa0>
 800ae92:	4623      	mov	r3, r4
 800ae94:	6864      	ldr	r4, [r4, #4]
 800ae96:	e7b2      	b.n	800adfe <_malloc_r+0x32>
 800ae98:	4634      	mov	r4, r6
 800ae9a:	6876      	ldr	r6, [r6, #4]
 800ae9c:	e7b9      	b.n	800ae12 <_malloc_r+0x46>
 800ae9e:	230c      	movs	r3, #12
 800aea0:	603b      	str	r3, [r7, #0]
 800aea2:	4638      	mov	r0, r7
 800aea4:	f000 f9d4 	bl	800b250 <__malloc_unlock>
 800aea8:	e7a1      	b.n	800adee <_malloc_r+0x22>
 800aeaa:	6025      	str	r5, [r4, #0]
 800aeac:	e7de      	b.n	800ae6c <_malloc_r+0xa0>
 800aeae:	bf00      	nop
 800aeb0:	2003b210 	.word	0x2003b210

0800aeb4 <__ssputs_r>:
 800aeb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aeb8:	688e      	ldr	r6, [r1, #8]
 800aeba:	429e      	cmp	r6, r3
 800aebc:	4682      	mov	sl, r0
 800aebe:	460c      	mov	r4, r1
 800aec0:	4690      	mov	r8, r2
 800aec2:	461f      	mov	r7, r3
 800aec4:	d838      	bhi.n	800af38 <__ssputs_r+0x84>
 800aec6:	898a      	ldrh	r2, [r1, #12]
 800aec8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aecc:	d032      	beq.n	800af34 <__ssputs_r+0x80>
 800aece:	6825      	ldr	r5, [r4, #0]
 800aed0:	6909      	ldr	r1, [r1, #16]
 800aed2:	eba5 0901 	sub.w	r9, r5, r1
 800aed6:	6965      	ldr	r5, [r4, #20]
 800aed8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aedc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aee0:	3301      	adds	r3, #1
 800aee2:	444b      	add	r3, r9
 800aee4:	106d      	asrs	r5, r5, #1
 800aee6:	429d      	cmp	r5, r3
 800aee8:	bf38      	it	cc
 800aeea:	461d      	movcc	r5, r3
 800aeec:	0553      	lsls	r3, r2, #21
 800aeee:	d531      	bpl.n	800af54 <__ssputs_r+0xa0>
 800aef0:	4629      	mov	r1, r5
 800aef2:	f7ff ff6b 	bl	800adcc <_malloc_r>
 800aef6:	4606      	mov	r6, r0
 800aef8:	b950      	cbnz	r0, 800af10 <__ssputs_r+0x5c>
 800aefa:	230c      	movs	r3, #12
 800aefc:	f8ca 3000 	str.w	r3, [sl]
 800af00:	89a3      	ldrh	r3, [r4, #12]
 800af02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af06:	81a3      	strh	r3, [r4, #12]
 800af08:	f04f 30ff 	mov.w	r0, #4294967295
 800af0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af10:	6921      	ldr	r1, [r4, #16]
 800af12:	464a      	mov	r2, r9
 800af14:	f7ff fb46 	bl	800a5a4 <memcpy>
 800af18:	89a3      	ldrh	r3, [r4, #12]
 800af1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800af1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af22:	81a3      	strh	r3, [r4, #12]
 800af24:	6126      	str	r6, [r4, #16]
 800af26:	6165      	str	r5, [r4, #20]
 800af28:	444e      	add	r6, r9
 800af2a:	eba5 0509 	sub.w	r5, r5, r9
 800af2e:	6026      	str	r6, [r4, #0]
 800af30:	60a5      	str	r5, [r4, #8]
 800af32:	463e      	mov	r6, r7
 800af34:	42be      	cmp	r6, r7
 800af36:	d900      	bls.n	800af3a <__ssputs_r+0x86>
 800af38:	463e      	mov	r6, r7
 800af3a:	6820      	ldr	r0, [r4, #0]
 800af3c:	4632      	mov	r2, r6
 800af3e:	4641      	mov	r1, r8
 800af40:	f000 f966 	bl	800b210 <memmove>
 800af44:	68a3      	ldr	r3, [r4, #8]
 800af46:	1b9b      	subs	r3, r3, r6
 800af48:	60a3      	str	r3, [r4, #8]
 800af4a:	6823      	ldr	r3, [r4, #0]
 800af4c:	4433      	add	r3, r6
 800af4e:	6023      	str	r3, [r4, #0]
 800af50:	2000      	movs	r0, #0
 800af52:	e7db      	b.n	800af0c <__ssputs_r+0x58>
 800af54:	462a      	mov	r2, r5
 800af56:	f000 f981 	bl	800b25c <_realloc_r>
 800af5a:	4606      	mov	r6, r0
 800af5c:	2800      	cmp	r0, #0
 800af5e:	d1e1      	bne.n	800af24 <__ssputs_r+0x70>
 800af60:	6921      	ldr	r1, [r4, #16]
 800af62:	4650      	mov	r0, sl
 800af64:	f7ff fec6 	bl	800acf4 <_free_r>
 800af68:	e7c7      	b.n	800aefa <__ssputs_r+0x46>
	...

0800af6c <_svfiprintf_r>:
 800af6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af70:	4698      	mov	r8, r3
 800af72:	898b      	ldrh	r3, [r1, #12]
 800af74:	061b      	lsls	r3, r3, #24
 800af76:	b09d      	sub	sp, #116	; 0x74
 800af78:	4607      	mov	r7, r0
 800af7a:	460d      	mov	r5, r1
 800af7c:	4614      	mov	r4, r2
 800af7e:	d50e      	bpl.n	800af9e <_svfiprintf_r+0x32>
 800af80:	690b      	ldr	r3, [r1, #16]
 800af82:	b963      	cbnz	r3, 800af9e <_svfiprintf_r+0x32>
 800af84:	2140      	movs	r1, #64	; 0x40
 800af86:	f7ff ff21 	bl	800adcc <_malloc_r>
 800af8a:	6028      	str	r0, [r5, #0]
 800af8c:	6128      	str	r0, [r5, #16]
 800af8e:	b920      	cbnz	r0, 800af9a <_svfiprintf_r+0x2e>
 800af90:	230c      	movs	r3, #12
 800af92:	603b      	str	r3, [r7, #0]
 800af94:	f04f 30ff 	mov.w	r0, #4294967295
 800af98:	e0d1      	b.n	800b13e <_svfiprintf_r+0x1d2>
 800af9a:	2340      	movs	r3, #64	; 0x40
 800af9c:	616b      	str	r3, [r5, #20]
 800af9e:	2300      	movs	r3, #0
 800afa0:	9309      	str	r3, [sp, #36]	; 0x24
 800afa2:	2320      	movs	r3, #32
 800afa4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800afa8:	f8cd 800c 	str.w	r8, [sp, #12]
 800afac:	2330      	movs	r3, #48	; 0x30
 800afae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b158 <_svfiprintf_r+0x1ec>
 800afb2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800afb6:	f04f 0901 	mov.w	r9, #1
 800afba:	4623      	mov	r3, r4
 800afbc:	469a      	mov	sl, r3
 800afbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afc2:	b10a      	cbz	r2, 800afc8 <_svfiprintf_r+0x5c>
 800afc4:	2a25      	cmp	r2, #37	; 0x25
 800afc6:	d1f9      	bne.n	800afbc <_svfiprintf_r+0x50>
 800afc8:	ebba 0b04 	subs.w	fp, sl, r4
 800afcc:	d00b      	beq.n	800afe6 <_svfiprintf_r+0x7a>
 800afce:	465b      	mov	r3, fp
 800afd0:	4622      	mov	r2, r4
 800afd2:	4629      	mov	r1, r5
 800afd4:	4638      	mov	r0, r7
 800afd6:	f7ff ff6d 	bl	800aeb4 <__ssputs_r>
 800afda:	3001      	adds	r0, #1
 800afdc:	f000 80aa 	beq.w	800b134 <_svfiprintf_r+0x1c8>
 800afe0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800afe2:	445a      	add	r2, fp
 800afe4:	9209      	str	r2, [sp, #36]	; 0x24
 800afe6:	f89a 3000 	ldrb.w	r3, [sl]
 800afea:	2b00      	cmp	r3, #0
 800afec:	f000 80a2 	beq.w	800b134 <_svfiprintf_r+0x1c8>
 800aff0:	2300      	movs	r3, #0
 800aff2:	f04f 32ff 	mov.w	r2, #4294967295
 800aff6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800affa:	f10a 0a01 	add.w	sl, sl, #1
 800affe:	9304      	str	r3, [sp, #16]
 800b000:	9307      	str	r3, [sp, #28]
 800b002:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b006:	931a      	str	r3, [sp, #104]	; 0x68
 800b008:	4654      	mov	r4, sl
 800b00a:	2205      	movs	r2, #5
 800b00c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b010:	4851      	ldr	r0, [pc, #324]	; (800b158 <_svfiprintf_r+0x1ec>)
 800b012:	f7f5 f8fd 	bl	8000210 <memchr>
 800b016:	9a04      	ldr	r2, [sp, #16]
 800b018:	b9d8      	cbnz	r0, 800b052 <_svfiprintf_r+0xe6>
 800b01a:	06d0      	lsls	r0, r2, #27
 800b01c:	bf44      	itt	mi
 800b01e:	2320      	movmi	r3, #32
 800b020:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b024:	0711      	lsls	r1, r2, #28
 800b026:	bf44      	itt	mi
 800b028:	232b      	movmi	r3, #43	; 0x2b
 800b02a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b02e:	f89a 3000 	ldrb.w	r3, [sl]
 800b032:	2b2a      	cmp	r3, #42	; 0x2a
 800b034:	d015      	beq.n	800b062 <_svfiprintf_r+0xf6>
 800b036:	9a07      	ldr	r2, [sp, #28]
 800b038:	4654      	mov	r4, sl
 800b03a:	2000      	movs	r0, #0
 800b03c:	f04f 0c0a 	mov.w	ip, #10
 800b040:	4621      	mov	r1, r4
 800b042:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b046:	3b30      	subs	r3, #48	; 0x30
 800b048:	2b09      	cmp	r3, #9
 800b04a:	d94e      	bls.n	800b0ea <_svfiprintf_r+0x17e>
 800b04c:	b1b0      	cbz	r0, 800b07c <_svfiprintf_r+0x110>
 800b04e:	9207      	str	r2, [sp, #28]
 800b050:	e014      	b.n	800b07c <_svfiprintf_r+0x110>
 800b052:	eba0 0308 	sub.w	r3, r0, r8
 800b056:	fa09 f303 	lsl.w	r3, r9, r3
 800b05a:	4313      	orrs	r3, r2
 800b05c:	9304      	str	r3, [sp, #16]
 800b05e:	46a2      	mov	sl, r4
 800b060:	e7d2      	b.n	800b008 <_svfiprintf_r+0x9c>
 800b062:	9b03      	ldr	r3, [sp, #12]
 800b064:	1d19      	adds	r1, r3, #4
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	9103      	str	r1, [sp, #12]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	bfbb      	ittet	lt
 800b06e:	425b      	neglt	r3, r3
 800b070:	f042 0202 	orrlt.w	r2, r2, #2
 800b074:	9307      	strge	r3, [sp, #28]
 800b076:	9307      	strlt	r3, [sp, #28]
 800b078:	bfb8      	it	lt
 800b07a:	9204      	strlt	r2, [sp, #16]
 800b07c:	7823      	ldrb	r3, [r4, #0]
 800b07e:	2b2e      	cmp	r3, #46	; 0x2e
 800b080:	d10c      	bne.n	800b09c <_svfiprintf_r+0x130>
 800b082:	7863      	ldrb	r3, [r4, #1]
 800b084:	2b2a      	cmp	r3, #42	; 0x2a
 800b086:	d135      	bne.n	800b0f4 <_svfiprintf_r+0x188>
 800b088:	9b03      	ldr	r3, [sp, #12]
 800b08a:	1d1a      	adds	r2, r3, #4
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	9203      	str	r2, [sp, #12]
 800b090:	2b00      	cmp	r3, #0
 800b092:	bfb8      	it	lt
 800b094:	f04f 33ff 	movlt.w	r3, #4294967295
 800b098:	3402      	adds	r4, #2
 800b09a:	9305      	str	r3, [sp, #20]
 800b09c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b168 <_svfiprintf_r+0x1fc>
 800b0a0:	7821      	ldrb	r1, [r4, #0]
 800b0a2:	2203      	movs	r2, #3
 800b0a4:	4650      	mov	r0, sl
 800b0a6:	f7f5 f8b3 	bl	8000210 <memchr>
 800b0aa:	b140      	cbz	r0, 800b0be <_svfiprintf_r+0x152>
 800b0ac:	2340      	movs	r3, #64	; 0x40
 800b0ae:	eba0 000a 	sub.w	r0, r0, sl
 800b0b2:	fa03 f000 	lsl.w	r0, r3, r0
 800b0b6:	9b04      	ldr	r3, [sp, #16]
 800b0b8:	4303      	orrs	r3, r0
 800b0ba:	3401      	adds	r4, #1
 800b0bc:	9304      	str	r3, [sp, #16]
 800b0be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0c2:	4826      	ldr	r0, [pc, #152]	; (800b15c <_svfiprintf_r+0x1f0>)
 800b0c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b0c8:	2206      	movs	r2, #6
 800b0ca:	f7f5 f8a1 	bl	8000210 <memchr>
 800b0ce:	2800      	cmp	r0, #0
 800b0d0:	d038      	beq.n	800b144 <_svfiprintf_r+0x1d8>
 800b0d2:	4b23      	ldr	r3, [pc, #140]	; (800b160 <_svfiprintf_r+0x1f4>)
 800b0d4:	bb1b      	cbnz	r3, 800b11e <_svfiprintf_r+0x1b2>
 800b0d6:	9b03      	ldr	r3, [sp, #12]
 800b0d8:	3307      	adds	r3, #7
 800b0da:	f023 0307 	bic.w	r3, r3, #7
 800b0de:	3308      	adds	r3, #8
 800b0e0:	9303      	str	r3, [sp, #12]
 800b0e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0e4:	4433      	add	r3, r6
 800b0e6:	9309      	str	r3, [sp, #36]	; 0x24
 800b0e8:	e767      	b.n	800afba <_svfiprintf_r+0x4e>
 800b0ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800b0ee:	460c      	mov	r4, r1
 800b0f0:	2001      	movs	r0, #1
 800b0f2:	e7a5      	b.n	800b040 <_svfiprintf_r+0xd4>
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	3401      	adds	r4, #1
 800b0f8:	9305      	str	r3, [sp, #20]
 800b0fa:	4619      	mov	r1, r3
 800b0fc:	f04f 0c0a 	mov.w	ip, #10
 800b100:	4620      	mov	r0, r4
 800b102:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b106:	3a30      	subs	r2, #48	; 0x30
 800b108:	2a09      	cmp	r2, #9
 800b10a:	d903      	bls.n	800b114 <_svfiprintf_r+0x1a8>
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d0c5      	beq.n	800b09c <_svfiprintf_r+0x130>
 800b110:	9105      	str	r1, [sp, #20]
 800b112:	e7c3      	b.n	800b09c <_svfiprintf_r+0x130>
 800b114:	fb0c 2101 	mla	r1, ip, r1, r2
 800b118:	4604      	mov	r4, r0
 800b11a:	2301      	movs	r3, #1
 800b11c:	e7f0      	b.n	800b100 <_svfiprintf_r+0x194>
 800b11e:	ab03      	add	r3, sp, #12
 800b120:	9300      	str	r3, [sp, #0]
 800b122:	462a      	mov	r2, r5
 800b124:	4b0f      	ldr	r3, [pc, #60]	; (800b164 <_svfiprintf_r+0x1f8>)
 800b126:	a904      	add	r1, sp, #16
 800b128:	4638      	mov	r0, r7
 800b12a:	f7fd ffc9 	bl	80090c0 <_printf_float>
 800b12e:	1c42      	adds	r2, r0, #1
 800b130:	4606      	mov	r6, r0
 800b132:	d1d6      	bne.n	800b0e2 <_svfiprintf_r+0x176>
 800b134:	89ab      	ldrh	r3, [r5, #12]
 800b136:	065b      	lsls	r3, r3, #25
 800b138:	f53f af2c 	bmi.w	800af94 <_svfiprintf_r+0x28>
 800b13c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b13e:	b01d      	add	sp, #116	; 0x74
 800b140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b144:	ab03      	add	r3, sp, #12
 800b146:	9300      	str	r3, [sp, #0]
 800b148:	462a      	mov	r2, r5
 800b14a:	4b06      	ldr	r3, [pc, #24]	; (800b164 <_svfiprintf_r+0x1f8>)
 800b14c:	a904      	add	r1, sp, #16
 800b14e:	4638      	mov	r0, r7
 800b150:	f7fe fa5a 	bl	8009608 <_printf_i>
 800b154:	e7eb      	b.n	800b12e <_svfiprintf_r+0x1c2>
 800b156:	bf00      	nop
 800b158:	0800bfb4 	.word	0x0800bfb4
 800b15c:	0800bfbe 	.word	0x0800bfbe
 800b160:	080090c1 	.word	0x080090c1
 800b164:	0800aeb5 	.word	0x0800aeb5
 800b168:	0800bfba 	.word	0x0800bfba

0800b16c <_sbrk_r>:
 800b16c:	b538      	push	{r3, r4, r5, lr}
 800b16e:	4d06      	ldr	r5, [pc, #24]	; (800b188 <_sbrk_r+0x1c>)
 800b170:	2300      	movs	r3, #0
 800b172:	4604      	mov	r4, r0
 800b174:	4608      	mov	r0, r1
 800b176:	602b      	str	r3, [r5, #0]
 800b178:	f7f7 fa3e 	bl	80025f8 <_sbrk>
 800b17c:	1c43      	adds	r3, r0, #1
 800b17e:	d102      	bne.n	800b186 <_sbrk_r+0x1a>
 800b180:	682b      	ldr	r3, [r5, #0]
 800b182:	b103      	cbz	r3, 800b186 <_sbrk_r+0x1a>
 800b184:	6023      	str	r3, [r4, #0]
 800b186:	bd38      	pop	{r3, r4, r5, pc}
 800b188:	2003b218 	.word	0x2003b218

0800b18c <__assert_func>:
 800b18c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b18e:	4614      	mov	r4, r2
 800b190:	461a      	mov	r2, r3
 800b192:	4b09      	ldr	r3, [pc, #36]	; (800b1b8 <__assert_func+0x2c>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	4605      	mov	r5, r0
 800b198:	68d8      	ldr	r0, [r3, #12]
 800b19a:	b14c      	cbz	r4, 800b1b0 <__assert_func+0x24>
 800b19c:	4b07      	ldr	r3, [pc, #28]	; (800b1bc <__assert_func+0x30>)
 800b19e:	9100      	str	r1, [sp, #0]
 800b1a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b1a4:	4906      	ldr	r1, [pc, #24]	; (800b1c0 <__assert_func+0x34>)
 800b1a6:	462b      	mov	r3, r5
 800b1a8:	f000 f80e 	bl	800b1c8 <fiprintf>
 800b1ac:	f000 faac 	bl	800b708 <abort>
 800b1b0:	4b04      	ldr	r3, [pc, #16]	; (800b1c4 <__assert_func+0x38>)
 800b1b2:	461c      	mov	r4, r3
 800b1b4:	e7f3      	b.n	800b19e <__assert_func+0x12>
 800b1b6:	bf00      	nop
 800b1b8:	20000010 	.word	0x20000010
 800b1bc:	0800bfc5 	.word	0x0800bfc5
 800b1c0:	0800bfd2 	.word	0x0800bfd2
 800b1c4:	0800c000 	.word	0x0800c000

0800b1c8 <fiprintf>:
 800b1c8:	b40e      	push	{r1, r2, r3}
 800b1ca:	b503      	push	{r0, r1, lr}
 800b1cc:	4601      	mov	r1, r0
 800b1ce:	ab03      	add	r3, sp, #12
 800b1d0:	4805      	ldr	r0, [pc, #20]	; (800b1e8 <fiprintf+0x20>)
 800b1d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1d6:	6800      	ldr	r0, [r0, #0]
 800b1d8:	9301      	str	r3, [sp, #4]
 800b1da:	f000 f897 	bl	800b30c <_vfiprintf_r>
 800b1de:	b002      	add	sp, #8
 800b1e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1e4:	b003      	add	sp, #12
 800b1e6:	4770      	bx	lr
 800b1e8:	20000010 	.word	0x20000010

0800b1ec <__ascii_mbtowc>:
 800b1ec:	b082      	sub	sp, #8
 800b1ee:	b901      	cbnz	r1, 800b1f2 <__ascii_mbtowc+0x6>
 800b1f0:	a901      	add	r1, sp, #4
 800b1f2:	b142      	cbz	r2, 800b206 <__ascii_mbtowc+0x1a>
 800b1f4:	b14b      	cbz	r3, 800b20a <__ascii_mbtowc+0x1e>
 800b1f6:	7813      	ldrb	r3, [r2, #0]
 800b1f8:	600b      	str	r3, [r1, #0]
 800b1fa:	7812      	ldrb	r2, [r2, #0]
 800b1fc:	1e10      	subs	r0, r2, #0
 800b1fe:	bf18      	it	ne
 800b200:	2001      	movne	r0, #1
 800b202:	b002      	add	sp, #8
 800b204:	4770      	bx	lr
 800b206:	4610      	mov	r0, r2
 800b208:	e7fb      	b.n	800b202 <__ascii_mbtowc+0x16>
 800b20a:	f06f 0001 	mvn.w	r0, #1
 800b20e:	e7f8      	b.n	800b202 <__ascii_mbtowc+0x16>

0800b210 <memmove>:
 800b210:	4288      	cmp	r0, r1
 800b212:	b510      	push	{r4, lr}
 800b214:	eb01 0402 	add.w	r4, r1, r2
 800b218:	d902      	bls.n	800b220 <memmove+0x10>
 800b21a:	4284      	cmp	r4, r0
 800b21c:	4623      	mov	r3, r4
 800b21e:	d807      	bhi.n	800b230 <memmove+0x20>
 800b220:	1e43      	subs	r3, r0, #1
 800b222:	42a1      	cmp	r1, r4
 800b224:	d008      	beq.n	800b238 <memmove+0x28>
 800b226:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b22a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b22e:	e7f8      	b.n	800b222 <memmove+0x12>
 800b230:	4402      	add	r2, r0
 800b232:	4601      	mov	r1, r0
 800b234:	428a      	cmp	r2, r1
 800b236:	d100      	bne.n	800b23a <memmove+0x2a>
 800b238:	bd10      	pop	{r4, pc}
 800b23a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b23e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b242:	e7f7      	b.n	800b234 <memmove+0x24>

0800b244 <__malloc_lock>:
 800b244:	4801      	ldr	r0, [pc, #4]	; (800b24c <__malloc_lock+0x8>)
 800b246:	f000 bc1f 	b.w	800ba88 <__retarget_lock_acquire_recursive>
 800b24a:	bf00      	nop
 800b24c:	2003b21c 	.word	0x2003b21c

0800b250 <__malloc_unlock>:
 800b250:	4801      	ldr	r0, [pc, #4]	; (800b258 <__malloc_unlock+0x8>)
 800b252:	f000 bc1a 	b.w	800ba8a <__retarget_lock_release_recursive>
 800b256:	bf00      	nop
 800b258:	2003b21c 	.word	0x2003b21c

0800b25c <_realloc_r>:
 800b25c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b260:	4680      	mov	r8, r0
 800b262:	4614      	mov	r4, r2
 800b264:	460e      	mov	r6, r1
 800b266:	b921      	cbnz	r1, 800b272 <_realloc_r+0x16>
 800b268:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b26c:	4611      	mov	r1, r2
 800b26e:	f7ff bdad 	b.w	800adcc <_malloc_r>
 800b272:	b92a      	cbnz	r2, 800b280 <_realloc_r+0x24>
 800b274:	f7ff fd3e 	bl	800acf4 <_free_r>
 800b278:	4625      	mov	r5, r4
 800b27a:	4628      	mov	r0, r5
 800b27c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b280:	f000 fc6a 	bl	800bb58 <_malloc_usable_size_r>
 800b284:	4284      	cmp	r4, r0
 800b286:	4607      	mov	r7, r0
 800b288:	d802      	bhi.n	800b290 <_realloc_r+0x34>
 800b28a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b28e:	d812      	bhi.n	800b2b6 <_realloc_r+0x5a>
 800b290:	4621      	mov	r1, r4
 800b292:	4640      	mov	r0, r8
 800b294:	f7ff fd9a 	bl	800adcc <_malloc_r>
 800b298:	4605      	mov	r5, r0
 800b29a:	2800      	cmp	r0, #0
 800b29c:	d0ed      	beq.n	800b27a <_realloc_r+0x1e>
 800b29e:	42bc      	cmp	r4, r7
 800b2a0:	4622      	mov	r2, r4
 800b2a2:	4631      	mov	r1, r6
 800b2a4:	bf28      	it	cs
 800b2a6:	463a      	movcs	r2, r7
 800b2a8:	f7ff f97c 	bl	800a5a4 <memcpy>
 800b2ac:	4631      	mov	r1, r6
 800b2ae:	4640      	mov	r0, r8
 800b2b0:	f7ff fd20 	bl	800acf4 <_free_r>
 800b2b4:	e7e1      	b.n	800b27a <_realloc_r+0x1e>
 800b2b6:	4635      	mov	r5, r6
 800b2b8:	e7df      	b.n	800b27a <_realloc_r+0x1e>

0800b2ba <__sfputc_r>:
 800b2ba:	6893      	ldr	r3, [r2, #8]
 800b2bc:	3b01      	subs	r3, #1
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	b410      	push	{r4}
 800b2c2:	6093      	str	r3, [r2, #8]
 800b2c4:	da08      	bge.n	800b2d8 <__sfputc_r+0x1e>
 800b2c6:	6994      	ldr	r4, [r2, #24]
 800b2c8:	42a3      	cmp	r3, r4
 800b2ca:	db01      	blt.n	800b2d0 <__sfputc_r+0x16>
 800b2cc:	290a      	cmp	r1, #10
 800b2ce:	d103      	bne.n	800b2d8 <__sfputc_r+0x1e>
 800b2d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2d4:	f000 b94a 	b.w	800b56c <__swbuf_r>
 800b2d8:	6813      	ldr	r3, [r2, #0]
 800b2da:	1c58      	adds	r0, r3, #1
 800b2dc:	6010      	str	r0, [r2, #0]
 800b2de:	7019      	strb	r1, [r3, #0]
 800b2e0:	4608      	mov	r0, r1
 800b2e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2e6:	4770      	bx	lr

0800b2e8 <__sfputs_r>:
 800b2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ea:	4606      	mov	r6, r0
 800b2ec:	460f      	mov	r7, r1
 800b2ee:	4614      	mov	r4, r2
 800b2f0:	18d5      	adds	r5, r2, r3
 800b2f2:	42ac      	cmp	r4, r5
 800b2f4:	d101      	bne.n	800b2fa <__sfputs_r+0x12>
 800b2f6:	2000      	movs	r0, #0
 800b2f8:	e007      	b.n	800b30a <__sfputs_r+0x22>
 800b2fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2fe:	463a      	mov	r2, r7
 800b300:	4630      	mov	r0, r6
 800b302:	f7ff ffda 	bl	800b2ba <__sfputc_r>
 800b306:	1c43      	adds	r3, r0, #1
 800b308:	d1f3      	bne.n	800b2f2 <__sfputs_r+0xa>
 800b30a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b30c <_vfiprintf_r>:
 800b30c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b310:	460d      	mov	r5, r1
 800b312:	b09d      	sub	sp, #116	; 0x74
 800b314:	4614      	mov	r4, r2
 800b316:	4698      	mov	r8, r3
 800b318:	4606      	mov	r6, r0
 800b31a:	b118      	cbz	r0, 800b324 <_vfiprintf_r+0x18>
 800b31c:	6983      	ldr	r3, [r0, #24]
 800b31e:	b90b      	cbnz	r3, 800b324 <_vfiprintf_r+0x18>
 800b320:	f000 fb14 	bl	800b94c <__sinit>
 800b324:	4b89      	ldr	r3, [pc, #548]	; (800b54c <_vfiprintf_r+0x240>)
 800b326:	429d      	cmp	r5, r3
 800b328:	d11b      	bne.n	800b362 <_vfiprintf_r+0x56>
 800b32a:	6875      	ldr	r5, [r6, #4]
 800b32c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b32e:	07d9      	lsls	r1, r3, #31
 800b330:	d405      	bmi.n	800b33e <_vfiprintf_r+0x32>
 800b332:	89ab      	ldrh	r3, [r5, #12]
 800b334:	059a      	lsls	r2, r3, #22
 800b336:	d402      	bmi.n	800b33e <_vfiprintf_r+0x32>
 800b338:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b33a:	f000 fba5 	bl	800ba88 <__retarget_lock_acquire_recursive>
 800b33e:	89ab      	ldrh	r3, [r5, #12]
 800b340:	071b      	lsls	r3, r3, #28
 800b342:	d501      	bpl.n	800b348 <_vfiprintf_r+0x3c>
 800b344:	692b      	ldr	r3, [r5, #16]
 800b346:	b9eb      	cbnz	r3, 800b384 <_vfiprintf_r+0x78>
 800b348:	4629      	mov	r1, r5
 800b34a:	4630      	mov	r0, r6
 800b34c:	f000 f96e 	bl	800b62c <__swsetup_r>
 800b350:	b1c0      	cbz	r0, 800b384 <_vfiprintf_r+0x78>
 800b352:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b354:	07dc      	lsls	r4, r3, #31
 800b356:	d50e      	bpl.n	800b376 <_vfiprintf_r+0x6a>
 800b358:	f04f 30ff 	mov.w	r0, #4294967295
 800b35c:	b01d      	add	sp, #116	; 0x74
 800b35e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b362:	4b7b      	ldr	r3, [pc, #492]	; (800b550 <_vfiprintf_r+0x244>)
 800b364:	429d      	cmp	r5, r3
 800b366:	d101      	bne.n	800b36c <_vfiprintf_r+0x60>
 800b368:	68b5      	ldr	r5, [r6, #8]
 800b36a:	e7df      	b.n	800b32c <_vfiprintf_r+0x20>
 800b36c:	4b79      	ldr	r3, [pc, #484]	; (800b554 <_vfiprintf_r+0x248>)
 800b36e:	429d      	cmp	r5, r3
 800b370:	bf08      	it	eq
 800b372:	68f5      	ldreq	r5, [r6, #12]
 800b374:	e7da      	b.n	800b32c <_vfiprintf_r+0x20>
 800b376:	89ab      	ldrh	r3, [r5, #12]
 800b378:	0598      	lsls	r0, r3, #22
 800b37a:	d4ed      	bmi.n	800b358 <_vfiprintf_r+0x4c>
 800b37c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b37e:	f000 fb84 	bl	800ba8a <__retarget_lock_release_recursive>
 800b382:	e7e9      	b.n	800b358 <_vfiprintf_r+0x4c>
 800b384:	2300      	movs	r3, #0
 800b386:	9309      	str	r3, [sp, #36]	; 0x24
 800b388:	2320      	movs	r3, #32
 800b38a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b38e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b392:	2330      	movs	r3, #48	; 0x30
 800b394:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b558 <_vfiprintf_r+0x24c>
 800b398:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b39c:	f04f 0901 	mov.w	r9, #1
 800b3a0:	4623      	mov	r3, r4
 800b3a2:	469a      	mov	sl, r3
 800b3a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3a8:	b10a      	cbz	r2, 800b3ae <_vfiprintf_r+0xa2>
 800b3aa:	2a25      	cmp	r2, #37	; 0x25
 800b3ac:	d1f9      	bne.n	800b3a2 <_vfiprintf_r+0x96>
 800b3ae:	ebba 0b04 	subs.w	fp, sl, r4
 800b3b2:	d00b      	beq.n	800b3cc <_vfiprintf_r+0xc0>
 800b3b4:	465b      	mov	r3, fp
 800b3b6:	4622      	mov	r2, r4
 800b3b8:	4629      	mov	r1, r5
 800b3ba:	4630      	mov	r0, r6
 800b3bc:	f7ff ff94 	bl	800b2e8 <__sfputs_r>
 800b3c0:	3001      	adds	r0, #1
 800b3c2:	f000 80aa 	beq.w	800b51a <_vfiprintf_r+0x20e>
 800b3c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b3c8:	445a      	add	r2, fp
 800b3ca:	9209      	str	r2, [sp, #36]	; 0x24
 800b3cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	f000 80a2 	beq.w	800b51a <_vfiprintf_r+0x20e>
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b3dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b3e0:	f10a 0a01 	add.w	sl, sl, #1
 800b3e4:	9304      	str	r3, [sp, #16]
 800b3e6:	9307      	str	r3, [sp, #28]
 800b3e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b3ec:	931a      	str	r3, [sp, #104]	; 0x68
 800b3ee:	4654      	mov	r4, sl
 800b3f0:	2205      	movs	r2, #5
 800b3f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3f6:	4858      	ldr	r0, [pc, #352]	; (800b558 <_vfiprintf_r+0x24c>)
 800b3f8:	f7f4 ff0a 	bl	8000210 <memchr>
 800b3fc:	9a04      	ldr	r2, [sp, #16]
 800b3fe:	b9d8      	cbnz	r0, 800b438 <_vfiprintf_r+0x12c>
 800b400:	06d1      	lsls	r1, r2, #27
 800b402:	bf44      	itt	mi
 800b404:	2320      	movmi	r3, #32
 800b406:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b40a:	0713      	lsls	r3, r2, #28
 800b40c:	bf44      	itt	mi
 800b40e:	232b      	movmi	r3, #43	; 0x2b
 800b410:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b414:	f89a 3000 	ldrb.w	r3, [sl]
 800b418:	2b2a      	cmp	r3, #42	; 0x2a
 800b41a:	d015      	beq.n	800b448 <_vfiprintf_r+0x13c>
 800b41c:	9a07      	ldr	r2, [sp, #28]
 800b41e:	4654      	mov	r4, sl
 800b420:	2000      	movs	r0, #0
 800b422:	f04f 0c0a 	mov.w	ip, #10
 800b426:	4621      	mov	r1, r4
 800b428:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b42c:	3b30      	subs	r3, #48	; 0x30
 800b42e:	2b09      	cmp	r3, #9
 800b430:	d94e      	bls.n	800b4d0 <_vfiprintf_r+0x1c4>
 800b432:	b1b0      	cbz	r0, 800b462 <_vfiprintf_r+0x156>
 800b434:	9207      	str	r2, [sp, #28]
 800b436:	e014      	b.n	800b462 <_vfiprintf_r+0x156>
 800b438:	eba0 0308 	sub.w	r3, r0, r8
 800b43c:	fa09 f303 	lsl.w	r3, r9, r3
 800b440:	4313      	orrs	r3, r2
 800b442:	9304      	str	r3, [sp, #16]
 800b444:	46a2      	mov	sl, r4
 800b446:	e7d2      	b.n	800b3ee <_vfiprintf_r+0xe2>
 800b448:	9b03      	ldr	r3, [sp, #12]
 800b44a:	1d19      	adds	r1, r3, #4
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	9103      	str	r1, [sp, #12]
 800b450:	2b00      	cmp	r3, #0
 800b452:	bfbb      	ittet	lt
 800b454:	425b      	neglt	r3, r3
 800b456:	f042 0202 	orrlt.w	r2, r2, #2
 800b45a:	9307      	strge	r3, [sp, #28]
 800b45c:	9307      	strlt	r3, [sp, #28]
 800b45e:	bfb8      	it	lt
 800b460:	9204      	strlt	r2, [sp, #16]
 800b462:	7823      	ldrb	r3, [r4, #0]
 800b464:	2b2e      	cmp	r3, #46	; 0x2e
 800b466:	d10c      	bne.n	800b482 <_vfiprintf_r+0x176>
 800b468:	7863      	ldrb	r3, [r4, #1]
 800b46a:	2b2a      	cmp	r3, #42	; 0x2a
 800b46c:	d135      	bne.n	800b4da <_vfiprintf_r+0x1ce>
 800b46e:	9b03      	ldr	r3, [sp, #12]
 800b470:	1d1a      	adds	r2, r3, #4
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	9203      	str	r2, [sp, #12]
 800b476:	2b00      	cmp	r3, #0
 800b478:	bfb8      	it	lt
 800b47a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b47e:	3402      	adds	r4, #2
 800b480:	9305      	str	r3, [sp, #20]
 800b482:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b568 <_vfiprintf_r+0x25c>
 800b486:	7821      	ldrb	r1, [r4, #0]
 800b488:	2203      	movs	r2, #3
 800b48a:	4650      	mov	r0, sl
 800b48c:	f7f4 fec0 	bl	8000210 <memchr>
 800b490:	b140      	cbz	r0, 800b4a4 <_vfiprintf_r+0x198>
 800b492:	2340      	movs	r3, #64	; 0x40
 800b494:	eba0 000a 	sub.w	r0, r0, sl
 800b498:	fa03 f000 	lsl.w	r0, r3, r0
 800b49c:	9b04      	ldr	r3, [sp, #16]
 800b49e:	4303      	orrs	r3, r0
 800b4a0:	3401      	adds	r4, #1
 800b4a2:	9304      	str	r3, [sp, #16]
 800b4a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4a8:	482c      	ldr	r0, [pc, #176]	; (800b55c <_vfiprintf_r+0x250>)
 800b4aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b4ae:	2206      	movs	r2, #6
 800b4b0:	f7f4 feae 	bl	8000210 <memchr>
 800b4b4:	2800      	cmp	r0, #0
 800b4b6:	d03f      	beq.n	800b538 <_vfiprintf_r+0x22c>
 800b4b8:	4b29      	ldr	r3, [pc, #164]	; (800b560 <_vfiprintf_r+0x254>)
 800b4ba:	bb1b      	cbnz	r3, 800b504 <_vfiprintf_r+0x1f8>
 800b4bc:	9b03      	ldr	r3, [sp, #12]
 800b4be:	3307      	adds	r3, #7
 800b4c0:	f023 0307 	bic.w	r3, r3, #7
 800b4c4:	3308      	adds	r3, #8
 800b4c6:	9303      	str	r3, [sp, #12]
 800b4c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4ca:	443b      	add	r3, r7
 800b4cc:	9309      	str	r3, [sp, #36]	; 0x24
 800b4ce:	e767      	b.n	800b3a0 <_vfiprintf_r+0x94>
 800b4d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b4d4:	460c      	mov	r4, r1
 800b4d6:	2001      	movs	r0, #1
 800b4d8:	e7a5      	b.n	800b426 <_vfiprintf_r+0x11a>
 800b4da:	2300      	movs	r3, #0
 800b4dc:	3401      	adds	r4, #1
 800b4de:	9305      	str	r3, [sp, #20]
 800b4e0:	4619      	mov	r1, r3
 800b4e2:	f04f 0c0a 	mov.w	ip, #10
 800b4e6:	4620      	mov	r0, r4
 800b4e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4ec:	3a30      	subs	r2, #48	; 0x30
 800b4ee:	2a09      	cmp	r2, #9
 800b4f0:	d903      	bls.n	800b4fa <_vfiprintf_r+0x1ee>
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d0c5      	beq.n	800b482 <_vfiprintf_r+0x176>
 800b4f6:	9105      	str	r1, [sp, #20]
 800b4f8:	e7c3      	b.n	800b482 <_vfiprintf_r+0x176>
 800b4fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800b4fe:	4604      	mov	r4, r0
 800b500:	2301      	movs	r3, #1
 800b502:	e7f0      	b.n	800b4e6 <_vfiprintf_r+0x1da>
 800b504:	ab03      	add	r3, sp, #12
 800b506:	9300      	str	r3, [sp, #0]
 800b508:	462a      	mov	r2, r5
 800b50a:	4b16      	ldr	r3, [pc, #88]	; (800b564 <_vfiprintf_r+0x258>)
 800b50c:	a904      	add	r1, sp, #16
 800b50e:	4630      	mov	r0, r6
 800b510:	f7fd fdd6 	bl	80090c0 <_printf_float>
 800b514:	4607      	mov	r7, r0
 800b516:	1c78      	adds	r0, r7, #1
 800b518:	d1d6      	bne.n	800b4c8 <_vfiprintf_r+0x1bc>
 800b51a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b51c:	07d9      	lsls	r1, r3, #31
 800b51e:	d405      	bmi.n	800b52c <_vfiprintf_r+0x220>
 800b520:	89ab      	ldrh	r3, [r5, #12]
 800b522:	059a      	lsls	r2, r3, #22
 800b524:	d402      	bmi.n	800b52c <_vfiprintf_r+0x220>
 800b526:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b528:	f000 faaf 	bl	800ba8a <__retarget_lock_release_recursive>
 800b52c:	89ab      	ldrh	r3, [r5, #12]
 800b52e:	065b      	lsls	r3, r3, #25
 800b530:	f53f af12 	bmi.w	800b358 <_vfiprintf_r+0x4c>
 800b534:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b536:	e711      	b.n	800b35c <_vfiprintf_r+0x50>
 800b538:	ab03      	add	r3, sp, #12
 800b53a:	9300      	str	r3, [sp, #0]
 800b53c:	462a      	mov	r2, r5
 800b53e:	4b09      	ldr	r3, [pc, #36]	; (800b564 <_vfiprintf_r+0x258>)
 800b540:	a904      	add	r1, sp, #16
 800b542:	4630      	mov	r0, r6
 800b544:	f7fe f860 	bl	8009608 <_printf_i>
 800b548:	e7e4      	b.n	800b514 <_vfiprintf_r+0x208>
 800b54a:	bf00      	nop
 800b54c:	0800c12c 	.word	0x0800c12c
 800b550:	0800c14c 	.word	0x0800c14c
 800b554:	0800c10c 	.word	0x0800c10c
 800b558:	0800bfb4 	.word	0x0800bfb4
 800b55c:	0800bfbe 	.word	0x0800bfbe
 800b560:	080090c1 	.word	0x080090c1
 800b564:	0800b2e9 	.word	0x0800b2e9
 800b568:	0800bfba 	.word	0x0800bfba

0800b56c <__swbuf_r>:
 800b56c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b56e:	460e      	mov	r6, r1
 800b570:	4614      	mov	r4, r2
 800b572:	4605      	mov	r5, r0
 800b574:	b118      	cbz	r0, 800b57e <__swbuf_r+0x12>
 800b576:	6983      	ldr	r3, [r0, #24]
 800b578:	b90b      	cbnz	r3, 800b57e <__swbuf_r+0x12>
 800b57a:	f000 f9e7 	bl	800b94c <__sinit>
 800b57e:	4b21      	ldr	r3, [pc, #132]	; (800b604 <__swbuf_r+0x98>)
 800b580:	429c      	cmp	r4, r3
 800b582:	d12b      	bne.n	800b5dc <__swbuf_r+0x70>
 800b584:	686c      	ldr	r4, [r5, #4]
 800b586:	69a3      	ldr	r3, [r4, #24]
 800b588:	60a3      	str	r3, [r4, #8]
 800b58a:	89a3      	ldrh	r3, [r4, #12]
 800b58c:	071a      	lsls	r2, r3, #28
 800b58e:	d52f      	bpl.n	800b5f0 <__swbuf_r+0x84>
 800b590:	6923      	ldr	r3, [r4, #16]
 800b592:	b36b      	cbz	r3, 800b5f0 <__swbuf_r+0x84>
 800b594:	6923      	ldr	r3, [r4, #16]
 800b596:	6820      	ldr	r0, [r4, #0]
 800b598:	1ac0      	subs	r0, r0, r3
 800b59a:	6963      	ldr	r3, [r4, #20]
 800b59c:	b2f6      	uxtb	r6, r6
 800b59e:	4283      	cmp	r3, r0
 800b5a0:	4637      	mov	r7, r6
 800b5a2:	dc04      	bgt.n	800b5ae <__swbuf_r+0x42>
 800b5a4:	4621      	mov	r1, r4
 800b5a6:	4628      	mov	r0, r5
 800b5a8:	f000 f93c 	bl	800b824 <_fflush_r>
 800b5ac:	bb30      	cbnz	r0, 800b5fc <__swbuf_r+0x90>
 800b5ae:	68a3      	ldr	r3, [r4, #8]
 800b5b0:	3b01      	subs	r3, #1
 800b5b2:	60a3      	str	r3, [r4, #8]
 800b5b4:	6823      	ldr	r3, [r4, #0]
 800b5b6:	1c5a      	adds	r2, r3, #1
 800b5b8:	6022      	str	r2, [r4, #0]
 800b5ba:	701e      	strb	r6, [r3, #0]
 800b5bc:	6963      	ldr	r3, [r4, #20]
 800b5be:	3001      	adds	r0, #1
 800b5c0:	4283      	cmp	r3, r0
 800b5c2:	d004      	beq.n	800b5ce <__swbuf_r+0x62>
 800b5c4:	89a3      	ldrh	r3, [r4, #12]
 800b5c6:	07db      	lsls	r3, r3, #31
 800b5c8:	d506      	bpl.n	800b5d8 <__swbuf_r+0x6c>
 800b5ca:	2e0a      	cmp	r6, #10
 800b5cc:	d104      	bne.n	800b5d8 <__swbuf_r+0x6c>
 800b5ce:	4621      	mov	r1, r4
 800b5d0:	4628      	mov	r0, r5
 800b5d2:	f000 f927 	bl	800b824 <_fflush_r>
 800b5d6:	b988      	cbnz	r0, 800b5fc <__swbuf_r+0x90>
 800b5d8:	4638      	mov	r0, r7
 800b5da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5dc:	4b0a      	ldr	r3, [pc, #40]	; (800b608 <__swbuf_r+0x9c>)
 800b5de:	429c      	cmp	r4, r3
 800b5e0:	d101      	bne.n	800b5e6 <__swbuf_r+0x7a>
 800b5e2:	68ac      	ldr	r4, [r5, #8]
 800b5e4:	e7cf      	b.n	800b586 <__swbuf_r+0x1a>
 800b5e6:	4b09      	ldr	r3, [pc, #36]	; (800b60c <__swbuf_r+0xa0>)
 800b5e8:	429c      	cmp	r4, r3
 800b5ea:	bf08      	it	eq
 800b5ec:	68ec      	ldreq	r4, [r5, #12]
 800b5ee:	e7ca      	b.n	800b586 <__swbuf_r+0x1a>
 800b5f0:	4621      	mov	r1, r4
 800b5f2:	4628      	mov	r0, r5
 800b5f4:	f000 f81a 	bl	800b62c <__swsetup_r>
 800b5f8:	2800      	cmp	r0, #0
 800b5fa:	d0cb      	beq.n	800b594 <__swbuf_r+0x28>
 800b5fc:	f04f 37ff 	mov.w	r7, #4294967295
 800b600:	e7ea      	b.n	800b5d8 <__swbuf_r+0x6c>
 800b602:	bf00      	nop
 800b604:	0800c12c 	.word	0x0800c12c
 800b608:	0800c14c 	.word	0x0800c14c
 800b60c:	0800c10c 	.word	0x0800c10c

0800b610 <__ascii_wctomb>:
 800b610:	b149      	cbz	r1, 800b626 <__ascii_wctomb+0x16>
 800b612:	2aff      	cmp	r2, #255	; 0xff
 800b614:	bf85      	ittet	hi
 800b616:	238a      	movhi	r3, #138	; 0x8a
 800b618:	6003      	strhi	r3, [r0, #0]
 800b61a:	700a      	strbls	r2, [r1, #0]
 800b61c:	f04f 30ff 	movhi.w	r0, #4294967295
 800b620:	bf98      	it	ls
 800b622:	2001      	movls	r0, #1
 800b624:	4770      	bx	lr
 800b626:	4608      	mov	r0, r1
 800b628:	4770      	bx	lr
	...

0800b62c <__swsetup_r>:
 800b62c:	4b32      	ldr	r3, [pc, #200]	; (800b6f8 <__swsetup_r+0xcc>)
 800b62e:	b570      	push	{r4, r5, r6, lr}
 800b630:	681d      	ldr	r5, [r3, #0]
 800b632:	4606      	mov	r6, r0
 800b634:	460c      	mov	r4, r1
 800b636:	b125      	cbz	r5, 800b642 <__swsetup_r+0x16>
 800b638:	69ab      	ldr	r3, [r5, #24]
 800b63a:	b913      	cbnz	r3, 800b642 <__swsetup_r+0x16>
 800b63c:	4628      	mov	r0, r5
 800b63e:	f000 f985 	bl	800b94c <__sinit>
 800b642:	4b2e      	ldr	r3, [pc, #184]	; (800b6fc <__swsetup_r+0xd0>)
 800b644:	429c      	cmp	r4, r3
 800b646:	d10f      	bne.n	800b668 <__swsetup_r+0x3c>
 800b648:	686c      	ldr	r4, [r5, #4]
 800b64a:	89a3      	ldrh	r3, [r4, #12]
 800b64c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b650:	0719      	lsls	r1, r3, #28
 800b652:	d42c      	bmi.n	800b6ae <__swsetup_r+0x82>
 800b654:	06dd      	lsls	r5, r3, #27
 800b656:	d411      	bmi.n	800b67c <__swsetup_r+0x50>
 800b658:	2309      	movs	r3, #9
 800b65a:	6033      	str	r3, [r6, #0]
 800b65c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b660:	81a3      	strh	r3, [r4, #12]
 800b662:	f04f 30ff 	mov.w	r0, #4294967295
 800b666:	e03e      	b.n	800b6e6 <__swsetup_r+0xba>
 800b668:	4b25      	ldr	r3, [pc, #148]	; (800b700 <__swsetup_r+0xd4>)
 800b66a:	429c      	cmp	r4, r3
 800b66c:	d101      	bne.n	800b672 <__swsetup_r+0x46>
 800b66e:	68ac      	ldr	r4, [r5, #8]
 800b670:	e7eb      	b.n	800b64a <__swsetup_r+0x1e>
 800b672:	4b24      	ldr	r3, [pc, #144]	; (800b704 <__swsetup_r+0xd8>)
 800b674:	429c      	cmp	r4, r3
 800b676:	bf08      	it	eq
 800b678:	68ec      	ldreq	r4, [r5, #12]
 800b67a:	e7e6      	b.n	800b64a <__swsetup_r+0x1e>
 800b67c:	0758      	lsls	r0, r3, #29
 800b67e:	d512      	bpl.n	800b6a6 <__swsetup_r+0x7a>
 800b680:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b682:	b141      	cbz	r1, 800b696 <__swsetup_r+0x6a>
 800b684:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b688:	4299      	cmp	r1, r3
 800b68a:	d002      	beq.n	800b692 <__swsetup_r+0x66>
 800b68c:	4630      	mov	r0, r6
 800b68e:	f7ff fb31 	bl	800acf4 <_free_r>
 800b692:	2300      	movs	r3, #0
 800b694:	6363      	str	r3, [r4, #52]	; 0x34
 800b696:	89a3      	ldrh	r3, [r4, #12]
 800b698:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b69c:	81a3      	strh	r3, [r4, #12]
 800b69e:	2300      	movs	r3, #0
 800b6a0:	6063      	str	r3, [r4, #4]
 800b6a2:	6923      	ldr	r3, [r4, #16]
 800b6a4:	6023      	str	r3, [r4, #0]
 800b6a6:	89a3      	ldrh	r3, [r4, #12]
 800b6a8:	f043 0308 	orr.w	r3, r3, #8
 800b6ac:	81a3      	strh	r3, [r4, #12]
 800b6ae:	6923      	ldr	r3, [r4, #16]
 800b6b0:	b94b      	cbnz	r3, 800b6c6 <__swsetup_r+0x9a>
 800b6b2:	89a3      	ldrh	r3, [r4, #12]
 800b6b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b6b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b6bc:	d003      	beq.n	800b6c6 <__swsetup_r+0x9a>
 800b6be:	4621      	mov	r1, r4
 800b6c0:	4630      	mov	r0, r6
 800b6c2:	f000 fa09 	bl	800bad8 <__smakebuf_r>
 800b6c6:	89a0      	ldrh	r0, [r4, #12]
 800b6c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b6cc:	f010 0301 	ands.w	r3, r0, #1
 800b6d0:	d00a      	beq.n	800b6e8 <__swsetup_r+0xbc>
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	60a3      	str	r3, [r4, #8]
 800b6d6:	6963      	ldr	r3, [r4, #20]
 800b6d8:	425b      	negs	r3, r3
 800b6da:	61a3      	str	r3, [r4, #24]
 800b6dc:	6923      	ldr	r3, [r4, #16]
 800b6de:	b943      	cbnz	r3, 800b6f2 <__swsetup_r+0xc6>
 800b6e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b6e4:	d1ba      	bne.n	800b65c <__swsetup_r+0x30>
 800b6e6:	bd70      	pop	{r4, r5, r6, pc}
 800b6e8:	0781      	lsls	r1, r0, #30
 800b6ea:	bf58      	it	pl
 800b6ec:	6963      	ldrpl	r3, [r4, #20]
 800b6ee:	60a3      	str	r3, [r4, #8]
 800b6f0:	e7f4      	b.n	800b6dc <__swsetup_r+0xb0>
 800b6f2:	2000      	movs	r0, #0
 800b6f4:	e7f7      	b.n	800b6e6 <__swsetup_r+0xba>
 800b6f6:	bf00      	nop
 800b6f8:	20000010 	.word	0x20000010
 800b6fc:	0800c12c 	.word	0x0800c12c
 800b700:	0800c14c 	.word	0x0800c14c
 800b704:	0800c10c 	.word	0x0800c10c

0800b708 <abort>:
 800b708:	b508      	push	{r3, lr}
 800b70a:	2006      	movs	r0, #6
 800b70c:	f000 fa54 	bl	800bbb8 <raise>
 800b710:	2001      	movs	r0, #1
 800b712:	f7f6 fef9 	bl	8002508 <_exit>
	...

0800b718 <__sflush_r>:
 800b718:	898a      	ldrh	r2, [r1, #12]
 800b71a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b71e:	4605      	mov	r5, r0
 800b720:	0710      	lsls	r0, r2, #28
 800b722:	460c      	mov	r4, r1
 800b724:	d458      	bmi.n	800b7d8 <__sflush_r+0xc0>
 800b726:	684b      	ldr	r3, [r1, #4]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	dc05      	bgt.n	800b738 <__sflush_r+0x20>
 800b72c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b72e:	2b00      	cmp	r3, #0
 800b730:	dc02      	bgt.n	800b738 <__sflush_r+0x20>
 800b732:	2000      	movs	r0, #0
 800b734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b738:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b73a:	2e00      	cmp	r6, #0
 800b73c:	d0f9      	beq.n	800b732 <__sflush_r+0x1a>
 800b73e:	2300      	movs	r3, #0
 800b740:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b744:	682f      	ldr	r7, [r5, #0]
 800b746:	602b      	str	r3, [r5, #0]
 800b748:	d032      	beq.n	800b7b0 <__sflush_r+0x98>
 800b74a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b74c:	89a3      	ldrh	r3, [r4, #12]
 800b74e:	075a      	lsls	r2, r3, #29
 800b750:	d505      	bpl.n	800b75e <__sflush_r+0x46>
 800b752:	6863      	ldr	r3, [r4, #4]
 800b754:	1ac0      	subs	r0, r0, r3
 800b756:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b758:	b10b      	cbz	r3, 800b75e <__sflush_r+0x46>
 800b75a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b75c:	1ac0      	subs	r0, r0, r3
 800b75e:	2300      	movs	r3, #0
 800b760:	4602      	mov	r2, r0
 800b762:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b764:	6a21      	ldr	r1, [r4, #32]
 800b766:	4628      	mov	r0, r5
 800b768:	47b0      	blx	r6
 800b76a:	1c43      	adds	r3, r0, #1
 800b76c:	89a3      	ldrh	r3, [r4, #12]
 800b76e:	d106      	bne.n	800b77e <__sflush_r+0x66>
 800b770:	6829      	ldr	r1, [r5, #0]
 800b772:	291d      	cmp	r1, #29
 800b774:	d82c      	bhi.n	800b7d0 <__sflush_r+0xb8>
 800b776:	4a2a      	ldr	r2, [pc, #168]	; (800b820 <__sflush_r+0x108>)
 800b778:	40ca      	lsrs	r2, r1
 800b77a:	07d6      	lsls	r6, r2, #31
 800b77c:	d528      	bpl.n	800b7d0 <__sflush_r+0xb8>
 800b77e:	2200      	movs	r2, #0
 800b780:	6062      	str	r2, [r4, #4]
 800b782:	04d9      	lsls	r1, r3, #19
 800b784:	6922      	ldr	r2, [r4, #16]
 800b786:	6022      	str	r2, [r4, #0]
 800b788:	d504      	bpl.n	800b794 <__sflush_r+0x7c>
 800b78a:	1c42      	adds	r2, r0, #1
 800b78c:	d101      	bne.n	800b792 <__sflush_r+0x7a>
 800b78e:	682b      	ldr	r3, [r5, #0]
 800b790:	b903      	cbnz	r3, 800b794 <__sflush_r+0x7c>
 800b792:	6560      	str	r0, [r4, #84]	; 0x54
 800b794:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b796:	602f      	str	r7, [r5, #0]
 800b798:	2900      	cmp	r1, #0
 800b79a:	d0ca      	beq.n	800b732 <__sflush_r+0x1a>
 800b79c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b7a0:	4299      	cmp	r1, r3
 800b7a2:	d002      	beq.n	800b7aa <__sflush_r+0x92>
 800b7a4:	4628      	mov	r0, r5
 800b7a6:	f7ff faa5 	bl	800acf4 <_free_r>
 800b7aa:	2000      	movs	r0, #0
 800b7ac:	6360      	str	r0, [r4, #52]	; 0x34
 800b7ae:	e7c1      	b.n	800b734 <__sflush_r+0x1c>
 800b7b0:	6a21      	ldr	r1, [r4, #32]
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	4628      	mov	r0, r5
 800b7b6:	47b0      	blx	r6
 800b7b8:	1c41      	adds	r1, r0, #1
 800b7ba:	d1c7      	bne.n	800b74c <__sflush_r+0x34>
 800b7bc:	682b      	ldr	r3, [r5, #0]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d0c4      	beq.n	800b74c <__sflush_r+0x34>
 800b7c2:	2b1d      	cmp	r3, #29
 800b7c4:	d001      	beq.n	800b7ca <__sflush_r+0xb2>
 800b7c6:	2b16      	cmp	r3, #22
 800b7c8:	d101      	bne.n	800b7ce <__sflush_r+0xb6>
 800b7ca:	602f      	str	r7, [r5, #0]
 800b7cc:	e7b1      	b.n	800b732 <__sflush_r+0x1a>
 800b7ce:	89a3      	ldrh	r3, [r4, #12]
 800b7d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7d4:	81a3      	strh	r3, [r4, #12]
 800b7d6:	e7ad      	b.n	800b734 <__sflush_r+0x1c>
 800b7d8:	690f      	ldr	r7, [r1, #16]
 800b7da:	2f00      	cmp	r7, #0
 800b7dc:	d0a9      	beq.n	800b732 <__sflush_r+0x1a>
 800b7de:	0793      	lsls	r3, r2, #30
 800b7e0:	680e      	ldr	r6, [r1, #0]
 800b7e2:	bf08      	it	eq
 800b7e4:	694b      	ldreq	r3, [r1, #20]
 800b7e6:	600f      	str	r7, [r1, #0]
 800b7e8:	bf18      	it	ne
 800b7ea:	2300      	movne	r3, #0
 800b7ec:	eba6 0807 	sub.w	r8, r6, r7
 800b7f0:	608b      	str	r3, [r1, #8]
 800b7f2:	f1b8 0f00 	cmp.w	r8, #0
 800b7f6:	dd9c      	ble.n	800b732 <__sflush_r+0x1a>
 800b7f8:	6a21      	ldr	r1, [r4, #32]
 800b7fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b7fc:	4643      	mov	r3, r8
 800b7fe:	463a      	mov	r2, r7
 800b800:	4628      	mov	r0, r5
 800b802:	47b0      	blx	r6
 800b804:	2800      	cmp	r0, #0
 800b806:	dc06      	bgt.n	800b816 <__sflush_r+0xfe>
 800b808:	89a3      	ldrh	r3, [r4, #12]
 800b80a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b80e:	81a3      	strh	r3, [r4, #12]
 800b810:	f04f 30ff 	mov.w	r0, #4294967295
 800b814:	e78e      	b.n	800b734 <__sflush_r+0x1c>
 800b816:	4407      	add	r7, r0
 800b818:	eba8 0800 	sub.w	r8, r8, r0
 800b81c:	e7e9      	b.n	800b7f2 <__sflush_r+0xda>
 800b81e:	bf00      	nop
 800b820:	20400001 	.word	0x20400001

0800b824 <_fflush_r>:
 800b824:	b538      	push	{r3, r4, r5, lr}
 800b826:	690b      	ldr	r3, [r1, #16]
 800b828:	4605      	mov	r5, r0
 800b82a:	460c      	mov	r4, r1
 800b82c:	b913      	cbnz	r3, 800b834 <_fflush_r+0x10>
 800b82e:	2500      	movs	r5, #0
 800b830:	4628      	mov	r0, r5
 800b832:	bd38      	pop	{r3, r4, r5, pc}
 800b834:	b118      	cbz	r0, 800b83e <_fflush_r+0x1a>
 800b836:	6983      	ldr	r3, [r0, #24]
 800b838:	b90b      	cbnz	r3, 800b83e <_fflush_r+0x1a>
 800b83a:	f000 f887 	bl	800b94c <__sinit>
 800b83e:	4b14      	ldr	r3, [pc, #80]	; (800b890 <_fflush_r+0x6c>)
 800b840:	429c      	cmp	r4, r3
 800b842:	d11b      	bne.n	800b87c <_fflush_r+0x58>
 800b844:	686c      	ldr	r4, [r5, #4]
 800b846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d0ef      	beq.n	800b82e <_fflush_r+0xa>
 800b84e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b850:	07d0      	lsls	r0, r2, #31
 800b852:	d404      	bmi.n	800b85e <_fflush_r+0x3a>
 800b854:	0599      	lsls	r1, r3, #22
 800b856:	d402      	bmi.n	800b85e <_fflush_r+0x3a>
 800b858:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b85a:	f000 f915 	bl	800ba88 <__retarget_lock_acquire_recursive>
 800b85e:	4628      	mov	r0, r5
 800b860:	4621      	mov	r1, r4
 800b862:	f7ff ff59 	bl	800b718 <__sflush_r>
 800b866:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b868:	07da      	lsls	r2, r3, #31
 800b86a:	4605      	mov	r5, r0
 800b86c:	d4e0      	bmi.n	800b830 <_fflush_r+0xc>
 800b86e:	89a3      	ldrh	r3, [r4, #12]
 800b870:	059b      	lsls	r3, r3, #22
 800b872:	d4dd      	bmi.n	800b830 <_fflush_r+0xc>
 800b874:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b876:	f000 f908 	bl	800ba8a <__retarget_lock_release_recursive>
 800b87a:	e7d9      	b.n	800b830 <_fflush_r+0xc>
 800b87c:	4b05      	ldr	r3, [pc, #20]	; (800b894 <_fflush_r+0x70>)
 800b87e:	429c      	cmp	r4, r3
 800b880:	d101      	bne.n	800b886 <_fflush_r+0x62>
 800b882:	68ac      	ldr	r4, [r5, #8]
 800b884:	e7df      	b.n	800b846 <_fflush_r+0x22>
 800b886:	4b04      	ldr	r3, [pc, #16]	; (800b898 <_fflush_r+0x74>)
 800b888:	429c      	cmp	r4, r3
 800b88a:	bf08      	it	eq
 800b88c:	68ec      	ldreq	r4, [r5, #12]
 800b88e:	e7da      	b.n	800b846 <_fflush_r+0x22>
 800b890:	0800c12c 	.word	0x0800c12c
 800b894:	0800c14c 	.word	0x0800c14c
 800b898:	0800c10c 	.word	0x0800c10c

0800b89c <std>:
 800b89c:	2300      	movs	r3, #0
 800b89e:	b510      	push	{r4, lr}
 800b8a0:	4604      	mov	r4, r0
 800b8a2:	e9c0 3300 	strd	r3, r3, [r0]
 800b8a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b8aa:	6083      	str	r3, [r0, #8]
 800b8ac:	8181      	strh	r1, [r0, #12]
 800b8ae:	6643      	str	r3, [r0, #100]	; 0x64
 800b8b0:	81c2      	strh	r2, [r0, #14]
 800b8b2:	6183      	str	r3, [r0, #24]
 800b8b4:	4619      	mov	r1, r3
 800b8b6:	2208      	movs	r2, #8
 800b8b8:	305c      	adds	r0, #92	; 0x5c
 800b8ba:	f7fd fb59 	bl	8008f70 <memset>
 800b8be:	4b05      	ldr	r3, [pc, #20]	; (800b8d4 <std+0x38>)
 800b8c0:	6263      	str	r3, [r4, #36]	; 0x24
 800b8c2:	4b05      	ldr	r3, [pc, #20]	; (800b8d8 <std+0x3c>)
 800b8c4:	62a3      	str	r3, [r4, #40]	; 0x28
 800b8c6:	4b05      	ldr	r3, [pc, #20]	; (800b8dc <std+0x40>)
 800b8c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b8ca:	4b05      	ldr	r3, [pc, #20]	; (800b8e0 <std+0x44>)
 800b8cc:	6224      	str	r4, [r4, #32]
 800b8ce:	6323      	str	r3, [r4, #48]	; 0x30
 800b8d0:	bd10      	pop	{r4, pc}
 800b8d2:	bf00      	nop
 800b8d4:	0800bbf1 	.word	0x0800bbf1
 800b8d8:	0800bc13 	.word	0x0800bc13
 800b8dc:	0800bc4b 	.word	0x0800bc4b
 800b8e0:	0800bc6f 	.word	0x0800bc6f

0800b8e4 <_cleanup_r>:
 800b8e4:	4901      	ldr	r1, [pc, #4]	; (800b8ec <_cleanup_r+0x8>)
 800b8e6:	f000 b8af 	b.w	800ba48 <_fwalk_reent>
 800b8ea:	bf00      	nop
 800b8ec:	0800b825 	.word	0x0800b825

0800b8f0 <__sfmoreglue>:
 800b8f0:	b570      	push	{r4, r5, r6, lr}
 800b8f2:	2268      	movs	r2, #104	; 0x68
 800b8f4:	1e4d      	subs	r5, r1, #1
 800b8f6:	4355      	muls	r5, r2
 800b8f8:	460e      	mov	r6, r1
 800b8fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b8fe:	f7ff fa65 	bl	800adcc <_malloc_r>
 800b902:	4604      	mov	r4, r0
 800b904:	b140      	cbz	r0, 800b918 <__sfmoreglue+0x28>
 800b906:	2100      	movs	r1, #0
 800b908:	e9c0 1600 	strd	r1, r6, [r0]
 800b90c:	300c      	adds	r0, #12
 800b90e:	60a0      	str	r0, [r4, #8]
 800b910:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b914:	f7fd fb2c 	bl	8008f70 <memset>
 800b918:	4620      	mov	r0, r4
 800b91a:	bd70      	pop	{r4, r5, r6, pc}

0800b91c <__sfp_lock_acquire>:
 800b91c:	4801      	ldr	r0, [pc, #4]	; (800b924 <__sfp_lock_acquire+0x8>)
 800b91e:	f000 b8b3 	b.w	800ba88 <__retarget_lock_acquire_recursive>
 800b922:	bf00      	nop
 800b924:	2003b21d 	.word	0x2003b21d

0800b928 <__sfp_lock_release>:
 800b928:	4801      	ldr	r0, [pc, #4]	; (800b930 <__sfp_lock_release+0x8>)
 800b92a:	f000 b8ae 	b.w	800ba8a <__retarget_lock_release_recursive>
 800b92e:	bf00      	nop
 800b930:	2003b21d 	.word	0x2003b21d

0800b934 <__sinit_lock_acquire>:
 800b934:	4801      	ldr	r0, [pc, #4]	; (800b93c <__sinit_lock_acquire+0x8>)
 800b936:	f000 b8a7 	b.w	800ba88 <__retarget_lock_acquire_recursive>
 800b93a:	bf00      	nop
 800b93c:	2003b21e 	.word	0x2003b21e

0800b940 <__sinit_lock_release>:
 800b940:	4801      	ldr	r0, [pc, #4]	; (800b948 <__sinit_lock_release+0x8>)
 800b942:	f000 b8a2 	b.w	800ba8a <__retarget_lock_release_recursive>
 800b946:	bf00      	nop
 800b948:	2003b21e 	.word	0x2003b21e

0800b94c <__sinit>:
 800b94c:	b510      	push	{r4, lr}
 800b94e:	4604      	mov	r4, r0
 800b950:	f7ff fff0 	bl	800b934 <__sinit_lock_acquire>
 800b954:	69a3      	ldr	r3, [r4, #24]
 800b956:	b11b      	cbz	r3, 800b960 <__sinit+0x14>
 800b958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b95c:	f7ff bff0 	b.w	800b940 <__sinit_lock_release>
 800b960:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b964:	6523      	str	r3, [r4, #80]	; 0x50
 800b966:	4b13      	ldr	r3, [pc, #76]	; (800b9b4 <__sinit+0x68>)
 800b968:	4a13      	ldr	r2, [pc, #76]	; (800b9b8 <__sinit+0x6c>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	62a2      	str	r2, [r4, #40]	; 0x28
 800b96e:	42a3      	cmp	r3, r4
 800b970:	bf04      	itt	eq
 800b972:	2301      	moveq	r3, #1
 800b974:	61a3      	streq	r3, [r4, #24]
 800b976:	4620      	mov	r0, r4
 800b978:	f000 f820 	bl	800b9bc <__sfp>
 800b97c:	6060      	str	r0, [r4, #4]
 800b97e:	4620      	mov	r0, r4
 800b980:	f000 f81c 	bl	800b9bc <__sfp>
 800b984:	60a0      	str	r0, [r4, #8]
 800b986:	4620      	mov	r0, r4
 800b988:	f000 f818 	bl	800b9bc <__sfp>
 800b98c:	2200      	movs	r2, #0
 800b98e:	60e0      	str	r0, [r4, #12]
 800b990:	2104      	movs	r1, #4
 800b992:	6860      	ldr	r0, [r4, #4]
 800b994:	f7ff ff82 	bl	800b89c <std>
 800b998:	68a0      	ldr	r0, [r4, #8]
 800b99a:	2201      	movs	r2, #1
 800b99c:	2109      	movs	r1, #9
 800b99e:	f7ff ff7d 	bl	800b89c <std>
 800b9a2:	68e0      	ldr	r0, [r4, #12]
 800b9a4:	2202      	movs	r2, #2
 800b9a6:	2112      	movs	r1, #18
 800b9a8:	f7ff ff78 	bl	800b89c <std>
 800b9ac:	2301      	movs	r3, #1
 800b9ae:	61a3      	str	r3, [r4, #24]
 800b9b0:	e7d2      	b.n	800b958 <__sinit+0xc>
 800b9b2:	bf00      	nop
 800b9b4:	0800bd90 	.word	0x0800bd90
 800b9b8:	0800b8e5 	.word	0x0800b8e5

0800b9bc <__sfp>:
 800b9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9be:	4607      	mov	r7, r0
 800b9c0:	f7ff ffac 	bl	800b91c <__sfp_lock_acquire>
 800b9c4:	4b1e      	ldr	r3, [pc, #120]	; (800ba40 <__sfp+0x84>)
 800b9c6:	681e      	ldr	r6, [r3, #0]
 800b9c8:	69b3      	ldr	r3, [r6, #24]
 800b9ca:	b913      	cbnz	r3, 800b9d2 <__sfp+0x16>
 800b9cc:	4630      	mov	r0, r6
 800b9ce:	f7ff ffbd 	bl	800b94c <__sinit>
 800b9d2:	3648      	adds	r6, #72	; 0x48
 800b9d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b9d8:	3b01      	subs	r3, #1
 800b9da:	d503      	bpl.n	800b9e4 <__sfp+0x28>
 800b9dc:	6833      	ldr	r3, [r6, #0]
 800b9de:	b30b      	cbz	r3, 800ba24 <__sfp+0x68>
 800b9e0:	6836      	ldr	r6, [r6, #0]
 800b9e2:	e7f7      	b.n	800b9d4 <__sfp+0x18>
 800b9e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b9e8:	b9d5      	cbnz	r5, 800ba20 <__sfp+0x64>
 800b9ea:	4b16      	ldr	r3, [pc, #88]	; (800ba44 <__sfp+0x88>)
 800b9ec:	60e3      	str	r3, [r4, #12]
 800b9ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b9f2:	6665      	str	r5, [r4, #100]	; 0x64
 800b9f4:	f000 f847 	bl	800ba86 <__retarget_lock_init_recursive>
 800b9f8:	f7ff ff96 	bl	800b928 <__sfp_lock_release>
 800b9fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ba00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ba04:	6025      	str	r5, [r4, #0]
 800ba06:	61a5      	str	r5, [r4, #24]
 800ba08:	2208      	movs	r2, #8
 800ba0a:	4629      	mov	r1, r5
 800ba0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ba10:	f7fd faae 	bl	8008f70 <memset>
 800ba14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ba18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ba1c:	4620      	mov	r0, r4
 800ba1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba20:	3468      	adds	r4, #104	; 0x68
 800ba22:	e7d9      	b.n	800b9d8 <__sfp+0x1c>
 800ba24:	2104      	movs	r1, #4
 800ba26:	4638      	mov	r0, r7
 800ba28:	f7ff ff62 	bl	800b8f0 <__sfmoreglue>
 800ba2c:	4604      	mov	r4, r0
 800ba2e:	6030      	str	r0, [r6, #0]
 800ba30:	2800      	cmp	r0, #0
 800ba32:	d1d5      	bne.n	800b9e0 <__sfp+0x24>
 800ba34:	f7ff ff78 	bl	800b928 <__sfp_lock_release>
 800ba38:	230c      	movs	r3, #12
 800ba3a:	603b      	str	r3, [r7, #0]
 800ba3c:	e7ee      	b.n	800ba1c <__sfp+0x60>
 800ba3e:	bf00      	nop
 800ba40:	0800bd90 	.word	0x0800bd90
 800ba44:	ffff0001 	.word	0xffff0001

0800ba48 <_fwalk_reent>:
 800ba48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba4c:	4606      	mov	r6, r0
 800ba4e:	4688      	mov	r8, r1
 800ba50:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ba54:	2700      	movs	r7, #0
 800ba56:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba5a:	f1b9 0901 	subs.w	r9, r9, #1
 800ba5e:	d505      	bpl.n	800ba6c <_fwalk_reent+0x24>
 800ba60:	6824      	ldr	r4, [r4, #0]
 800ba62:	2c00      	cmp	r4, #0
 800ba64:	d1f7      	bne.n	800ba56 <_fwalk_reent+0xe>
 800ba66:	4638      	mov	r0, r7
 800ba68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba6c:	89ab      	ldrh	r3, [r5, #12]
 800ba6e:	2b01      	cmp	r3, #1
 800ba70:	d907      	bls.n	800ba82 <_fwalk_reent+0x3a>
 800ba72:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba76:	3301      	adds	r3, #1
 800ba78:	d003      	beq.n	800ba82 <_fwalk_reent+0x3a>
 800ba7a:	4629      	mov	r1, r5
 800ba7c:	4630      	mov	r0, r6
 800ba7e:	47c0      	blx	r8
 800ba80:	4307      	orrs	r7, r0
 800ba82:	3568      	adds	r5, #104	; 0x68
 800ba84:	e7e9      	b.n	800ba5a <_fwalk_reent+0x12>

0800ba86 <__retarget_lock_init_recursive>:
 800ba86:	4770      	bx	lr

0800ba88 <__retarget_lock_acquire_recursive>:
 800ba88:	4770      	bx	lr

0800ba8a <__retarget_lock_release_recursive>:
 800ba8a:	4770      	bx	lr

0800ba8c <__swhatbuf_r>:
 800ba8c:	b570      	push	{r4, r5, r6, lr}
 800ba8e:	460e      	mov	r6, r1
 800ba90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba94:	2900      	cmp	r1, #0
 800ba96:	b096      	sub	sp, #88	; 0x58
 800ba98:	4614      	mov	r4, r2
 800ba9a:	461d      	mov	r5, r3
 800ba9c:	da08      	bge.n	800bab0 <__swhatbuf_r+0x24>
 800ba9e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800baa2:	2200      	movs	r2, #0
 800baa4:	602a      	str	r2, [r5, #0]
 800baa6:	061a      	lsls	r2, r3, #24
 800baa8:	d410      	bmi.n	800bacc <__swhatbuf_r+0x40>
 800baaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800baae:	e00e      	b.n	800bace <__swhatbuf_r+0x42>
 800bab0:	466a      	mov	r2, sp
 800bab2:	f000 f903 	bl	800bcbc <_fstat_r>
 800bab6:	2800      	cmp	r0, #0
 800bab8:	dbf1      	blt.n	800ba9e <__swhatbuf_r+0x12>
 800baba:	9a01      	ldr	r2, [sp, #4]
 800babc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bac0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bac4:	425a      	negs	r2, r3
 800bac6:	415a      	adcs	r2, r3
 800bac8:	602a      	str	r2, [r5, #0]
 800baca:	e7ee      	b.n	800baaa <__swhatbuf_r+0x1e>
 800bacc:	2340      	movs	r3, #64	; 0x40
 800bace:	2000      	movs	r0, #0
 800bad0:	6023      	str	r3, [r4, #0]
 800bad2:	b016      	add	sp, #88	; 0x58
 800bad4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bad8 <__smakebuf_r>:
 800bad8:	898b      	ldrh	r3, [r1, #12]
 800bada:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800badc:	079d      	lsls	r5, r3, #30
 800bade:	4606      	mov	r6, r0
 800bae0:	460c      	mov	r4, r1
 800bae2:	d507      	bpl.n	800baf4 <__smakebuf_r+0x1c>
 800bae4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bae8:	6023      	str	r3, [r4, #0]
 800baea:	6123      	str	r3, [r4, #16]
 800baec:	2301      	movs	r3, #1
 800baee:	6163      	str	r3, [r4, #20]
 800baf0:	b002      	add	sp, #8
 800baf2:	bd70      	pop	{r4, r5, r6, pc}
 800baf4:	ab01      	add	r3, sp, #4
 800baf6:	466a      	mov	r2, sp
 800baf8:	f7ff ffc8 	bl	800ba8c <__swhatbuf_r>
 800bafc:	9900      	ldr	r1, [sp, #0]
 800bafe:	4605      	mov	r5, r0
 800bb00:	4630      	mov	r0, r6
 800bb02:	f7ff f963 	bl	800adcc <_malloc_r>
 800bb06:	b948      	cbnz	r0, 800bb1c <__smakebuf_r+0x44>
 800bb08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb0c:	059a      	lsls	r2, r3, #22
 800bb0e:	d4ef      	bmi.n	800baf0 <__smakebuf_r+0x18>
 800bb10:	f023 0303 	bic.w	r3, r3, #3
 800bb14:	f043 0302 	orr.w	r3, r3, #2
 800bb18:	81a3      	strh	r3, [r4, #12]
 800bb1a:	e7e3      	b.n	800bae4 <__smakebuf_r+0xc>
 800bb1c:	4b0d      	ldr	r3, [pc, #52]	; (800bb54 <__smakebuf_r+0x7c>)
 800bb1e:	62b3      	str	r3, [r6, #40]	; 0x28
 800bb20:	89a3      	ldrh	r3, [r4, #12]
 800bb22:	6020      	str	r0, [r4, #0]
 800bb24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb28:	81a3      	strh	r3, [r4, #12]
 800bb2a:	9b00      	ldr	r3, [sp, #0]
 800bb2c:	6163      	str	r3, [r4, #20]
 800bb2e:	9b01      	ldr	r3, [sp, #4]
 800bb30:	6120      	str	r0, [r4, #16]
 800bb32:	b15b      	cbz	r3, 800bb4c <__smakebuf_r+0x74>
 800bb34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb38:	4630      	mov	r0, r6
 800bb3a:	f000 f8d1 	bl	800bce0 <_isatty_r>
 800bb3e:	b128      	cbz	r0, 800bb4c <__smakebuf_r+0x74>
 800bb40:	89a3      	ldrh	r3, [r4, #12]
 800bb42:	f023 0303 	bic.w	r3, r3, #3
 800bb46:	f043 0301 	orr.w	r3, r3, #1
 800bb4a:	81a3      	strh	r3, [r4, #12]
 800bb4c:	89a0      	ldrh	r0, [r4, #12]
 800bb4e:	4305      	orrs	r5, r0
 800bb50:	81a5      	strh	r5, [r4, #12]
 800bb52:	e7cd      	b.n	800baf0 <__smakebuf_r+0x18>
 800bb54:	0800b8e5 	.word	0x0800b8e5

0800bb58 <_malloc_usable_size_r>:
 800bb58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb5c:	1f18      	subs	r0, r3, #4
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	bfbc      	itt	lt
 800bb62:	580b      	ldrlt	r3, [r1, r0]
 800bb64:	18c0      	addlt	r0, r0, r3
 800bb66:	4770      	bx	lr

0800bb68 <_raise_r>:
 800bb68:	291f      	cmp	r1, #31
 800bb6a:	b538      	push	{r3, r4, r5, lr}
 800bb6c:	4604      	mov	r4, r0
 800bb6e:	460d      	mov	r5, r1
 800bb70:	d904      	bls.n	800bb7c <_raise_r+0x14>
 800bb72:	2316      	movs	r3, #22
 800bb74:	6003      	str	r3, [r0, #0]
 800bb76:	f04f 30ff 	mov.w	r0, #4294967295
 800bb7a:	bd38      	pop	{r3, r4, r5, pc}
 800bb7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bb7e:	b112      	cbz	r2, 800bb86 <_raise_r+0x1e>
 800bb80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bb84:	b94b      	cbnz	r3, 800bb9a <_raise_r+0x32>
 800bb86:	4620      	mov	r0, r4
 800bb88:	f000 f830 	bl	800bbec <_getpid_r>
 800bb8c:	462a      	mov	r2, r5
 800bb8e:	4601      	mov	r1, r0
 800bb90:	4620      	mov	r0, r4
 800bb92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb96:	f000 b817 	b.w	800bbc8 <_kill_r>
 800bb9a:	2b01      	cmp	r3, #1
 800bb9c:	d00a      	beq.n	800bbb4 <_raise_r+0x4c>
 800bb9e:	1c59      	adds	r1, r3, #1
 800bba0:	d103      	bne.n	800bbaa <_raise_r+0x42>
 800bba2:	2316      	movs	r3, #22
 800bba4:	6003      	str	r3, [r0, #0]
 800bba6:	2001      	movs	r0, #1
 800bba8:	e7e7      	b.n	800bb7a <_raise_r+0x12>
 800bbaa:	2400      	movs	r4, #0
 800bbac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bbb0:	4628      	mov	r0, r5
 800bbb2:	4798      	blx	r3
 800bbb4:	2000      	movs	r0, #0
 800bbb6:	e7e0      	b.n	800bb7a <_raise_r+0x12>

0800bbb8 <raise>:
 800bbb8:	4b02      	ldr	r3, [pc, #8]	; (800bbc4 <raise+0xc>)
 800bbba:	4601      	mov	r1, r0
 800bbbc:	6818      	ldr	r0, [r3, #0]
 800bbbe:	f7ff bfd3 	b.w	800bb68 <_raise_r>
 800bbc2:	bf00      	nop
 800bbc4:	20000010 	.word	0x20000010

0800bbc8 <_kill_r>:
 800bbc8:	b538      	push	{r3, r4, r5, lr}
 800bbca:	4d07      	ldr	r5, [pc, #28]	; (800bbe8 <_kill_r+0x20>)
 800bbcc:	2300      	movs	r3, #0
 800bbce:	4604      	mov	r4, r0
 800bbd0:	4608      	mov	r0, r1
 800bbd2:	4611      	mov	r1, r2
 800bbd4:	602b      	str	r3, [r5, #0]
 800bbd6:	f7f6 fc87 	bl	80024e8 <_kill>
 800bbda:	1c43      	adds	r3, r0, #1
 800bbdc:	d102      	bne.n	800bbe4 <_kill_r+0x1c>
 800bbde:	682b      	ldr	r3, [r5, #0]
 800bbe0:	b103      	cbz	r3, 800bbe4 <_kill_r+0x1c>
 800bbe2:	6023      	str	r3, [r4, #0]
 800bbe4:	bd38      	pop	{r3, r4, r5, pc}
 800bbe6:	bf00      	nop
 800bbe8:	2003b218 	.word	0x2003b218

0800bbec <_getpid_r>:
 800bbec:	f7f6 bc74 	b.w	80024d8 <_getpid>

0800bbf0 <__sread>:
 800bbf0:	b510      	push	{r4, lr}
 800bbf2:	460c      	mov	r4, r1
 800bbf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbf8:	f000 f894 	bl	800bd24 <_read_r>
 800bbfc:	2800      	cmp	r0, #0
 800bbfe:	bfab      	itete	ge
 800bc00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bc02:	89a3      	ldrhlt	r3, [r4, #12]
 800bc04:	181b      	addge	r3, r3, r0
 800bc06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bc0a:	bfac      	ite	ge
 800bc0c:	6563      	strge	r3, [r4, #84]	; 0x54
 800bc0e:	81a3      	strhlt	r3, [r4, #12]
 800bc10:	bd10      	pop	{r4, pc}

0800bc12 <__swrite>:
 800bc12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc16:	461f      	mov	r7, r3
 800bc18:	898b      	ldrh	r3, [r1, #12]
 800bc1a:	05db      	lsls	r3, r3, #23
 800bc1c:	4605      	mov	r5, r0
 800bc1e:	460c      	mov	r4, r1
 800bc20:	4616      	mov	r6, r2
 800bc22:	d505      	bpl.n	800bc30 <__swrite+0x1e>
 800bc24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc28:	2302      	movs	r3, #2
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	f000 f868 	bl	800bd00 <_lseek_r>
 800bc30:	89a3      	ldrh	r3, [r4, #12]
 800bc32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bc3a:	81a3      	strh	r3, [r4, #12]
 800bc3c:	4632      	mov	r2, r6
 800bc3e:	463b      	mov	r3, r7
 800bc40:	4628      	mov	r0, r5
 800bc42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc46:	f000 b817 	b.w	800bc78 <_write_r>

0800bc4a <__sseek>:
 800bc4a:	b510      	push	{r4, lr}
 800bc4c:	460c      	mov	r4, r1
 800bc4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc52:	f000 f855 	bl	800bd00 <_lseek_r>
 800bc56:	1c43      	adds	r3, r0, #1
 800bc58:	89a3      	ldrh	r3, [r4, #12]
 800bc5a:	bf15      	itete	ne
 800bc5c:	6560      	strne	r0, [r4, #84]	; 0x54
 800bc5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bc62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bc66:	81a3      	strheq	r3, [r4, #12]
 800bc68:	bf18      	it	ne
 800bc6a:	81a3      	strhne	r3, [r4, #12]
 800bc6c:	bd10      	pop	{r4, pc}

0800bc6e <__sclose>:
 800bc6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc72:	f000 b813 	b.w	800bc9c <_close_r>
	...

0800bc78 <_write_r>:
 800bc78:	b538      	push	{r3, r4, r5, lr}
 800bc7a:	4d07      	ldr	r5, [pc, #28]	; (800bc98 <_write_r+0x20>)
 800bc7c:	4604      	mov	r4, r0
 800bc7e:	4608      	mov	r0, r1
 800bc80:	4611      	mov	r1, r2
 800bc82:	2200      	movs	r2, #0
 800bc84:	602a      	str	r2, [r5, #0]
 800bc86:	461a      	mov	r2, r3
 800bc88:	f7f6 fc65 	bl	8002556 <_write>
 800bc8c:	1c43      	adds	r3, r0, #1
 800bc8e:	d102      	bne.n	800bc96 <_write_r+0x1e>
 800bc90:	682b      	ldr	r3, [r5, #0]
 800bc92:	b103      	cbz	r3, 800bc96 <_write_r+0x1e>
 800bc94:	6023      	str	r3, [r4, #0]
 800bc96:	bd38      	pop	{r3, r4, r5, pc}
 800bc98:	2003b218 	.word	0x2003b218

0800bc9c <_close_r>:
 800bc9c:	b538      	push	{r3, r4, r5, lr}
 800bc9e:	4d06      	ldr	r5, [pc, #24]	; (800bcb8 <_close_r+0x1c>)
 800bca0:	2300      	movs	r3, #0
 800bca2:	4604      	mov	r4, r0
 800bca4:	4608      	mov	r0, r1
 800bca6:	602b      	str	r3, [r5, #0]
 800bca8:	f7f6 fc71 	bl	800258e <_close>
 800bcac:	1c43      	adds	r3, r0, #1
 800bcae:	d102      	bne.n	800bcb6 <_close_r+0x1a>
 800bcb0:	682b      	ldr	r3, [r5, #0]
 800bcb2:	b103      	cbz	r3, 800bcb6 <_close_r+0x1a>
 800bcb4:	6023      	str	r3, [r4, #0]
 800bcb6:	bd38      	pop	{r3, r4, r5, pc}
 800bcb8:	2003b218 	.word	0x2003b218

0800bcbc <_fstat_r>:
 800bcbc:	b538      	push	{r3, r4, r5, lr}
 800bcbe:	4d07      	ldr	r5, [pc, #28]	; (800bcdc <_fstat_r+0x20>)
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	4604      	mov	r4, r0
 800bcc4:	4608      	mov	r0, r1
 800bcc6:	4611      	mov	r1, r2
 800bcc8:	602b      	str	r3, [r5, #0]
 800bcca:	f7f6 fc6c 	bl	80025a6 <_fstat>
 800bcce:	1c43      	adds	r3, r0, #1
 800bcd0:	d102      	bne.n	800bcd8 <_fstat_r+0x1c>
 800bcd2:	682b      	ldr	r3, [r5, #0]
 800bcd4:	b103      	cbz	r3, 800bcd8 <_fstat_r+0x1c>
 800bcd6:	6023      	str	r3, [r4, #0]
 800bcd8:	bd38      	pop	{r3, r4, r5, pc}
 800bcda:	bf00      	nop
 800bcdc:	2003b218 	.word	0x2003b218

0800bce0 <_isatty_r>:
 800bce0:	b538      	push	{r3, r4, r5, lr}
 800bce2:	4d06      	ldr	r5, [pc, #24]	; (800bcfc <_isatty_r+0x1c>)
 800bce4:	2300      	movs	r3, #0
 800bce6:	4604      	mov	r4, r0
 800bce8:	4608      	mov	r0, r1
 800bcea:	602b      	str	r3, [r5, #0]
 800bcec:	f7f6 fc6b 	bl	80025c6 <_isatty>
 800bcf0:	1c43      	adds	r3, r0, #1
 800bcf2:	d102      	bne.n	800bcfa <_isatty_r+0x1a>
 800bcf4:	682b      	ldr	r3, [r5, #0]
 800bcf6:	b103      	cbz	r3, 800bcfa <_isatty_r+0x1a>
 800bcf8:	6023      	str	r3, [r4, #0]
 800bcfa:	bd38      	pop	{r3, r4, r5, pc}
 800bcfc:	2003b218 	.word	0x2003b218

0800bd00 <_lseek_r>:
 800bd00:	b538      	push	{r3, r4, r5, lr}
 800bd02:	4d07      	ldr	r5, [pc, #28]	; (800bd20 <_lseek_r+0x20>)
 800bd04:	4604      	mov	r4, r0
 800bd06:	4608      	mov	r0, r1
 800bd08:	4611      	mov	r1, r2
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	602a      	str	r2, [r5, #0]
 800bd0e:	461a      	mov	r2, r3
 800bd10:	f7f6 fc64 	bl	80025dc <_lseek>
 800bd14:	1c43      	adds	r3, r0, #1
 800bd16:	d102      	bne.n	800bd1e <_lseek_r+0x1e>
 800bd18:	682b      	ldr	r3, [r5, #0]
 800bd1a:	b103      	cbz	r3, 800bd1e <_lseek_r+0x1e>
 800bd1c:	6023      	str	r3, [r4, #0]
 800bd1e:	bd38      	pop	{r3, r4, r5, pc}
 800bd20:	2003b218 	.word	0x2003b218

0800bd24 <_read_r>:
 800bd24:	b538      	push	{r3, r4, r5, lr}
 800bd26:	4d07      	ldr	r5, [pc, #28]	; (800bd44 <_read_r+0x20>)
 800bd28:	4604      	mov	r4, r0
 800bd2a:	4608      	mov	r0, r1
 800bd2c:	4611      	mov	r1, r2
 800bd2e:	2200      	movs	r2, #0
 800bd30:	602a      	str	r2, [r5, #0]
 800bd32:	461a      	mov	r2, r3
 800bd34:	f7f6 fbf2 	bl	800251c <_read>
 800bd38:	1c43      	adds	r3, r0, #1
 800bd3a:	d102      	bne.n	800bd42 <_read_r+0x1e>
 800bd3c:	682b      	ldr	r3, [r5, #0]
 800bd3e:	b103      	cbz	r3, 800bd42 <_read_r+0x1e>
 800bd40:	6023      	str	r3, [r4, #0]
 800bd42:	bd38      	pop	{r3, r4, r5, pc}
 800bd44:	2003b218 	.word	0x2003b218

0800bd48 <_init>:
 800bd48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd4a:	bf00      	nop
 800bd4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd4e:	bc08      	pop	{r3}
 800bd50:	469e      	mov	lr, r3
 800bd52:	4770      	bx	lr

0800bd54 <_fini>:
 800bd54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd56:	bf00      	nop
 800bd58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd5a:	bc08      	pop	{r3}
 800bd5c:	469e      	mov	lr, r3
 800bd5e:	4770      	bx	lr
