

================================================================
== Vitis HLS Report for 'mul_body_1'
================================================================
* Date:           Tue Feb  8 11:01:57 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248  |mul_body_1_Pipeline_VITIS_LOOP_169_1  |       22|       22|   0.220 us|   0.220 us|   22|   22|       no|
        |grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266  |mul_body_1_Pipeline_VITIS_LOOP_187_1  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274   |mul_body_1_Pipeline_VITIS_LOOP_21_1   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284   |mul_body_1_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292   |mul_body_1_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304  |mul_body_1_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 14 
9 --> 10 
10 --> 11 12 
11 --> 12 
12 --> 13 14 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read35"   --->   Operation 15 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read24"   --->   Operation 16 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read79 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 17 'read' 'p_read79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read68 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 18 'read' 'p_read68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read57 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 19 'read' 'p_read57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read36 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 20 'read' 'p_read36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%agg_result_num2_5_loc = alloca i64 1"   --->   Operation 21 'alloca' 'agg_result_num2_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%agg_result_num12_5_loc = alloca i64 1"   --->   Operation 22 'alloca' 'agg_result_num12_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%agg_result_num_5_loc = alloca i64 1"   --->   Operation 23 'alloca' 'agg_result_num_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%agg_result_num2_2_loc = alloca i64 1"   --->   Operation 24 'alloca' 'agg_result_num2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_num12_2_loc = alloca i64 1"   --->   Operation 25 'alloca' 'agg_result_num12_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_num_2_loc = alloca i64 1"   --->   Operation 26 'alloca' 'agg_result_num_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 27 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc = alloca i64 1"   --->   Operation 28 'alloca' 'agg_result_num2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%agg_result_num12_0_loc = alloca i64 1"   --->   Operation 29 'alloca' 'agg_result_num12_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%agg_result_num_0_loc = alloca i64 1"   --->   Operation 30 'alloca' 'agg_result_num_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%num_res_0_01_loc = alloca i64 1"   --->   Operation 31 'alloca' 'num_res_0_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%num_res_1_02_loc = alloca i64 1"   --->   Operation 32 'alloca' 'num_res_1_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%num_res_2_03_loc = alloca i64 1"   --->   Operation 33 'alloca' 'num_res_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 34 'alloca' 'aux' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 35 [2/2] (0.47ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_169_1, i32 %p_read36, i32 %p_read57, i32 %p_read68, i32 %p_read79, i32 %p_read_17, i32 %p_read, i32 %aux"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_169_1, i32 %p_read36, i32 %p_read57, i32 %p_read68, i32 %p_read79, i32 %p_read_17, i32 %p_read, i32 %aux"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %num_res_2_03_loc, i32 %num_res_1_02_loc, i32 %num_res_0_01_loc"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.87>
ST_4 : Operation 38 [1/2] (0.87ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %num_res_2_03_loc, i32 %num_res_1_02_loc, i32 %num_res_0_01_loc"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.47>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%num_res_2_03_loc_load = load i32 %num_res_2_03_loc"   --->   Operation 39 'load' 'num_res_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%num_res_1_02_loc_load = load i32 %num_res_1_02_loc"   --->   Operation 40 'load' 'num_res_1_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%num_res_0_01_loc_load = load i32 %num_res_0_01_loc"   --->   Operation 41 'load' 'num_res_0_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (0.47ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_21_1, i32 %num_res_0_01_loc_load, i32 %num_res_1_02_loc_load, i32 %num_res_2_03_loc_load, i32 %agg_result_num_0_loc, i32 %agg_result_num12_0_loc, i32 %agg_result_num2_0_loc"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.87>
ST_6 : Operation 43 [1/2] (0.87ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_21_1, i32 %num_res_0_01_loc_load, i32 %num_res_1_02_loc_load, i32 %num_res_2_03_loc_load, i32 %agg_result_num_0_loc, i32 %agg_result_num12_0_loc, i32 %agg_result_num2_0_loc"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%agg_result_num_0_loc_load = load i32 %agg_result_num_0_loc"   --->   Operation 44 'load' 'agg_result_num_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %agg_result_num_0_loc_load, i32 0" [../src/ban.cpp:77]   --->   Operation 45 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.54>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%agg_result_num12_0_loc_load = load i32 %agg_result_num12_0_loc"   --->   Operation 46 'load' 'agg_result_num12_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc_load = load i32 %agg_result_num2_0_loc"   --->   Operation 47 'load' 'agg_result_num2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_num_0_loc_load" [../src/ban.cpp:77]   --->   Operation 48 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 49 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 50 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_113, i8 255" [../src/ban.cpp:77]   --->   Operation 51 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (1.05ns)   --->   "%icmp_ln77_6 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 52 'icmp' 'icmp_ln77_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_6, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 53 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %agg_result_num_0_loc_load, i32 0" [../src/ban.cpp:77]   --->   Operation 54 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_s" [../src/ban.cpp:77]   --->   Operation 55 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.47ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3Ban14to_normal_formEv.18.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 56 'br' 'br_ln77' <Predicate = true> <Delay = 0.47>
ST_8 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0_loc_load, i32 %agg_result_num12_0_loc_load, i32 %agg_result_num2_0_loc_load, i32 %idx_tmp_loc"   --->   Operation 57 'call' 'call_ln0' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.44>
ST_9 : Operation 58 [1/2] (0.44ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0_loc_load, i32 %agg_result_num12_0_loc_load, i32 %agg_result_num2_0_loc_load, i32 %idx_tmp_loc"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.41>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 59 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 60 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 61 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 62 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 63 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 63 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [2/2] (0.42ns)   --->   "%call_ln92 = call void @mul_body.1_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0_loc_load, i32 %agg_result_num12_0_loc_load, i32 %agg_result_num2_0_loc_load, i2 %empty, i2 %xor_ln92, i32 %agg_result_num_2_loc, i32 %agg_result_num12_2_loc, i32 %agg_result_num2_2_loc" [../src/ban.cpp:92]   --->   Operation 64 'call' 'call_ln92' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.44>
ST_11 : Operation 65 [1/2] (0.44ns)   --->   "%call_ln92 = call void @mul_body.1_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0_loc_load, i32 %agg_result_num12_0_loc_load, i32 %agg_result_num2_0_loc_load, i2 %empty, i2 %xor_ln92, i32 %agg_result_num_2_loc, i32 %agg_result_num12_2_loc, i32 %agg_result_num2_2_loc" [../src/ban.cpp:92]   --->   Operation 65 'call' 'call_ln92' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.20>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%agg_result_num_2_loc_load = load i32 %agg_result_num_2_loc"   --->   Operation 66 'load' 'agg_result_num_2_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%agg_result_num12_2_loc_load = load i32 %agg_result_num12_2_loc"   --->   Operation 67 'load' 'agg_result_num12_2_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%agg_result_num2_2_loc_load = load i32 %agg_result_num2_2_loc"   --->   Operation 68 'load' 'agg_result_num2_2_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 69 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 70 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.28ns)   --->   "%tmp = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 71 'xor' 'tmp' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 72 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3Ban14to_normal_formEv.18.exit" [../src/ban.cpp:104]   --->   Operation 73 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.47>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%agg_result_num_4 = phi i32 %agg_result_num_0_loc_load, void %.preheader.preheader, i32 %agg_result_num_2_loc_load, void %.lr.ph7.i"   --->   Operation 74 'phi' 'agg_result_num_4' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%agg_result_num12_4 = phi i32 %agg_result_num12_0_loc_load, void %.preheader.preheader, i32 %agg_result_num12_2_loc_load, void %.lr.ph7.i"   --->   Operation 75 'phi' 'agg_result_num12_4' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%agg_result_num2_4 = phi i32 %agg_result_num2_0_loc_load, void %.preheader.preheader, i32 %agg_result_num2_2_loc_load, void %.lr.ph7.i"   --->   Operation 76 'phi' 'agg_result_num2_4' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%base_0_lcssa_i3336 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 77 'phi' 'base_0_lcssa_i3336' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i3336" [../src/ban.cpp:104]   --->   Operation 78 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.44ns)   --->   "%icmp_ln104_6 = icmp_ne  i2 %base_0_lcssa_i3336, i2 3" [../src/ban.cpp:104]   --->   Operation 79 'icmp' 'icmp_ln104_6' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 80 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_6, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 81 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 82 [2/2] (0.42ns)   --->   "%call_ln97 = call void @mul_body.1_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_4, i32 %agg_result_num12_4, i32 %agg_result_num2_4, i2 %base_0_lcssa_i3336, i3 %select_ln104, i32 %agg_result_num_5_loc, i32 %agg_result_num12_5_loc, i32 %agg_result_num2_5_loc" [../src/ban.cpp:97]   --->   Operation 82 'call' 'call_ln97' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.13>
ST_13 : Operation 83 [1/2] (1.13ns)   --->   "%call_ln97 = call void @mul_body.1_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_4, i32 %agg_result_num12_4, i32 %agg_result_num2_4, i2 %base_0_lcssa_i3336, i3 %select_ln104, i32 %agg_result_num_5_loc, i32 %agg_result_num12_5_loc, i32 %agg_result_num2_5_loc" [../src/ban.cpp:97]   --->   Operation 83 'call' 'call_ln97' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.47>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%agg_result_p_0 = phi i2 0, void %.preheader.preheader, i2 %tmp, void %.lr.ph7.i"   --->   Operation 84 'phi' 'agg_result_p_0' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%agg_result_num_5_loc_load = load i32 %agg_result_num_5_loc"   --->   Operation 85 'load' 'agg_result_num_5_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%agg_result_num12_5_loc_load = load i32 %agg_result_num12_5_loc"   --->   Operation 86 'load' 'agg_result_num12_5_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%agg_result_num2_5_loc_load = load i32 %agg_result_num2_5_loc"   --->   Operation 87 'load' 'agg_result_num2_5_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZN3Ban14to_normal_formEv.18.exit"   --->   Operation 88 'br' 'br_ln0' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.47>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%agg_result_num_7 = phi i32 %agg_result_num_5_loc_load, void %.lr.ph.i, i32 %agg_result_num_0_loc_load, void %codeRepl, i32 %agg_result_num_2_loc_load, void %.lr.ph7.i"   --->   Operation 89 'phi' 'agg_result_num_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%agg_result_num12_7 = phi i32 %agg_result_num12_5_loc_load, void %.lr.ph.i, i32 %agg_result_num12_0_loc_load, void %codeRepl, i32 %agg_result_num12_2_loc_load, void %.lr.ph7.i"   --->   Operation 90 'phi' 'agg_result_num12_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%agg_result_num2_7 = phi i32 %agg_result_num2_5_loc_load, void %.lr.ph.i, i32 %agg_result_num2_0_loc_load, void %codeRepl, i32 %agg_result_num2_2_loc_load, void %.lr.ph7.i"   --->   Operation 91 'phi' 'agg_result_num2_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i2 %agg_result_p_0, void %.lr.ph.i, i2 0, void %codeRepl, i2 %tmp, void %.lr.ph7.i"   --->   Operation 92 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln0 = sext i2 %this_p_write_assign" [../src/ban.cpp:0]   --->   Operation 93 'sext' 'sext_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %sext_ln0" [../src/ban.cpp:200]   --->   Operation 94 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_num_7" [../src/ban.cpp:200]   --->   Operation 95 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_num12_7" [../src/ban.cpp:200]   --->   Operation 96 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_num2_7" [../src/ban.cpp:200]   --->   Operation 97 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln200 = ret i128 %mrv_3" [../src/ban.cpp:200]   --->   Operation 98 'ret' 'ret_ln200' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                      (read       ) [ 001000000000000]
p_read_17                   (read       ) [ 001000000000000]
p_read79                    (read       ) [ 001000000000000]
p_read68                    (read       ) [ 001000000000000]
p_read57                    (read       ) [ 001000000000000]
p_read36                    (read       ) [ 001000000000000]
agg_result_num2_5_loc       (alloca     ) [ 001111111111111]
agg_result_num12_5_loc      (alloca     ) [ 001111111111111]
agg_result_num_5_loc        (alloca     ) [ 001111111111111]
agg_result_num2_2_loc       (alloca     ) [ 001111111111100]
agg_result_num12_2_loc      (alloca     ) [ 001111111111100]
agg_result_num_2_loc        (alloca     ) [ 001111111111100]
idx_tmp_loc                 (alloca     ) [ 001111111110000]
agg_result_num2_0_loc       (alloca     ) [ 001111111000000]
agg_result_num12_0_loc      (alloca     ) [ 001111111000000]
agg_result_num_0_loc        (alloca     ) [ 001111110000000]
num_res_0_01_loc            (alloca     ) [ 001111000000000]
num_res_1_02_loc            (alloca     ) [ 001111000000000]
num_res_2_03_loc            (alloca     ) [ 001111000000000]
aux                         (alloca     ) [ 001110000000000]
call_ln0                    (call       ) [ 000000000000000]
call_ln0                    (call       ) [ 000000000000000]
num_res_2_03_loc_load       (load       ) [ 000000100000000]
num_res_1_02_loc_load       (load       ) [ 000000100000000]
num_res_0_01_loc_load       (load       ) [ 000000100000000]
call_ln0                    (call       ) [ 000000000000000]
agg_result_num_0_loc_load   (load       ) [ 000000001111111]
agg_result_num12_0_loc_load (load       ) [ 000000001111111]
agg_result_num2_0_loc_load  (load       ) [ 000000001111111]
bitcast_ln77                (bitcast    ) [ 000000000000000]
tmp_113                     (partselect ) [ 000000000000000]
trunc_ln77                  (trunc      ) [ 000000000000000]
icmp_ln77                   (icmp       ) [ 000000000000000]
icmp_ln77_6                 (icmp       ) [ 000000000000000]
or_ln77                     (or         ) [ 000000000000000]
tmp_s                       (fcmp       ) [ 000000000000000]
and_ln77                    (and        ) [ 000000001111111]
br_ln77                     (br         ) [ 000000001111111]
call_ln0                    (call       ) [ 000000000000000]
idx_tmp_loc_load            (load       ) [ 000000000000000]
empty                       (trunc      ) [ 000000000001100]
icmp_ln92                   (icmp       ) [ 000000000011111]
br_ln92                     (br         ) [ 000000000011111]
xor_ln92                    (xor        ) [ 000000000001000]
call_ln92                   (call       ) [ 000000000000000]
agg_result_num_2_loc_load   (load       ) [ 000000001000111]
agg_result_num12_2_loc_load (load       ) [ 000000001000111]
agg_result_num2_2_loc_load  (load       ) [ 000000001000111]
sub_ln92                    (sub        ) [ 000000000000000]
base                        (add        ) [ 000000000000000]
tmp                         (xor        ) [ 000000001010111]
icmp_ln104                  (icmp       ) [ 000000000000111]
br_ln104                    (br         ) [ 000000001010111]
agg_result_num_4            (phi        ) [ 000000000001110]
agg_result_num12_4          (phi        ) [ 000000000001110]
agg_result_num2_4           (phi        ) [ 000000000001110]
base_0_lcssa_i3336          (phi        ) [ 000000000001110]
zext_ln104                  (zext       ) [ 000000000000000]
icmp_ln104_6                (icmp       ) [ 000000000000000]
add_ln104                   (add        ) [ 000000000000000]
select_ln104                (select     ) [ 000000000000010]
call_ln97                   (call       ) [ 000000000000000]
agg_result_p_0              (phi        ) [ 000000000000001]
agg_result_num_5_loc_load   (load       ) [ 000000000000000]
agg_result_num12_5_loc_load (load       ) [ 000000000000000]
agg_result_num2_5_loc_load  (load       ) [ 000000000000000]
br_ln0                      (br         ) [ 000000000000000]
agg_result_num_7            (phi        ) [ 000000000000001]
agg_result_num12_7          (phi        ) [ 000000000000001]
agg_result_num2_7           (phi        ) [ 000000000000001]
this_p_write_assign         (phi        ) [ 000000000000001]
sext_ln0                    (sext       ) [ 000000000000000]
mrv                         (insertvalue) [ 000000000000000]
mrv_1                       (insertvalue) [ 000000000000000]
mrv_2                       (insertvalue) [ 000000000000000]
mrv_3                       (insertvalue) [ 000000000000000]
ret_ln200                   (ret        ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read24">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read24"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read35">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read35"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body.1_Pipeline_VITIS_LOOP_169_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body.1_Pipeline_VITIS_LOOP_187_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body.1_Pipeline_VITIS_LOOP_21_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body.1_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body.1_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body.1_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="agg_result_num2_5_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_5_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="agg_result_num12_5_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num12_5_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="agg_result_num_5_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_5_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="agg_result_num2_2_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_2_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="agg_result_num12_2_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num12_2_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="agg_result_num_2_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_2_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="idx_tmp_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="agg_result_num2_0_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_0_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="agg_result_num12_0_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num12_0_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="agg_result_num_0_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_0_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="num_res_0_01_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_0_01_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="num_res_1_02_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_1_02_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="num_res_2_03_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2_03_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="aux_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_17_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read79_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read79/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read68_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read68/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read57_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read57/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read36_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read36/1 "/>
</bind>
</comp>

<comp id="148" class="1005" name="agg_result_num_4_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_4 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="agg_result_num_4_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_4/12 "/>
</bind>
</comp>

<comp id="158" class="1005" name="agg_result_num12_4_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num12_4 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="agg_result_num12_4_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num12_4/12 "/>
</bind>
</comp>

<comp id="168" class="1005" name="agg_result_num2_4_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_4 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="agg_result_num2_4_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_4/12 "/>
</bind>
</comp>

<comp id="178" class="1005" name="base_0_lcssa_i3336_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i3336 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="base_0_lcssa_i3336_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="2"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="2" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i3336/12 "/>
</bind>
</comp>

<comp id="190" class="1005" name="agg_result_p_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="4"/>
<pin id="192" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_p_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="agg_result_p_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="4"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="2" slack="2"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_p_0/14 "/>
</bind>
</comp>

<comp id="201" class="1005" name="agg_result_num_7_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_7 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="agg_result_num_7_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_7/14 "/>
</bind>
</comp>

<comp id="212" class="1005" name="agg_result_num12_7_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num12_7 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="agg_result_num12_7_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num12_7/14 "/>
</bind>
</comp>

<comp id="223" class="1005" name="agg_result_num2_7_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="225" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_7 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="agg_result_num2_7_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_7/14 "/>
</bind>
</comp>

<comp id="234" class="1005" name="this_p_write_assign_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="6"/>
<pin id="236" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="this_p_write_assign (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="this_p_write_assign_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="6"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="4" bw="2" slack="2"/>
<pin id="244" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_p_write_assign/14 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="0" index="3" bw="32" slack="0"/>
<pin id="253" dir="0" index="4" bw="32" slack="0"/>
<pin id="254" dir="0" index="5" bw="32" slack="0"/>
<pin id="255" dir="0" index="6" bw="32" slack="0"/>
<pin id="256" dir="0" index="7" bw="32" slack="0"/>
<pin id="257" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="2"/>
<pin id="270" dir="0" index="3" bw="32" slack="2"/>
<pin id="271" dir="0" index="4" bw="32" slack="2"/>
<pin id="272" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="0" index="3" bw="32" slack="0"/>
<pin id="279" dir="0" index="4" bw="32" slack="4"/>
<pin id="280" dir="0" index="5" bw="32" slack="4"/>
<pin id="281" dir="0" index="6" bw="32" slack="4"/>
<pin id="282" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="0" index="3" bw="32" slack="0"/>
<pin id="289" dir="0" index="4" bw="32" slack="7"/>
<pin id="290" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="4" bw="2" slack="0"/>
<pin id="298" dir="0" index="5" bw="2" slack="0"/>
<pin id="299" dir="0" index="6" bw="32" slack="9"/>
<pin id="300" dir="0" index="7" bw="32" slack="9"/>
<pin id="301" dir="0" index="8" bw="32" slack="9"/>
<pin id="302" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/10 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="0" index="3" bw="32" slack="0"/>
<pin id="309" dir="0" index="4" bw="2" slack="0"/>
<pin id="310" dir="0" index="5" bw="3" slack="0"/>
<pin id="311" dir="0" index="6" bw="32" slack="11"/>
<pin id="312" dir="0" index="7" bw="32" slack="11"/>
<pin id="313" dir="0" index="8" bw="32" slack="11"/>
<pin id="314" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln97/12 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="num_res_2_03_loc_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="4"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_03_loc_load/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="num_res_1_02_loc_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="4"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_1_02_loc_load/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="num_res_0_01_loc_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="4"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_0_01_loc_load/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="agg_result_num_0_loc_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="6"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_0_loc_load/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="agg_result_num12_0_loc_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="7"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num12_0_loc_load/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="agg_result_num2_0_loc_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="7"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_0_loc_load/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="bitcast_ln77_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_113_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="6" slack="0"/>
<pin id="356" dir="0" index="3" bw="6" slack="0"/>
<pin id="357" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_113/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln77_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln77_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln77_6_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="23" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_6/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_ln77_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="and_ln77_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="idx_tmp_loc_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="9"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/10 "/>
</bind>
</comp>

<comp id="393" class="1004" name="empty_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/10 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln92_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="3" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/10 "/>
</bind>
</comp>

<comp id="404" class="1004" name="xor_ln92_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/10 "/>
</bind>
</comp>

<comp id="411" class="1004" name="agg_result_num_2_loc_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="11"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_2_loc_load/12 "/>
</bind>
</comp>

<comp id="415" class="1004" name="agg_result_num12_2_loc_load_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="11"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num12_2_loc_load/12 "/>
</bind>
</comp>

<comp id="419" class="1004" name="agg_result_num2_2_loc_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="11"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_2_loc_load/12 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sub_ln92_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="0" index="1" bw="2" slack="2"/>
<pin id="426" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/12 "/>
</bind>
</comp>

<comp id="428" class="1004" name="base_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="0" index="1" bw="2" slack="0"/>
<pin id="438" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln104_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/12 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln104_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="0"/>
<pin id="449" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln104_6_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_6/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln104_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/12 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln104_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="3" slack="0"/>
<pin id="466" dir="0" index="2" bw="3" slack="0"/>
<pin id="467" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/12 "/>
</bind>
</comp>

<comp id="472" class="1004" name="agg_result_num_5_loc_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="13"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_5_loc_load/14 "/>
</bind>
</comp>

<comp id="476" class="1004" name="agg_result_num12_5_loc_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="13"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num12_5_loc_load/14 "/>
</bind>
</comp>

<comp id="480" class="1004" name="agg_result_num2_5_loc_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="13"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_5_loc_load/14 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln0_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln0/14 "/>
</bind>
</comp>

<comp id="488" class="1004" name="mrv_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="128" slack="0"/>
<pin id="490" dir="0" index="1" bw="2" slack="0"/>
<pin id="491" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/14 "/>
</bind>
</comp>

<comp id="494" class="1004" name="mrv_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="128" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/14 "/>
</bind>
</comp>

<comp id="500" class="1004" name="mrv_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="128" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/14 "/>
</bind>
</comp>

<comp id="506" class="1004" name="mrv_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="128" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/14 "/>
</bind>
</comp>

<comp id="512" class="1005" name="p_read_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="517" class="1005" name="p_read_17_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_17 "/>
</bind>
</comp>

<comp id="522" class="1005" name="p_read79_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read79 "/>
</bind>
</comp>

<comp id="527" class="1005" name="p_read68_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read68 "/>
</bind>
</comp>

<comp id="532" class="1005" name="p_read57_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read57 "/>
</bind>
</comp>

<comp id="537" class="1005" name="p_read36_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read36 "/>
</bind>
</comp>

<comp id="542" class="1005" name="agg_result_num2_5_loc_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="11"/>
<pin id="544" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="agg_result_num2_5_loc "/>
</bind>
</comp>

<comp id="548" class="1005" name="agg_result_num12_5_loc_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="11"/>
<pin id="550" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="agg_result_num12_5_loc "/>
</bind>
</comp>

<comp id="554" class="1005" name="agg_result_num_5_loc_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="11"/>
<pin id="556" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="agg_result_num_5_loc "/>
</bind>
</comp>

<comp id="560" class="1005" name="agg_result_num2_2_loc_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="9"/>
<pin id="562" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="agg_result_num2_2_loc "/>
</bind>
</comp>

<comp id="566" class="1005" name="agg_result_num12_2_loc_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="9"/>
<pin id="568" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="agg_result_num12_2_loc "/>
</bind>
</comp>

<comp id="572" class="1005" name="agg_result_num_2_loc_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="9"/>
<pin id="574" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="agg_result_num_2_loc "/>
</bind>
</comp>

<comp id="578" class="1005" name="idx_tmp_loc_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="7"/>
<pin id="580" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="584" class="1005" name="agg_result_num2_0_loc_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="4"/>
<pin id="586" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_num2_0_loc "/>
</bind>
</comp>

<comp id="590" class="1005" name="agg_result_num12_0_loc_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="4"/>
<pin id="592" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_num12_0_loc "/>
</bind>
</comp>

<comp id="596" class="1005" name="agg_result_num_0_loc_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="4"/>
<pin id="598" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_num_0_loc "/>
</bind>
</comp>

<comp id="602" class="1005" name="num_res_0_01_loc_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="2"/>
<pin id="604" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_0_01_loc "/>
</bind>
</comp>

<comp id="608" class="1005" name="num_res_1_02_loc_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="2"/>
<pin id="610" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_1_02_loc "/>
</bind>
</comp>

<comp id="614" class="1005" name="num_res_2_03_loc_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="2"/>
<pin id="616" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_2_03_loc "/>
</bind>
</comp>

<comp id="638" class="1005" name="and_ln77_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="6"/>
<pin id="640" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77 "/>
</bind>
</comp>

<comp id="642" class="1005" name="empty_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="2" slack="1"/>
<pin id="644" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="648" class="1005" name="icmp_ln92_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="2"/>
<pin id="650" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="652" class="1005" name="xor_ln92_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="2" slack="1"/>
<pin id="654" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="2"/>
<pin id="668" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="672" class="1005" name="icmp_ln104_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="2"/>
<pin id="674" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="676" class="1005" name="select_ln104_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="1"/>
<pin id="678" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="157"><net_src comp="151" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="167"><net_src comp="161" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="177"><net_src comp="171" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="194" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="142" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="136" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="130" pin="2"/><net_sink comp="248" pin=3"/></net>

<net id="262"><net_src comp="124" pin="2"/><net_sink comp="248" pin=4"/></net>

<net id="263"><net_src comp="118" pin="2"/><net_sink comp="248" pin=5"/></net>

<net id="264"><net_src comp="112" pin="2"/><net_sink comp="248" pin=6"/></net>

<net id="265"><net_src comp="108" pin="1"/><net_sink comp="248" pin=7"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="151" pin="4"/><net_sink comp="304" pin=1"/></net>

<net id="317"><net_src comp="161" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="318"><net_src comp="171" pin="4"/><net_sink comp="304" pin=3"/></net>

<net id="319"><net_src comp="182" pin="4"/><net_sink comp="304" pin=4"/></net>

<net id="324"><net_src comp="22" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="274" pin=3"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="358"><net_src comp="24" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="26" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="28" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="349" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="352" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="362" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="32" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="366" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="320" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="292" pin=4"/></net>

<net id="402"><net_src comp="390" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="393" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="38" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="404" pin="2"/><net_sink comp="292" pin=5"/></net>

<net id="414"><net_src comp="411" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="428" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="439"><net_src comp="423" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="42" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="428" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="38" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="182" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="182" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="447" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="451" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="457" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="471"><net_src comp="463" pin="3"/><net_sink comp="304" pin=5"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="479"><net_src comp="476" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="487"><net_src comp="238" pin="6"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="54" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="204" pin="6"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="215" pin="6"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="226" pin="6"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="112" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="248" pin=6"/></net>

<net id="520"><net_src comp="118" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="248" pin=5"/></net>

<net id="525"><net_src comp="124" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="530"><net_src comp="130" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="248" pin=3"/></net>

<net id="535"><net_src comp="136" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="540"><net_src comp="142" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="545"><net_src comp="56" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="304" pin=8"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="551"><net_src comp="60" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="304" pin=7"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="557"><net_src comp="64" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="304" pin=6"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="563"><net_src comp="68" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="292" pin=8"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="569"><net_src comp="72" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="292" pin=7"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="575"><net_src comp="76" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="292" pin=6"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="581"><net_src comp="80" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="587"><net_src comp="84" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="274" pin=6"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="593"><net_src comp="88" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="274" pin=5"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="599"><net_src comp="92" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="605"><net_src comp="96" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="611"><net_src comp="100" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="617"><net_src comp="104" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="641"><net_src comp="384" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="393" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="292" pin=4"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="651"><net_src comp="398" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="404" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="292" pin=5"/></net>

<net id="669"><net_src comp="435" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="675"><net_src comp="441" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="463" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="304" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mul_body.1 : p_read3 | {1 }
	Port: mul_body.1 : p_read5 | {1 }
	Port: mul_body.1 : p_read6 | {1 }
	Port: mul_body.1 : p_read7 | {1 }
	Port: mul_body.1 : p_read24 | {1 }
	Port: mul_body.1 : p_read35 | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		call_ln0 : 1
	State 6
	State 7
		tmp_s : 1
	State 8
		tmp_113 : 1
		trunc_ln77 : 1
		icmp_ln77 : 2
		icmp_ln77_6 : 2
		or_ln77 : 3
		and_ln77 : 3
		br_ln77 : 3
		call_ln0 : 1
	State 9
	State 10
		empty : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln92 : 2
	State 11
	State 12
		base : 1
		tmp : 1
		icmp_ln104 : 2
		br_ln104 : 3
		agg_result_num_4 : 4
		agg_result_num12_4 : 4
		agg_result_num2_4 : 4
		base_0_lcssa_i3336 : 4
		zext_ln104 : 5
		icmp_ln104_6 : 5
		add_ln104 : 6
		select_ln104 : 7
		call_ln97 : 8
	State 13
	State 14
		agg_result_num_7 : 1
		agg_result_num12_7 : 1
		agg_result_num2_7 : 1
		this_p_write_assign : 1
		sext_ln0 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		ret_ln200 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          | grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248 |    15   |    0    |   1557  |   1258  |
|          | grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266 |    0    |  0.427  |   103   |    26   |
|   call   |  grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274 |    0    |    0    |    98   |    31   |
|          |  grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284 |    0    |  0.427  |   199   |   131   |
|          |  grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292 |    0    |    0    |   135   |    41   |
|          | grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304 |    0    |    0    |   224   |   100   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 icmp_ln77_fu_366                |    0    |    0    |    0    |    11   |
|          |                icmp_ln77_6_fu_372               |    0    |    0    |    0    |    16   |
|   icmp   |                 icmp_ln92_fu_398                |    0    |    0    |    0    |    20   |
|          |                icmp_ln104_fu_441                |    0    |    0    |    0    |    8    |
|          |               icmp_ln104_6_fu_451               |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    add   |                   base_fu_428                   |    0    |    0    |    0    |    9    |
|          |                 add_ln104_fu_457                |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    sub   |                 sub_ln92_fu_423                 |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    xor   |                 xor_ln92_fu_404                 |    0    |    0    |    0    |    2    |
|          |                    tmp_fu_435                   |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|  select  |               select_ln104_fu_463               |    0    |    0    |    0    |    3    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    or    |                  or_ln77_fu_378                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    and   |                 and_ln77_fu_384                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                p_read_read_fu_112               |    0    |    0    |    0    |    0    |
|          |              p_read_17_read_fu_118              |    0    |    0    |    0    |    0    |
|   read   |               p_read79_read_fu_124              |    0    |    0    |    0    |    0    |
|          |               p_read68_read_fu_130              |    0    |    0    |    0    |    0    |
|          |               p_read57_read_fu_136              |    0    |    0    |    0    |    0    |
|          |               p_read36_read_fu_142              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                    grp_fu_320                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|partselect|                  tmp_113_fu_352                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                trunc_ln77_fu_362                |    0    |    0    |    0    |    0    |
|          |                   empty_fu_393                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   zext   |                zext_ln104_fu_447                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   sext   |                 sext_ln0_fu_484                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    mrv_fu_488                   |    0    |    0    |    0    |    0    |
|insertvalue|                   mrv_1_fu_494                  |    0    |    0    |    0    |    0    |
|          |                   mrv_2_fu_500                  |    0    |    0    |    0    |    0    |
|          |                   mrv_3_fu_506                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    15   |  0.854  |   2316  |   1688  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| aux|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|agg_result_num12_0_loc_reg_590|   32   |
|agg_result_num12_2_loc_reg_566|   32   |
|  agg_result_num12_4_reg_158  |   32   |
|agg_result_num12_5_loc_reg_548|   32   |
|  agg_result_num12_7_reg_212  |   32   |
| agg_result_num2_0_loc_reg_584|   32   |
| agg_result_num2_2_loc_reg_560|   32   |
|   agg_result_num2_4_reg_168  |   32   |
| agg_result_num2_5_loc_reg_542|   32   |
|   agg_result_num2_7_reg_223  |   32   |
| agg_result_num_0_loc_reg_596 |   32   |
| agg_result_num_2_loc_reg_572 |   32   |
|   agg_result_num_4_reg_148   |   32   |
| agg_result_num_5_loc_reg_554 |   32   |
|   agg_result_num_7_reg_201   |   32   |
|    agg_result_p_0_reg_190    |    2   |
|       and_ln77_reg_638       |    1   |
|  base_0_lcssa_i3336_reg_178  |    2   |
|         empty_reg_642        |    2   |
|      icmp_ln104_reg_672      |    1   |
|       icmp_ln92_reg_648      |    1   |
|      idx_tmp_loc_reg_578     |   32   |
|   num_res_0_01_loc_reg_602   |   32   |
|   num_res_1_02_loc_reg_608   |   32   |
|   num_res_2_03_loc_reg_614   |   32   |
|       p_read36_reg_537       |   32   |
|       p_read57_reg_532       |   32   |
|       p_read68_reg_527       |   32   |
|       p_read79_reg_522       |   32   |
|       p_read_17_reg_517      |   32   |
|        p_read_reg_512        |   32   |
|     select_ln104_reg_676     |    3   |
|  this_p_write_assign_reg_234 |    2   |
|          tmp_reg_666         |    2   |
|       xor_ln92_reg_652       |    2   |
+------------------------------+--------+
|             Total            |   818  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|            base_0_lcssa_i3336_reg_178           |  p0  |   2  |   2  |    4   ||    9    |
| grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248 |  p1  |   2  |  32  |   64   ||    9    |
| grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248 |  p2  |   2  |  32  |   64   ||    9    |
| grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248 |  p3  |   2  |  32  |   64   ||    9    |
| grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248 |  p4  |   2  |  32  |   64   ||    9    |
| grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248 |  p5  |   2  |  32  |   64   ||    9    |
| grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248 |  p6  |   2  |  32  |   64   ||    9    |
|  grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292 |  p5  |   2  |   2  |    4   ||    9    |
| grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304 |  p5  |   2  |   3  |    6   ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   402  ||   4.27  ||    90   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |    0   |  2316  |  1688  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    3   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   90   |    -   |
|  Register |    -   |    -   |    -   |   818  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   15   |    5   |  3198  |  1781  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
