
---------- Begin Simulation Statistics ----------
simSeconds                                   0.521842                       # Number of seconds simulated (Second)
simTicks                                 521841890000                       # Number of ticks simulated (Tick)
finalTick                                521841890000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3854.87                       # Real time elapsed on the host (Second)
hostTickRate                                135372056                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8809436                       # Number of bytes of host memory used (Byte)
simInsts                                    700000003                       # Number of instructions simulated (Count)
simOps                                     1111829107                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   181588                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     288422                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1043683781                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.490977                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.670701                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1145297989                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     9030                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1139127557                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  90655                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             33477863                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          36762469                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                4829                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1042131278                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.093075                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.067273                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 766165601     73.52%     73.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  29388156      2.82%     76.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  35316201      3.39%     79.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  39823646      3.82%     83.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  54830629      5.26%     88.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  37170650      3.57%     92.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  47366039      4.55%     96.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  26298787      2.52%     99.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   5771569      0.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1042131278                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                18639046     98.95%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     3      0.00%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                   1509      0.01%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     98.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   2009      0.01%     98.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%     98.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    415      0.00%     98.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  1472      0.01%     98.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     98.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                  275      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd              3161      0.02%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt              3476      0.02%     99.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv               902      0.00%     99.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult             2961      0.02%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     99.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  73170      0.39%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 36099      0.19%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             48390      0.26%     99.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            24758      0.13%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     49744919      4.37%      4.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     962030178     84.45%     88.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult     40790244      3.58%     92.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        205293      0.02%     92.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1731229      0.15%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         7957      0.00%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        84521      0.01%     92.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     92.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       642255      0.06%     92.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           78      0.00%     92.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        48363      0.00%     92.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      1424559      0.13%     92.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     92.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     92.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     92.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         4108      0.00%     92.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     92.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     92.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     92.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       680316      0.06%     92.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     92.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     92.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       786496      0.07%     92.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv        57956      0.01%     92.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     92.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       605866      0.05%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            2      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     24408272      2.14%     95.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6686794      0.59%     95.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      3006150      0.26%     95.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite     46182001      4.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1139127557                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.091449                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            18837647                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016537                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               3225040638                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1119601475                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1080724474                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 114274051                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 59186785                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         55933831                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1051040170                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     57180115                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1127318                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           62553                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1552503                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       27417237                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      53448722                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1091238                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       318927                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2126      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        571374      0.53%      0.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       554909      0.51%      1.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        16712      0.02%      1.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    105519036     97.66%     98.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      1011139      0.94%     99.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       372102      0.34%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      108047398                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1883      0.04%      0.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        40174      0.81%      0.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        37060      0.75%      1.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect         3354      0.07%      1.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      4660117     94.30%     95.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        98557      1.99%     97.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     97.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       100521      2.03%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       4941666                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          550      0.09%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           62      0.01%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        17720      2.94%      3.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect         1996      0.33%      3.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       537451     89.20%     92.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        14162      2.35%     94.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     94.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond        30561      5.07%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       602502                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          243      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       531200      0.52%      0.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       517849      0.50%      1.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        13358      0.01%      1.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    100858912     97.82%     98.85% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       912582      0.89%     99.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       271581      0.26%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    103105725                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          243      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            8      0.00%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        14096      2.46%      2.51% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect         1827      0.32%      2.82% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       516738     90.23%     93.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        10358      1.81%     94.86% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.86% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond        29432      5.14%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       572702                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     54357869     50.31%     50.31% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     52838846     48.90%     99.21% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       571372      0.53%     99.74% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       279311      0.26%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    108047398                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       121650     20.43%     20.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       463223     77.79%     98.22% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           62      0.01%     98.23% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect        10538      1.77%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       595473                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         105521162                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     51351688                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            602502                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          44580                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       138479                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        464023                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            108047398                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               105310                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                65369065                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.605004                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           48738                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          388814                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             279311                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           109503                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2126      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       571374      0.53%      0.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       554909      0.51%      1.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        16712      0.02%      1.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    105519036     97.66%     98.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      1011139      0.94%     99.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       372102      0.34%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    108047398                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          517      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       566221      1.33%      1.33% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        21629      0.05%      1.38% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        16656      0.04%      1.42% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     41685977     97.67%     99.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        15231      0.04%     99.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       372102      0.87%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      42678333                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        17720     16.83%     16.83% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     16.83% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        73428     69.73%     86.55% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        14162     13.45%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       105310                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        17720     16.83%     16.83% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     16.83% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        73428     69.73%     86.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        14162     13.45%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       105310                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       388814                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       279311                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       109503                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords        32557                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       421371                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               611795                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 611788                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              80588                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 531200                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              531192                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 8                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        33453930                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            4201                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            570741                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1037639895                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.071498                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.352248                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       797066900     76.82%     76.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        36519571      3.52%     80.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        42147277      4.06%     84.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        21239342      2.05%     86.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        36989080      3.56%     90.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         7637844      0.74%     90.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         7293961      0.70%     91.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        12579710      1.21%     92.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        76166210      7.34%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1037639895                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        2116                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                531207                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     48197745      4.33%      4.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    939097285     84.46%     88.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult     40181997      3.61%     92.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       201298      0.02%     92.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1689327      0.15%     92.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     92.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1648      0.00%     92.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     92.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     92.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     92.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     92.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     92.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        82566      0.01%     92.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     92.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       632668      0.06%     92.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           72      0.00%     92.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        46014      0.00%     92.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      1419651      0.13%     92.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     92.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     92.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     92.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         2451      0.00%     92.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     92.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     92.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     92.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       678255      0.06%     92.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     92.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     92.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       782448      0.07%     92.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv        57878      0.01%     92.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     92.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       604015      0.05%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     92.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     23713628      2.13%     95.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6502710      0.58%     95.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2838254      0.26%     95.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite     45099195      4.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1111829107                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      76166210                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            700000003                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1111829107                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      700000003                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1111829107                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.490977                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.670701                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           78153787                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           55751547                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1055827163                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         26551882                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        51601905                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass     48197745      4.33%      4.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    939097285     84.46%     88.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     40181997      3.61%     92.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       201298      0.02%     92.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      1689327      0.15%     92.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     92.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1648      0.00%     92.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     92.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     92.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     92.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     92.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     92.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        82566      0.01%     92.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     92.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       632668      0.06%     92.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           72      0.00%     92.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        46014      0.00%     92.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      1419651      0.13%     92.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     92.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     92.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     92.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         2451      0.00%     92.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     92.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     92.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     92.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       678255      0.06%     92.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     92.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     92.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       782448      0.07%     92.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        57878      0.01%     92.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     92.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       604015      0.05%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            2      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     92.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     23713628      2.13%     95.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      6502710      0.58%     95.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      2838254      0.26%     95.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     45099195      4.06%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1111829107                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    103105726                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    102289344                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       816139                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    100858913                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2246570                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       531207                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       531200                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       70455207                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          70455207                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      70455247                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         70455247                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      6140590                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         6140590                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      6140620                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        6140620                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 482437347768                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 482437347768                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 482437347768                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 482437347768                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     76595797                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      76595797                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     76595867                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     76595867                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.080169                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.080169                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.080169                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.080169                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 78565.308507                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 78565.308507                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 78564.924677                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 78564.924677                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       993590                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         6428                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        23895                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           67                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      41.581502                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    95.940299                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      5670718                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           5670718                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       357711                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        357711                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       357711                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       357711                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      5782879                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      5782879                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      5782909                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      5782909                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 463054700286                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 463054700286                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 463056727286                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 463056727286                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.075499                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.075499                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.075499                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.075499                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 80073.385642                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 80073.385642                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 80073.320761                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 80073.320761                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                5782347                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data         1058                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         1058                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data         1058                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         1058                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      3779000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      3779000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data         1058                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         1058                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data         1058                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         1058                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     24427368                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        24427368                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       556081                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        556081                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  21127741000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  21127741000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     24983449                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     24983449                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.022258                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.022258                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 37993.999076                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 37993.999076                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       355757                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       355757                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       200324                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       200324                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7467745000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7467745000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 37278.334099                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 37278.334099                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data           40                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            40                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           30                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           30                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           70                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           70                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.428571                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.428571                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           30                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           30                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      2027000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      2027000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.428571                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 67566.666667                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 67566.666667                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     46027839                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       46027839                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      5584509                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      5584509                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 461309606768                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 461309606768                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     51612348                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     51612348                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.108201                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.108201                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 82605.222190                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 82605.222190                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         1954                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1954                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      5582555                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      5582555                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 455586955286                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 455586955286                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.108163                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.108163                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 81609.040177                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 81609.040177                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.970386                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             76240271                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            5782859                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              13.183837                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.970386                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999942                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999942                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          111                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          398                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          618566723                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         618566723                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 72149770                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             788027016                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 171386540                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               9908656                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 659296                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             52103349                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 34712                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1154175537                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                118204                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1138000234                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        105157759                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        27355739                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       52827881                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.090369                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      520363833                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     833522279                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       60568942                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       9861554                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1432112767                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    817649657                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          80183620                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    291997094                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites         1027                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           53689529                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     950243124                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1387244                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 2794                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         20431                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          258                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  88516188                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                430508                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1042131278                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.115004                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.541999                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                844860373     81.07%     81.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2284339      0.22%     81.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 32389001      3.11%     84.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1858081      0.18%     84.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 42670397      4.09%     88.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1781879      0.17%     88.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  9783182      0.94%     89.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   978220      0.09%     89.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                105525806     10.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1042131278                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             731226834                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.700621                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          108047398                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.103525                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     91171049                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       88392500                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          88392500                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      88392500                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         88392500                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       123687                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          123687                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       123687                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         123687                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   3043925494                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   3043925494                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   3043925494                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   3043925494                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     88516187                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      88516187                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     88516187                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     88516187                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001397                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001397                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001397                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001397                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 24609.906409                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 24609.906409                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 24609.906409                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 24609.906409                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         3905                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          101                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      38.663366                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       114552                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            114552                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         8573                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          8573                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         8573                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         8573                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       115114                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       115114                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       115114                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       115114                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2622701494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2622701494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2622701494                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2622701494                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001300                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001300                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001300                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001300                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 22783.514551                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 22783.514551                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 22783.514551                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 22783.514551                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 114552                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     88392500                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        88392500                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       123687                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        123687                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   3043925494                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   3043925494                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     88516187                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     88516187                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001397                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001397                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 24609.906409                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 24609.906409                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         8573                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         8573                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       115114                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       115114                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2622701494                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2622701494                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001300                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001300                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 22783.514551                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 22783.514551                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.962230                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             88507614                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             115114                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             768.869243                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.962230                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999926                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999926                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          708244610                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         708244610                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    659296                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4307161                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  6790800                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1145307019                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                89887                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 27417237                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                53448722                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  4376                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     13924                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  6772269                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           3463                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         479690                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       104704                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               584394                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1137730790                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1136658305                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 734482504                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1001180845                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.089083                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.733616                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     2204019                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  865354                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1077                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3463                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1846815                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                50362                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  20268                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           26551882                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.702818                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            17.416245                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               25991592     97.89%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               101574      0.38%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               225931      0.85%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                11716      0.04%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2393      0.01%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 3886      0.01%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 3747      0.01%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 2401      0.01%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 5696      0.02%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 4117      0.02%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               8088      0.03%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               8387      0.03%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               5110      0.02%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              12117      0.05%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              62061      0.23%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              14854      0.06%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               6350      0.02%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              19222      0.07%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               4477      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               5438      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              22016      0.08%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               3630      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1603      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1095      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1420      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1326      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1133      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1547      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1726      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1557      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            15672      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             26551882                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                27249262                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                52841566                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     13530                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                   1088486                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                88519981                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      6794                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 659296                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 78807446                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                11211569                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          23139                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 174548486                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             776881342                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1149974466                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                 865706                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                     77                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              686277477                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents        84101188                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          3064535585                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  4582649697                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1450339063                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  61599661                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2966255661                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 98279732                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1160                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1139                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  70721573                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2105642531                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2295059922                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                700000003                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1111829107                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   443                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  98301                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 195034                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    293335                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 98301                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                195034                       # number of overall hits (Count)
system.l2.overallHits::total                   293335                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                16760                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              5587826                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 5604586                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst               16760                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             5587826                       # number of overall misses (Count)
system.l2.overallMisses::total                5604586                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst      1404572500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    452316246000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       453720818500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst     1404572500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   452316246000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      453720818500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             115061                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            5782860                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               5897921                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            115061                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           5782860                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              5897921                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.145662                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.966274                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.950265                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.145662                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.966274                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.950265                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 83805.041766                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 80946.730625                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80955.278142                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 83805.041766                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 80946.730625                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80955.278142                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              5534358                       # number of writebacks (Count)
system.l2.writebacks::total                   5534358                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst            16760                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          5587826                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             5604586                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst           16760                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         5587826                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            5604586                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst   1236972500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 396437996000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   397674968500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst   1236972500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 396437996000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  397674968500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.145662                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.966274                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.950265                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.145662                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.966274                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.950265                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 73805.041766                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70946.732414                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70955.279926                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 73805.041766                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70946.732414                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70955.279926                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        5605040                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          315                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            315                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst           98301                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              98301                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst         16760                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            16760                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst   1404572500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   1404572500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       115061                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         115061                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.145662                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.145662                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 83805.041766                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 83805.041766                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst        16760                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        16760                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst   1236972500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   1236972500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.145662                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.145662                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 73805.041766                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 73805.041766                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              58848                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 58848                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          5523661                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             5523661                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 446590658500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   446590658500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        5582509                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           5582509                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.989459                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.989459                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80850.482769                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80850.482769                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      5523661                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         5523661                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 391354058500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 391354058500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.989459                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.989459                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70850.484579                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70850.484579                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         136186                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            136186                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        64165                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           64165                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   5725587500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   5725587500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       200351                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        200351                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.320263                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.320263                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 89232.252786                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 89232.252786                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        64165                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        64165                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5083937500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5083937500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.320263                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.320263                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 79232.252786                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 79232.252786                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                49                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   49                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data            49                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               49                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks       114517                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           114517                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       114517                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       114517                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      5670718                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          5670718                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      5670718                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      5670718                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4094.970751                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11794491                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    5609136                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.102729                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       6.221977                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        24.741918                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4064.006855                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001519                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.006041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.992189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999749                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  111                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  987                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2998                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   99967592                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  99967592                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   5534356.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples     16760.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   5587489.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003453769750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       345576                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       345576                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            16510948                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            5194434                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     5604585                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    5534358                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   5604585                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  5534358                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    336                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.07                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               5604585                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              5534358                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 5562865                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   28801                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    9278                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    3183                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1857                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2051                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 342866                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 344837                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 345502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 345804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 345820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 345850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 345833                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 345881                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 347430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 346066                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 345811                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 345875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 345899                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 345691                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 345632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 345592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       345576                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.217119                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.119279                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      7.093388                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127        345535     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           30      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        345576                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       345576                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.014819                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.013729                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.197130                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           343479     99.39%     99.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              145      0.04%     99.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              948      0.27%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              952      0.28%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               43      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        345576                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   21504                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               358693440                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            354198912                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              687360380.36348510                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              678747564.70776999                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  521841866500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      46848.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst      1072640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    357599296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    354197568                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2055488.492884310195                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 685263683.986733913422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 678744989.215028285980                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        16760                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      5587825                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      5534358                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    546483500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 167584678500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 12811097907000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32606.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29991.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2314830.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      1072640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    357620800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      358693440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      1072640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1072640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    354198912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    354198912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        16760                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      5587825                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         5604585                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      5534358                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        5534358                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2055488                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      685304892                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         687360380                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2055488                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2055488                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    678747565                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        678747565                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    678747565                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2055488                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     685304892                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1366107945                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              5604249                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             5534337                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       349764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       350823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       351111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       350802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       350514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       350974                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       351700                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       350927                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       350676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       350400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       350203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       348639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       349481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       350224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       348678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       349333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       345506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       345990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       346063                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       345957                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       345809                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       346271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       346284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       346603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       346148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       345846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       345568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       345012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       345883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       346740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       345091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       345566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             63051493250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           28021245000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       168131162000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11250.66                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30000.66                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             5117537                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            5117861                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.32                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       903187                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   789.282149                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   632.329963                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   347.948317                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        54608      6.05%      6.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        86868      9.62%     15.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        35529      3.93%     19.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        30742      3.40%     23.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        31520      3.49%     26.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        25771      2.85%     29.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        50252      5.56%     34.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        52852      5.85%     40.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       535045     59.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       903187                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         358671936                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      354197568                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              687.319172                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              678.744989                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   10.67                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.30                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3231849600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1717765005                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    20039231100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   14451481260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 41193172800.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 129863065800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  91028914560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  301525480125                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   577.810034                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 232649184500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17425200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 271767505500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      3216912720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1709829660                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    19975106760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   14437757880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 41193172800.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 129269049990                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  91529138400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  301330968210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   577.437293                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 233958136500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17425200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 270458553500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               80925                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       5534358                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             65616                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            5523660                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           5523660                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          80925                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     16809144                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     16809144                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                16809144                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    712892352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    712892352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                712892352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5604585                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5604585    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5604585                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         34390668500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        29515612750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11204559                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5599976                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             315465                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     11205076                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       114552                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           182311                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               49                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              49                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           5582509                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          5582508                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         115114                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        200351                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       344727                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17348164                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               17692891                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     14695232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    733028928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               747724160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         5605093                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 354202304                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          11503063                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000564                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.023806                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                11496600     99.94%     99.94% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    6443      0.06%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      20      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            11503063                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 521841890000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        11682731000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         172685471                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        8674325974                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      11794922                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5896901                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          647                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            5816                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         5796                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           20                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
