
XploreAvionics_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ca60  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003588  0801cd00  0801cd00  0002cd00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08020288  08020288  00030288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08020290  08020290  00030290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08020298  08020298  00030298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000020c  24000000  0802029c  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000885c  2400020c  080204a8  0004020c  2**2
                  ALLOC
  8 ._user_heap_stack 00000c00  24008a68  080204a8  00048a68  2**0
                  ALLOC
  9 .lwip_sec     000419d0  30000000  080204a8  00050000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0004020c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0006913b  00000000  00000000  0004023a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000ad10  00000000  00000000  000a9375  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00002b40  00000000  00000000  000b4088  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000028b8  00000000  00000000  000b6bc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  000538ea  00000000  00000000  000b9480  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0003dd3e  00000000  00000000  0010cd6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    001baa94  00000000  00000000  0014aaa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  0030553c  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000bfac  00000000  00000000  003055b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400020c 	.word	0x2400020c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801cce8 	.word	0x0801cce8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000210 	.word	0x24000210
 80002dc:	0801cce8 	.word	0x0801cce8

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003a4:	f000 b972 	b.w	800068c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9e08      	ldr	r6, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	4688      	mov	r8, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14b      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4615      	mov	r5, r2
 80003d2:	d967      	bls.n	80004a4 <__udivmoddi4+0xe4>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0720 	rsb	r7, r2, #32
 80003de:	fa01 f302 	lsl.w	r3, r1, r2
 80003e2:	fa20 f707 	lsr.w	r7, r0, r7
 80003e6:	4095      	lsls	r5, r2
 80003e8:	ea47 0803 	orr.w	r8, r7, r3
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80003f8:	fa1f fc85 	uxth.w	ip, r5
 80003fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000400:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000404:	fb07 f10c 	mul.w	r1, r7, ip
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18eb      	adds	r3, r5, r3
 800040e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000412:	f080 811b 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8118 	bls.w	800064c <__udivmoddi4+0x28c>
 800041c:	3f02      	subs	r7, #2
 800041e:	442b      	add	r3, r5
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0fe 	udiv	r0, r3, lr
 8000428:	fb0e 3310 	mls	r3, lr, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fc0c 	mul.w	ip, r0, ip
 8000434:	45a4      	cmp	ip, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	192c      	adds	r4, r5, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800043e:	f080 8107 	bcs.w	8000650 <__udivmoddi4+0x290>
 8000442:	45a4      	cmp	ip, r4
 8000444:	f240 8104 	bls.w	8000650 <__udivmoddi4+0x290>
 8000448:	3802      	subs	r0, #2
 800044a:	442c      	add	r4, r5
 800044c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000450:	eba4 040c 	sub.w	r4, r4, ip
 8000454:	2700      	movs	r7, #0
 8000456:	b11e      	cbz	r6, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c6 4300 	strd	r4, r3, [r6]
 8000460:	4639      	mov	r1, r7
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0xbe>
 800046a:	2e00      	cmp	r6, #0
 800046c:	f000 80eb 	beq.w	8000646 <__udivmoddi4+0x286>
 8000470:	2700      	movs	r7, #0
 8000472:	e9c6 0100 	strd	r0, r1, [r6]
 8000476:	4638      	mov	r0, r7
 8000478:	4639      	mov	r1, r7
 800047a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047e:	fab3 f783 	clz	r7, r3
 8000482:	2f00      	cmp	r7, #0
 8000484:	d147      	bne.n	8000516 <__udivmoddi4+0x156>
 8000486:	428b      	cmp	r3, r1
 8000488:	d302      	bcc.n	8000490 <__udivmoddi4+0xd0>
 800048a:	4282      	cmp	r2, r0
 800048c:	f200 80fa 	bhi.w	8000684 <__udivmoddi4+0x2c4>
 8000490:	1a84      	subs	r4, r0, r2
 8000492:	eb61 0303 	sbc.w	r3, r1, r3
 8000496:	2001      	movs	r0, #1
 8000498:	4698      	mov	r8, r3
 800049a:	2e00      	cmp	r6, #0
 800049c:	d0e0      	beq.n	8000460 <__udivmoddi4+0xa0>
 800049e:	e9c6 4800 	strd	r4, r8, [r6]
 80004a2:	e7dd      	b.n	8000460 <__udivmoddi4+0xa0>
 80004a4:	b902      	cbnz	r2, 80004a8 <__udivmoddi4+0xe8>
 80004a6:	deff      	udf	#255	; 0xff
 80004a8:	fab2 f282 	clz	r2, r2
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f040 808f 	bne.w	80005d0 <__udivmoddi4+0x210>
 80004b2:	1b49      	subs	r1, r1, r5
 80004b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004b8:	fa1f f885 	uxth.w	r8, r5
 80004bc:	2701      	movs	r7, #1
 80004be:	fbb1 fcfe 	udiv	ip, r1, lr
 80004c2:	0c23      	lsrs	r3, r4, #16
 80004c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004cc:	fb08 f10c 	mul.w	r1, r8, ip
 80004d0:	4299      	cmp	r1, r3
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x124>
 80004d4:	18eb      	adds	r3, r5, r3
 80004d6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80004da:	d202      	bcs.n	80004e2 <__udivmoddi4+0x122>
 80004dc:	4299      	cmp	r1, r3
 80004de:	f200 80cd 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004e2:	4684      	mov	ip, r0
 80004e4:	1a59      	subs	r1, r3, r1
 80004e6:	b2a3      	uxth	r3, r4
 80004e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80004f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80004f4:	fb08 f800 	mul.w	r8, r8, r0
 80004f8:	45a0      	cmp	r8, r4
 80004fa:	d907      	bls.n	800050c <__udivmoddi4+0x14c>
 80004fc:	192c      	adds	r4, r5, r4
 80004fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x14a>
 8000504:	45a0      	cmp	r8, r4
 8000506:	f200 80b6 	bhi.w	8000676 <__udivmoddi4+0x2b6>
 800050a:	4618      	mov	r0, r3
 800050c:	eba4 0408 	sub.w	r4, r4, r8
 8000510:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000514:	e79f      	b.n	8000456 <__udivmoddi4+0x96>
 8000516:	f1c7 0c20 	rsb	ip, r7, #32
 800051a:	40bb      	lsls	r3, r7
 800051c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000520:	ea4e 0e03 	orr.w	lr, lr, r3
 8000524:	fa01 f407 	lsl.w	r4, r1, r7
 8000528:	fa20 f50c 	lsr.w	r5, r0, ip
 800052c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000530:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000534:	4325      	orrs	r5, r4
 8000536:	fbb3 f9f8 	udiv	r9, r3, r8
 800053a:	0c2c      	lsrs	r4, r5, #16
 800053c:	fb08 3319 	mls	r3, r8, r9, r3
 8000540:	fa1f fa8e 	uxth.w	sl, lr
 8000544:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000548:	fb09 f40a 	mul.w	r4, r9, sl
 800054c:	429c      	cmp	r4, r3
 800054e:	fa02 f207 	lsl.w	r2, r2, r7
 8000552:	fa00 f107 	lsl.w	r1, r0, r7
 8000556:	d90b      	bls.n	8000570 <__udivmoddi4+0x1b0>
 8000558:	eb1e 0303 	adds.w	r3, lr, r3
 800055c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000560:	f080 8087 	bcs.w	8000672 <__udivmoddi4+0x2b2>
 8000564:	429c      	cmp	r4, r3
 8000566:	f240 8084 	bls.w	8000672 <__udivmoddi4+0x2b2>
 800056a:	f1a9 0902 	sub.w	r9, r9, #2
 800056e:	4473      	add	r3, lr
 8000570:	1b1b      	subs	r3, r3, r4
 8000572:	b2ad      	uxth	r5, r5
 8000574:	fbb3 f0f8 	udiv	r0, r3, r8
 8000578:	fb08 3310 	mls	r3, r8, r0, r3
 800057c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000580:	fb00 fa0a 	mul.w	sl, r0, sl
 8000584:	45a2      	cmp	sl, r4
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x1da>
 8000588:	eb1e 0404 	adds.w	r4, lr, r4
 800058c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000590:	d26b      	bcs.n	800066a <__udivmoddi4+0x2aa>
 8000592:	45a2      	cmp	sl, r4
 8000594:	d969      	bls.n	800066a <__udivmoddi4+0x2aa>
 8000596:	3802      	subs	r0, #2
 8000598:	4474      	add	r4, lr
 800059a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800059e:	fba0 8902 	umull	r8, r9, r0, r2
 80005a2:	eba4 040a 	sub.w	r4, r4, sl
 80005a6:	454c      	cmp	r4, r9
 80005a8:	46c2      	mov	sl, r8
 80005aa:	464b      	mov	r3, r9
 80005ac:	d354      	bcc.n	8000658 <__udivmoddi4+0x298>
 80005ae:	d051      	beq.n	8000654 <__udivmoddi4+0x294>
 80005b0:	2e00      	cmp	r6, #0
 80005b2:	d069      	beq.n	8000688 <__udivmoddi4+0x2c8>
 80005b4:	ebb1 050a 	subs.w	r5, r1, sl
 80005b8:	eb64 0403 	sbc.w	r4, r4, r3
 80005bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005c0:	40fd      	lsrs	r5, r7
 80005c2:	40fc      	lsrs	r4, r7
 80005c4:	ea4c 0505 	orr.w	r5, ip, r5
 80005c8:	e9c6 5400 	strd	r5, r4, [r6]
 80005cc:	2700      	movs	r7, #0
 80005ce:	e747      	b.n	8000460 <__udivmoddi4+0xa0>
 80005d0:	f1c2 0320 	rsb	r3, r2, #32
 80005d4:	fa20 f703 	lsr.w	r7, r0, r3
 80005d8:	4095      	lsls	r5, r2
 80005da:	fa01 f002 	lsl.w	r0, r1, r2
 80005de:	fa21 f303 	lsr.w	r3, r1, r3
 80005e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80005e6:	4338      	orrs	r0, r7
 80005e8:	0c01      	lsrs	r1, r0, #16
 80005ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80005ee:	fa1f f885 	uxth.w	r8, r5
 80005f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80005f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005fa:	fb07 f308 	mul.w	r3, r7, r8
 80005fe:	428b      	cmp	r3, r1
 8000600:	fa04 f402 	lsl.w	r4, r4, r2
 8000604:	d907      	bls.n	8000616 <__udivmoddi4+0x256>
 8000606:	1869      	adds	r1, r5, r1
 8000608:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800060c:	d22f      	bcs.n	800066e <__udivmoddi4+0x2ae>
 800060e:	428b      	cmp	r3, r1
 8000610:	d92d      	bls.n	800066e <__udivmoddi4+0x2ae>
 8000612:	3f02      	subs	r7, #2
 8000614:	4429      	add	r1, r5
 8000616:	1acb      	subs	r3, r1, r3
 8000618:	b281      	uxth	r1, r0
 800061a:	fbb3 f0fe 	udiv	r0, r3, lr
 800061e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000622:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000626:	fb00 f308 	mul.w	r3, r0, r8
 800062a:	428b      	cmp	r3, r1
 800062c:	d907      	bls.n	800063e <__udivmoddi4+0x27e>
 800062e:	1869      	adds	r1, r5, r1
 8000630:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000634:	d217      	bcs.n	8000666 <__udivmoddi4+0x2a6>
 8000636:	428b      	cmp	r3, r1
 8000638:	d915      	bls.n	8000666 <__udivmoddi4+0x2a6>
 800063a:	3802      	subs	r0, #2
 800063c:	4429      	add	r1, r5
 800063e:	1ac9      	subs	r1, r1, r3
 8000640:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000644:	e73b      	b.n	80004be <__udivmoddi4+0xfe>
 8000646:	4637      	mov	r7, r6
 8000648:	4630      	mov	r0, r6
 800064a:	e709      	b.n	8000460 <__udivmoddi4+0xa0>
 800064c:	4607      	mov	r7, r0
 800064e:	e6e7      	b.n	8000420 <__udivmoddi4+0x60>
 8000650:	4618      	mov	r0, r3
 8000652:	e6fb      	b.n	800044c <__udivmoddi4+0x8c>
 8000654:	4541      	cmp	r1, r8
 8000656:	d2ab      	bcs.n	80005b0 <__udivmoddi4+0x1f0>
 8000658:	ebb8 0a02 	subs.w	sl, r8, r2
 800065c:	eb69 020e 	sbc.w	r2, r9, lr
 8000660:	3801      	subs	r0, #1
 8000662:	4613      	mov	r3, r2
 8000664:	e7a4      	b.n	80005b0 <__udivmoddi4+0x1f0>
 8000666:	4660      	mov	r0, ip
 8000668:	e7e9      	b.n	800063e <__udivmoddi4+0x27e>
 800066a:	4618      	mov	r0, r3
 800066c:	e795      	b.n	800059a <__udivmoddi4+0x1da>
 800066e:	4667      	mov	r7, ip
 8000670:	e7d1      	b.n	8000616 <__udivmoddi4+0x256>
 8000672:	4681      	mov	r9, r0
 8000674:	e77c      	b.n	8000570 <__udivmoddi4+0x1b0>
 8000676:	3802      	subs	r0, #2
 8000678:	442c      	add	r4, r5
 800067a:	e747      	b.n	800050c <__udivmoddi4+0x14c>
 800067c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000680:	442b      	add	r3, r5
 8000682:	e72f      	b.n	80004e4 <__udivmoddi4+0x124>
 8000684:	4638      	mov	r0, r7
 8000686:	e708      	b.n	800049a <__udivmoddi4+0xda>
 8000688:	4637      	mov	r7, r6
 800068a:	e6e9      	b.n	8000460 <__udivmoddi4+0xa0>

0800068c <__aeabi_idiv0>:
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop

08000690 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000694:	4b3f      	ldr	r3, [pc, #252]	; (8000794 <SystemInit+0x104>)
 8000696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800069a:	4a3e      	ldr	r2, [pc, #248]	; (8000794 <SystemInit+0x104>)
 800069c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006a4:	4b3b      	ldr	r3, [pc, #236]	; (8000794 <SystemInit+0x104>)
 80006a6:	691b      	ldr	r3, [r3, #16]
 80006a8:	4a3a      	ldr	r2, [pc, #232]	; (8000794 <SystemInit+0x104>)
 80006aa:	f043 0310 	orr.w	r3, r3, #16
 80006ae:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006b0:	4b39      	ldr	r3, [pc, #228]	; (8000798 <SystemInit+0x108>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	f003 030f 	and.w	r3, r3, #15
 80006b8:	2b06      	cmp	r3, #6
 80006ba:	d807      	bhi.n	80006cc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006bc:	4b36      	ldr	r3, [pc, #216]	; (8000798 <SystemInit+0x108>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f023 030f 	bic.w	r3, r3, #15
 80006c4:	4a34      	ldr	r2, [pc, #208]	; (8000798 <SystemInit+0x108>)
 80006c6:	f043 0307 	orr.w	r3, r3, #7
 80006ca:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006cc:	4b33      	ldr	r3, [pc, #204]	; (800079c <SystemInit+0x10c>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a32      	ldr	r2, [pc, #200]	; (800079c <SystemInit+0x10c>)
 80006d2:	f043 0301 	orr.w	r3, r3, #1
 80006d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006d8:	4b30      	ldr	r3, [pc, #192]	; (800079c <SystemInit+0x10c>)
 80006da:	2200      	movs	r2, #0
 80006dc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006de:	4b2f      	ldr	r3, [pc, #188]	; (800079c <SystemInit+0x10c>)
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	492e      	ldr	r1, [pc, #184]	; (800079c <SystemInit+0x10c>)
 80006e4:	4b2e      	ldr	r3, [pc, #184]	; (80007a0 <SystemInit+0x110>)
 80006e6:	4013      	ands	r3, r2
 80006e8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ea:	4b2b      	ldr	r3, [pc, #172]	; (8000798 <SystemInit+0x108>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	f003 030f 	and.w	r3, r3, #15
 80006f2:	2b07      	cmp	r3, #7
 80006f4:	d907      	bls.n	8000706 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006f6:	4b28      	ldr	r3, [pc, #160]	; (8000798 <SystemInit+0x108>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	f023 030f 	bic.w	r3, r3, #15
 80006fe:	4a26      	ldr	r2, [pc, #152]	; (8000798 <SystemInit+0x108>)
 8000700:	f043 0307 	orr.w	r3, r3, #7
 8000704:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000706:	4b25      	ldr	r3, [pc, #148]	; (800079c <SystemInit+0x10c>)
 8000708:	2200      	movs	r2, #0
 800070a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800070c:	4b23      	ldr	r3, [pc, #140]	; (800079c <SystemInit+0x10c>)
 800070e:	2200      	movs	r2, #0
 8000710:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000712:	4b22      	ldr	r3, [pc, #136]	; (800079c <SystemInit+0x10c>)
 8000714:	2200      	movs	r2, #0
 8000716:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000718:	4b20      	ldr	r3, [pc, #128]	; (800079c <SystemInit+0x10c>)
 800071a:	4a22      	ldr	r2, [pc, #136]	; (80007a4 <SystemInit+0x114>)
 800071c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800071e:	4b1f      	ldr	r3, [pc, #124]	; (800079c <SystemInit+0x10c>)
 8000720:	4a21      	ldr	r2, [pc, #132]	; (80007a8 <SystemInit+0x118>)
 8000722:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000724:	4b1d      	ldr	r3, [pc, #116]	; (800079c <SystemInit+0x10c>)
 8000726:	4a21      	ldr	r2, [pc, #132]	; (80007ac <SystemInit+0x11c>)
 8000728:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800072a:	4b1c      	ldr	r3, [pc, #112]	; (800079c <SystemInit+0x10c>)
 800072c:	2200      	movs	r2, #0
 800072e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000730:	4b1a      	ldr	r3, [pc, #104]	; (800079c <SystemInit+0x10c>)
 8000732:	4a1e      	ldr	r2, [pc, #120]	; (80007ac <SystemInit+0x11c>)
 8000734:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000736:	4b19      	ldr	r3, [pc, #100]	; (800079c <SystemInit+0x10c>)
 8000738:	2200      	movs	r2, #0
 800073a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800073c:	4b17      	ldr	r3, [pc, #92]	; (800079c <SystemInit+0x10c>)
 800073e:	4a1b      	ldr	r2, [pc, #108]	; (80007ac <SystemInit+0x11c>)
 8000740:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000742:	4b16      	ldr	r3, [pc, #88]	; (800079c <SystemInit+0x10c>)
 8000744:	2200      	movs	r2, #0
 8000746:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000748:	4b14      	ldr	r3, [pc, #80]	; (800079c <SystemInit+0x10c>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a13      	ldr	r2, [pc, #76]	; (800079c <SystemInit+0x10c>)
 800074e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000752:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000754:	4b11      	ldr	r3, [pc, #68]	; (800079c <SystemInit+0x10c>)
 8000756:	2200      	movs	r2, #0
 8000758:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800075a:	4b15      	ldr	r3, [pc, #84]	; (80007b0 <SystemInit+0x120>)
 800075c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800075e:	4a14      	ldr	r2, [pc, #80]	; (80007b0 <SystemInit+0x120>)
 8000760:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000764:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000766:	4b13      	ldr	r3, [pc, #76]	; (80007b4 <SystemInit+0x124>)
 8000768:	681a      	ldr	r2, [r3, #0]
 800076a:	4b13      	ldr	r3, [pc, #76]	; (80007b8 <SystemInit+0x128>)
 800076c:	4013      	ands	r3, r2
 800076e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000772:	d202      	bcs.n	800077a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000774:	4b11      	ldr	r3, [pc, #68]	; (80007bc <SystemInit+0x12c>)
 8000776:	2201      	movs	r2, #1
 8000778:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800077a:	4b11      	ldr	r3, [pc, #68]	; (80007c0 <SystemInit+0x130>)
 800077c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000780:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000782:	4b04      	ldr	r3, [pc, #16]	; (8000794 <SystemInit+0x104>)
 8000784:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000788:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 800078a:	bf00      	nop
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	e000ed00 	.word	0xe000ed00
 8000798:	52002000 	.word	0x52002000
 800079c:	58024400 	.word	0x58024400
 80007a0:	eaf6ed7f 	.word	0xeaf6ed7f
 80007a4:	02020200 	.word	0x02020200
 80007a8:	01ff0000 	.word	0x01ff0000
 80007ac:	01010280 	.word	0x01010280
 80007b0:	580000c0 	.word	0x580000c0
 80007b4:	5c001000 	.word	0x5c001000
 80007b8:	ffff0000 	.word	0xffff0000
 80007bc:	51008108 	.word	0x51008108
 80007c0:	52004000 	.word	0x52004000

080007c4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80007c4:	b480      	push	{r7}
 80007c6:	b085      	sub	sp, #20
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	60b9      	str	r1, [r7, #8]
 80007ce:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	4a07      	ldr	r2, [pc, #28]	; (80007f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80007d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80007d6:	68bb      	ldr	r3, [r7, #8]
 80007d8:	4a06      	ldr	r2, [pc, #24]	; (80007f4 <vApplicationGetIdleTaskMemory+0x30>)
 80007da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007e2:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80007e4:	bf00      	nop
 80007e6:	3714      	adds	r7, #20
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr
 80007f0:	24000228 	.word	0x24000228
 80007f4:	2400027c 	.word	0x2400027c

080007f8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* Create the thread(s) */
  /* definition and creation of watchdog */

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  initCortexM7();
 80007fc:	f019 fb6a 	bl	8019ed4 <initCortexM7>
  /* USER CODE END RTOS_THREADS */

}
 8000800:	bf00      	nop
 8000802:	bd80      	pop	{r7, pc}

08000804 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000808:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800080c:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000810:	4b0b      	ldr	r3, [pc, #44]	; (8000840 <SCB_EnableICache+0x3c>)
 8000812:	2200      	movs	r2, #0
 8000814:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000818:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800081c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000820:	4b07      	ldr	r3, [pc, #28]	; (8000840 <SCB_EnableICache+0x3c>)
 8000822:	695b      	ldr	r3, [r3, #20]
 8000824:	4a06      	ldr	r2, [pc, #24]	; (8000840 <SCB_EnableICache+0x3c>)
 8000826:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800082a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800082c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000830:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	e000ed00 	.word	0xe000ed00

08000844 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800084a:	4b1d      	ldr	r3, [pc, #116]	; (80008c0 <SCB_EnableDCache+0x7c>)
 800084c:	2200      	movs	r2, #0
 800084e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000852:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000856:	4b1a      	ldr	r3, [pc, #104]	; (80008c0 <SCB_EnableDCache+0x7c>)
 8000858:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800085c:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	0b5b      	lsrs	r3, r3, #13
 8000862:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000866:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	08db      	lsrs	r3, r3, #3
 800086c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000870:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	015a      	lsls	r2, r3, #5
 8000876:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800087a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800087c:	68ba      	ldr	r2, [r7, #8]
 800087e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000880:	490f      	ldr	r1, [pc, #60]	; (80008c0 <SCB_EnableDCache+0x7c>)
 8000882:	4313      	orrs	r3, r2
 8000884:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000888:	68bb      	ldr	r3, [r7, #8]
 800088a:	1e5a      	subs	r2, r3, #1
 800088c:	60ba      	str	r2, [r7, #8]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d1ef      	bne.n	8000872 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	1e5a      	subs	r2, r3, #1
 8000896:	60fa      	str	r2, [r7, #12]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d1e5      	bne.n	8000868 <SCB_EnableDCache+0x24>
 800089c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80008a0:	4b07      	ldr	r3, [pc, #28]	; (80008c0 <SCB_EnableDCache+0x7c>)
 80008a2:	695b      	ldr	r3, [r3, #20]
 80008a4:	4a06      	ldr	r2, [pc, #24]	; (80008c0 <SCB_EnableDCache+0x7c>)
 80008a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008aa:	6153      	str	r3, [r2, #20]
 80008ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80008b0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 80008b4:	bf00      	nop
 80008b6:	3714      	adds	r7, #20
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	e000ed00 	.word	0xe000ed00

080008c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80008ca:	f000 f949 	bl	8000b60 <MPU_Config>

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 80008ce:	f7ff ff99 	bl	8000804 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 80008d2:	f7ff ffb7 	bl	8000844 <SCB_EnableDCache>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80008d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008da:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80008dc:	bf00      	nop
 80008de:	4b22      	ldr	r3, [pc, #136]	; (8000968 <main+0xa4>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d004      	beq.n	80008f4 <main+0x30>
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	1e5a      	subs	r2, r3, #1
 80008ee:	607a      	str	r2, [r7, #4]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	dcf4      	bgt.n	80008de <main+0x1a>
  if ( timeout < 0 )
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	da01      	bge.n	80008fe <main+0x3a>
  {
  Error_Handler();
 80008fa:	f000 f98d 	bl	8000c18 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008fe:	f000 ffdf 	bl	80018c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000902:	f000 f833 	bl	800096c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000906:	4b18      	ldr	r3, [pc, #96]	; (8000968 <main+0xa4>)
 8000908:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800090c:	4a16      	ldr	r2, [pc, #88]	; (8000968 <main+0xa4>)
 800090e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000912:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000916:	4b14      	ldr	r3, [pc, #80]	; (8000968 <main+0xa4>)
 8000918:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800091c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000920:	603b      	str	r3, [r7, #0]
 8000922:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000924:	2000      	movs	r0, #0
 8000926:	f005 f91d 	bl	8005b64 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800092a:	2100      	movs	r1, #0
 800092c:	2000      	movs	r0, #0
 800092e:	f005 f949 	bl	8005bc4 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000932:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000936:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000938:	bf00      	nop
 800093a:	4b0b      	ldr	r3, [pc, #44]	; (8000968 <main+0xa4>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000942:	2b00      	cmp	r3, #0
 8000944:	d104      	bne.n	8000950 <main+0x8c>
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	1e5a      	subs	r2, r3, #1
 800094a:	607a      	str	r2, [r7, #4]
 800094c:	2b00      	cmp	r3, #0
 800094e:	dcf4      	bgt.n	800093a <main+0x76>
if ( timeout < 0 )
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	2b00      	cmp	r3, #0
 8000954:	da01      	bge.n	800095a <main+0x96>
{
Error_Handler();
 8000956:	f000 f95f 	bl	8000c18 <Error_Handler>
  MX_SPI2_Init();
  MX_SPI3_Init();
  MX_SPI4_Init();
  MX_USART1_UART_Init();
  MX_USART2_UART_Init();*/
  MX_USART3_UART_Init();
 800095a:	f000 fb75 	bl	8001048 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800095e:	f7ff ff4b 	bl	80007f8 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000962:	f009 ffb1 	bl	800a8c8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000966:	e7fe      	b.n	8000966 <main+0xa2>
 8000968:	58024400 	.word	0x58024400

0800096c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b0ce      	sub	sp, #312	; 0x138
 8000970:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000972:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000976:	224c      	movs	r2, #76	; 0x4c
 8000978:	2100      	movs	r1, #0
 800097a:	4618      	mov	r0, r3
 800097c:	f019 fcb1 	bl	801a2e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000980:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000984:	2220      	movs	r2, #32
 8000986:	2100      	movs	r1, #0
 8000988:	4618      	mov	r0, r3
 800098a:	f019 fcaa 	bl	801a2e2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800098e:	f107 030c 	add.w	r3, r7, #12
 8000992:	4618      	mov	r0, r3
 8000994:	23bc      	movs	r3, #188	; 0xbc
 8000996:	461a      	mov	r2, r3
 8000998:	2100      	movs	r1, #0
 800099a:	f019 fca2 	bl	801a2e2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800099e:	2004      	movs	r0, #4
 80009a0:	f005 f934 	bl	8005c0c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009a4:	f107 0308 	add.w	r3, r7, #8
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	4b68      	ldr	r3, [pc, #416]	; (8000b50 <SystemClock_Config+0x1e4>)
 80009ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009b0:	4a67      	ldr	r2, [pc, #412]	; (8000b50 <SystemClock_Config+0x1e4>)
 80009b2:	f023 0301 	bic.w	r3, r3, #1
 80009b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80009b8:	4b65      	ldr	r3, [pc, #404]	; (8000b50 <SystemClock_Config+0x1e4>)
 80009ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009bc:	f003 0201 	and.w	r2, r3, #1
 80009c0:	f107 0308 	add.w	r3, r7, #8
 80009c4:	601a      	str	r2, [r3, #0]
 80009c6:	4b63      	ldr	r3, [pc, #396]	; (8000b54 <SystemClock_Config+0x1e8>)
 80009c8:	699b      	ldr	r3, [r3, #24]
 80009ca:	4a62      	ldr	r2, [pc, #392]	; (8000b54 <SystemClock_Config+0x1e8>)
 80009cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80009d0:	6193      	str	r3, [r2, #24]
 80009d2:	4b60      	ldr	r3, [pc, #384]	; (8000b54 <SystemClock_Config+0x1e8>)
 80009d4:	699b      	ldr	r3, [r3, #24]
 80009d6:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 80009da:	f107 0308 	add.w	r3, r7, #8
 80009de:	601a      	str	r2, [r3, #0]
 80009e0:	f107 0308 	add.w	r3, r7, #8
 80009e4:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80009e6:	bf00      	nop
 80009e8:	4b5a      	ldr	r3, [pc, #360]	; (8000b54 <SystemClock_Config+0x1e8>)
 80009ea:	699b      	ldr	r3, [r3, #24]
 80009ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80009f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80009f4:	d1f8      	bne.n	80009e8 <SystemClock_Config+0x7c>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  __HAL_RCC_D2SRAM3_CLK_ENABLE();
 80009f6:	4b58      	ldr	r3, [pc, #352]	; (8000b58 <SystemClock_Config+0x1ec>)
 80009f8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80009fc:	4a56      	ldr	r2, [pc, #344]	; (8000b58 <SystemClock_Config+0x1ec>)
 80009fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a02:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8000a06:	4b54      	ldr	r3, [pc, #336]	; (8000b58 <SystemClock_Config+0x1ec>)
 8000a08:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000a0c:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	1d3b      	adds	r3, r7, #4
 8000a16:	681b      	ldr	r3, [r3, #0]

    /* Enable HSE Oscillator and activate PLL with HSE as source */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a1e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000a22:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 8000a26:	2300      	movs	r3, #0
 8000a28:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a32:	2302      	movs	r3, #2
 8000a34:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

    RCC_OscInitStruct.PLL.PLLM = 4;
 8000a3e:	2304      	movs	r3, #4
 8000a40:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    RCC_OscInitStruct.PLL.PLLN = 400;
 8000a44:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000a48:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    RCC_OscInitStruct.PLL.PLLP = 2;
 8000a52:	2302      	movs	r3, #2
 8000a54:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    RCC_OscInitStruct.PLL.PLLR = 2;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a5e:	2304      	movs	r3, #4
 8000a60:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

    RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a64:	2300      	movs	r3, #0
 8000a66:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000a6a:	2304      	movs	r3, #4
 8000a6c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    HAL_StatusTypeDef ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000a70:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000a74:	4618      	mov	r0, r3
 8000a76:	f005 f923 	bl	8005cc0 <HAL_RCC_OscConfig>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
    if(ret != HAL_OK)
 8000a80:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d000      	beq.n	8000a8a <SystemClock_Config+0x11e>
    {
      while(1);
 8000a88:	e7fe      	b.n	8000a88 <SystemClock_Config+0x11c>
    }

    /* Select PLL as system clock source and configure  bus clocks dividers */
    RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 | \
 8000a8a:	233f      	movs	r3, #63	; 0x3f
 8000a8c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
                                   RCC_CLOCKTYPE_PCLK2  | RCC_CLOCKTYPE_D3PCLK1);

    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a90:	2303      	movs	r3, #3
 8000a92:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a96:	2300      	movs	r3, #0
 8000a98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000a9c:	2308      	movs	r3, #8
 8000a9e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000aa2:	2340      	movs	r3, #64	; 0x40
 8000aa4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000aa8:	2340      	movs	r3, #64	; 0x40
 8000aaa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000aae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ab2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000ab6:	2340      	movs	r3, #64	; 0x40
 8000ab8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8000abc:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000ac0:	2104      	movs	r1, #4
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f005 fd0c 	bl	80064e0 <HAL_RCC_ClockConfig>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137

    if(ret != HAL_OK)
 8000ace:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d000      	beq.n	8000ad8 <SystemClock_Config+0x16c>
      {
        while(1);
 8000ad6:	e7fe      	b.n	8000ad6 <SystemClock_Config+0x16a>
      }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART3
 8000ad8:	f107 030c 	add.w	r3, r7, #12
 8000adc:	4a1f      	ldr	r2, [pc, #124]	; (8000b5c <SystemClock_Config+0x1f0>)
 8000ade:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_SPI5|RCC_PERIPHCLK_SPI4
                              |RCC_PERIPHCLK_SPI3|RCC_PERIPHCLK_SPI1
                              |RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_I2C2
                              |RCC_PERIPHCLK_I2C3|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C4|RCC_PERIPHCLK_QSPI;
  PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8000ae0:	f107 030c 	add.w	r3, r7, #12
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	649a      	str	r2, [r3, #72]	; 0x48
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000ae8:	f107 030c 	add.w	r3, r7, #12
 8000aec:	2200      	movs	r2, #0
 8000aee:	65da      	str	r2, [r3, #92]	; 0x5c
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8000af0:	f107 030c 	add.w	r3, r7, #12
 8000af4:	2200      	movs	r2, #0
 8000af6:	661a      	str	r2, [r3, #96]	; 0x60
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8000af8:	f107 030c 	add.w	r3, r7, #12
 8000afc:	2200      	movs	r2, #0
 8000afe:	66da      	str	r2, [r3, #108]	; 0x6c
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_HSI;
 8000b00:	f107 030c 	add.w	r3, r7, #12
 8000b04:	2203      	movs	r2, #3
 8000b06:	675a      	str	r2, [r3, #116]	; 0x74
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 8000b08:	f107 030c 	add.w	r3, r7, #12
 8000b0c:	2218      	movs	r2, #24
 8000b0e:	679a      	str	r2, [r3, #120]	; 0x78
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000b10:	f107 030c 	add.w	r3, r7, #12
 8000b14:	2200      	movs	r2, #0
 8000b16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8000b1a:	f107 030c 	add.w	r3, r7, #12
 8000b1e:	2200      	movs	r2, #0
 8000b20:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b24:	f107 030c 	add.w	r3, r7, #12
 8000b28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b2c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b30:	f107 030c 	add.w	r3, r7, #12
 8000b34:	4618      	mov	r0, r3
 8000b36:	f006 f899 	bl	8006c6c <HAL_RCCEx_PeriphCLKConfig>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <SystemClock_Config+0x1d8>
  {
    Error_Handler();
 8000b40:	f000 f86a 	bl	8000c18 <Error_Handler>
  }
}
 8000b44:	bf00      	nop
 8000b46:	f507 779c 	add.w	r7, r7, #312	; 0x138
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	58000400 	.word	0x58000400
 8000b54:	58024800 	.word	0x58024800
 8000b58:	58024400 	.word	0x58024400
 8000b5c:	0240b01b 	.word	0x0240b01b

08000b60 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b084      	sub	sp, #16
 8000b64:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000b66:	463b      	mov	r3, r7
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000b72:	f001 f801 	bl	8001b78 <HAL_MPU_Disable>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b76:	2301      	movs	r3, #1
 8000b78:	703b      	strb	r3, [r7, #0]
    MPU_InitStruct.BaseAddress = 0x30040000;
 8000b7a:	4b1c      	ldr	r3, [pc, #112]	; (8000bec <MPU_Config+0x8c>)
 8000b7c:	607b      	str	r3, [r7, #4]
    MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 8000b7e:	2307      	movs	r3, #7
 8000b80:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000b82:	2303      	movs	r3, #3
 8000b84:	72fb      	strb	r3, [r7, #11]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000b86:	2301      	movs	r3, #1
 8000b88:	73fb      	strb	r3, [r7, #15]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	73bb      	strb	r3, [r7, #14]
    MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	737b      	strb	r3, [r7, #13]
    MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b92:	2300      	movs	r3, #0
 8000b94:	707b      	strb	r3, [r7, #1]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000b96:	2300      	movs	r3, #0
 8000b98:	72bb      	strb	r3, [r7, #10]
    MPU_InitStruct.SubRegionDisable = 0x00;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	733b      	strb	r3, [r7, #12]

    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000ba2:	463b      	mov	r3, r7
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f001 f81b 	bl	8001be0 <HAL_MPU_ConfigRegion>

    /* Configure the MPU attributes as Normal Non Cacheable
       for LwIP RAM heap which contains the Tx buffers */
    MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000baa:	2301      	movs	r3, #1
 8000bac:	703b      	strb	r3, [r7, #0]
    MPU_InitStruct.BaseAddress = 0x30044000;
 8000bae:	4b10      	ldr	r3, [pc, #64]	; (8000bf0 <MPU_Config+0x90>)
 8000bb0:	607b      	str	r3, [r7, #4]
    MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8000bb2:	230d      	movs	r3, #13
 8000bb4:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	72fb      	strb	r3, [r7, #11]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	73fb      	strb	r3, [r7, #15]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	73bb      	strb	r3, [r7, #14]
    MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	737b      	strb	r3, [r7, #13]
    MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	707b      	strb	r3, [r7, #1]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	72bb      	strb	r3, [r7, #10]
    MPU_InitStruct.SubRegionDisable = 0x00;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	733b      	strb	r3, [r7, #12]

    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000bd6:	463b      	mov	r3, r7
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f001 f801 	bl	8001be0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000bde:	2004      	movs	r0, #4
 8000be0:	f000 ffe0 	bl	8001ba4 <HAL_MPU_Enable>

}
 8000be4:	bf00      	nop
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	30040000 	.word	0x30040000
 8000bf0:	30044000 	.word	0x30044000

08000bf4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a04      	ldr	r2, [pc, #16]	; (8000c14 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d101      	bne.n	8000c0a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c06:	f000 fe97 	bl	8001938 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40001400 	.word	0x40001400

08000c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c1c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c1e:	e7fe      	b.n	8000c1e <Error_Handler+0x6>

08000c20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c26:	4b0c      	ldr	r3, [pc, #48]	; (8000c58 <HAL_MspInit+0x38>)
 8000c28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c2c:	4a0a      	ldr	r2, [pc, #40]	; (8000c58 <HAL_MspInit+0x38>)
 8000c2e:	f043 0302 	orr.w	r3, r3, #2
 8000c32:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000c36:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <HAL_MspInit+0x38>)
 8000c38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c3c:	f003 0302 	and.w	r3, r3, #2
 8000c40:	607b      	str	r3, [r7, #4]
 8000c42:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c44:	2200      	movs	r2, #0
 8000c46:	210f      	movs	r1, #15
 8000c48:	f06f 0001 	mvn.w	r0, #1
 8000c4c:	f000 ff6c 	bl	8001b28 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c50:	bf00      	nop
 8000c52:	3708      	adds	r7, #8
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	58024400 	.word	0x58024400

08000c5c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b090      	sub	sp, #64	; 0x40
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM7 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2b0f      	cmp	r3, #15
 8000c68:	d827      	bhi.n	8000cba <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0U);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	6879      	ldr	r1, [r7, #4]
 8000c6e:	2037      	movs	r0, #55	; 0x37
 8000c70:	f000 ff5a 	bl	8001b28 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000c74:	2037      	movs	r0, #55	; 0x37
 8000c76:	f000 ff71 	bl	8001b5c <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8000c7a:	4a29      	ldr	r2, [pc, #164]	; (8000d20 <HAL_InitTick+0xc4>)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000c80:	4b28      	ldr	r3, [pc, #160]	; (8000d24 <HAL_InitTick+0xc8>)
 8000c82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c86:	4a27      	ldr	r2, [pc, #156]	; (8000d24 <HAL_InitTick+0xc8>)
 8000c88:	f043 0320 	orr.w	r3, r3, #32
 8000c8c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000c90:	4b24      	ldr	r3, [pc, #144]	; (8000d24 <HAL_InitTick+0xc8>)
 8000c92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c96:	f003 0320 	and.w	r3, r3, #32
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c9e:	f107 0210 	add.w	r2, r7, #16
 8000ca2:	f107 0314 	add.w	r3, r7, #20
 8000ca6:	4611      	mov	r1, r2
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f005 ff9d 	bl	8006be8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cb0:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d106      	bne.n	8000cc6 <HAL_InitTick+0x6a>
 8000cb8:	e001      	b.n	8000cbe <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	e02b      	b.n	8000d16 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000cbe:	f005 ff67 	bl	8006b90 <HAL_RCC_GetPCLK1Freq>
 8000cc2:	63f8      	str	r0, [r7, #60]	; 0x3c
 8000cc4:	e004      	b.n	8000cd0 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000cc6:	f005 ff63 	bl	8006b90 <HAL_RCC_GetPCLK1Freq>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000cd2:	4a15      	ldr	r2, [pc, #84]	; (8000d28 <HAL_InitTick+0xcc>)
 8000cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8000cd8:	0c9b      	lsrs	r3, r3, #18
 8000cda:	3b01      	subs	r3, #1
 8000cdc:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000cde:	4b13      	ldr	r3, [pc, #76]	; (8000d2c <HAL_InitTick+0xd0>)
 8000ce0:	4a13      	ldr	r2, [pc, #76]	; (8000d30 <HAL_InitTick+0xd4>)
 8000ce2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000ce4:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <HAL_InitTick+0xd0>)
 8000ce6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000cea:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000cec:	4a0f      	ldr	r2, [pc, #60]	; (8000d2c <HAL_InitTick+0xd0>)
 8000cee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cf0:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000cf2:	4b0e      	ldr	r3, [pc, #56]	; (8000d2c <HAL_InitTick+0xd0>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cf8:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <HAL_InitTick+0xd0>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8000cfe:	480b      	ldr	r0, [pc, #44]	; (8000d2c <HAL_InitTick+0xd0>)
 8000d00:	f007 fd78 	bl	80087f4 <HAL_TIM_Base_Init>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d104      	bne.n	8000d14 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8000d0a:	4808      	ldr	r0, [pc, #32]	; (8000d2c <HAL_InitTick+0xd0>)
 8000d0c:	f007 fdd4 	bl	80088b8 <HAL_TIM_Base_Start_IT>
 8000d10:	4603      	mov	r3, r0
 8000d12:	e000      	b.n	8000d16 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000d14:	2301      	movs	r3, #1
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3740      	adds	r7, #64	; 0x40
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	24000008 	.word	0x24000008
 8000d24:	58024400 	.word	0x58024400
 8000d28:	431bde83 	.word	0x431bde83
 8000d2c:	24005168 	.word	0x24005168
 8000d30:	40001400 	.word	0x40001400

08000d34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d38:	e7fe      	b.n	8000d38 <NMI_Handler+0x4>

08000d3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d3e:	e7fe      	b.n	8000d3e <HardFault_Handler+0x4>

08000d40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d44:	e7fe      	b.n	8000d44 <MemManage_Handler+0x4>

08000d46 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d46:	b480      	push	{r7}
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d4a:	e7fe      	b.n	8000d4a <BusFault_Handler+0x4>

08000d4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d50:	e7fe      	b.n	8000d50 <UsageFault_Handler+0x4>

08000d52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d52:	b480      	push	{r7}
 8000d54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8000d64:	4802      	ldr	r0, [pc, #8]	; (8000d70 <DMA1_Stream2_IRQHandler+0x10>)
 8000d66:	f001 fd33 	bl	80027d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	24004c10 	.word	0x24004c10

08000d74 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000d78:	4802      	ldr	r0, [pc, #8]	; (8000d84 <DMA1_Stream3_IRQHandler+0x10>)
 8000d7a:	f001 fd29 	bl	80027d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	24005000 	.word	0x24005000

08000d88 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8000d8c:	4802      	ldr	r0, [pc, #8]	; (8000d98 <DMA1_Stream4_IRQHandler+0x10>)
 8000d8e:	f001 fd1f 	bl	80027d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	240050f0 	.word	0x240050f0

08000d9c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8000da0:	4802      	ldr	r0, [pc, #8]	; (8000dac <DMA1_Stream5_IRQHandler+0x10>)
 8000da2:	f001 fd15 	bl	80027d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	24004d88 	.word	0x24004d88

08000db0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 8000db4:	4802      	ldr	r0, [pc, #8]	; (8000dc0 <DMA1_Stream6_IRQHandler+0x10>)
 8000db6:	f001 fd0b 	bl	80027d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	24004c88 	.word	0x24004c88

08000dc4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000dc8:	4802      	ldr	r0, [pc, #8]	; (8000dd4 <SPI2_IRQHandler+0x10>)
 8000dca:	f007 fa4f 	bl	800826c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	24004b88 	.word	0x24004b88

08000dd8 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 8000ddc:	4802      	ldr	r0, [pc, #8]	; (8000de8 <DMA1_Stream7_IRQHandler+0x10>)
 8000dde:	f001 fcf7 	bl	80027d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	24004e00 	.word	0x24004e00

08000dec <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8000df0:	4802      	ldr	r0, [pc, #8]	; (8000dfc <SPI3_IRQHandler+0x10>)
 8000df2:	f007 fa3b 	bl	800826c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	24004d00 	.word	0x24004d00

08000e00 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000e04:	4802      	ldr	r0, [pc, #8]	; (8000e10 <TIM7_IRQHandler+0x10>)
 8000e06:	f007 fd8d 	bl	8008924 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000e0a:	bf00      	nop
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	24005168 	.word	0x24005168

08000e14 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000e18:	4802      	ldr	r0, [pc, #8]	; (8000e24 <DMA2_Stream0_IRQHandler+0x10>)
 8000e1a:	f001 fcd9 	bl	80027d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	24005510 	.word	0x24005510

08000e28 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000e2c:	4802      	ldr	r0, [pc, #8]	; (8000e38 <DMA2_Stream1_IRQHandler+0x10>)
 8000e2e:	f001 fccf 	bl	80027d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	24005420 	.word	0x24005420

08000e3c <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000e40:	4802      	ldr	r0, [pc, #8]	; (8000e4c <DMA2_Stream4_IRQHandler+0x10>)
 8000e42:	f001 fcc5 	bl	80027d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	240051b4 	.word	0x240051b4

08000e50 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8000e54:	4802      	ldr	r0, [pc, #8]	; (8000e60 <ETH_IRQHandler+0x10>)
 8000e56:	f003 fafb 	bl	8004450 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	24005894 	.word	0x24005894

08000e64 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000e68:	4802      	ldr	r0, [pc, #8]	; (8000e74 <DMA2_Stream5_IRQHandler+0x10>)
 8000e6a:	f001 fcb1 	bl	80027d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8000e6e:	bf00      	nop
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	24005588 	.word	0x24005588

08000e78 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8000e7c:	4802      	ldr	r0, [pc, #8]	; (8000e88 <DMA2_Stream6_IRQHandler+0x10>)
 8000e7e:	f001 fca7 	bl	80027d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	2400522c 	.word	0x2400522c

08000e8c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8000e90:	4802      	ldr	r0, [pc, #8]	; (8000e9c <DMA2_Stream7_IRQHandler+0x10>)
 8000e92:	f001 fc9d 	bl	80027d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	24005498 	.word	0x24005498

08000ea0 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8000ea4:	4802      	ldr	r0, [pc, #8]	; (8000eb0 <SPI4_IRQHandler+0x10>)
 8000ea6:	f007 f9e1 	bl	800826c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	24004e78 	.word	0x24004e78

08000eb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
	return 1;
 8000eb8:	2301      	movs	r3, #1
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr

08000ec4 <_kill>:

int _kill(int pid, int sig)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000ece:	4b05      	ldr	r3, [pc, #20]	; (8000ee4 <_kill+0x20>)
 8000ed0:	2216      	movs	r2, #22
 8000ed2:	601a      	str	r2, [r3, #0]
	return -1;
 8000ed4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr
 8000ee4:	24008a3c 	.word	0x24008a3c

08000ee8 <_exit>:

void _exit (int status)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000ef0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f7ff ffe5 	bl	8000ec4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000efa:	e7fe      	b.n	8000efa <_exit+0x12>

08000efc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	60f8      	str	r0, [r7, #12]
 8000f04:	60b9      	str	r1, [r7, #8]
 8000f06:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]
 8000f0c:	e00a      	b.n	8000f24 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f0e:	f3af 8000 	nop.w
 8000f12:	4601      	mov	r1, r0
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	1c5a      	adds	r2, r3, #1
 8000f18:	60ba      	str	r2, [r7, #8]
 8000f1a:	b2ca      	uxtb	r2, r1
 8000f1c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	3301      	adds	r3, #1
 8000f22:	617b      	str	r3, [r7, #20]
 8000f24:	697a      	ldr	r2, [r7, #20]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	dbf0      	blt.n	8000f0e <_read+0x12>
	}

return len;
 8000f2c:	687b      	ldr	r3, [r7, #4]
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3718      	adds	r7, #24
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b086      	sub	sp, #24
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	60f8      	str	r0, [r7, #12]
 8000f3e:	60b9      	str	r1, [r7, #8]
 8000f40:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f42:	2300      	movs	r3, #0
 8000f44:	617b      	str	r3, [r7, #20]
 8000f46:	e009      	b.n	8000f5c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	1c5a      	adds	r2, r3, #1
 8000f4c:	60ba      	str	r2, [r7, #8]
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	617b      	str	r3, [r7, #20]
 8000f5c:	697a      	ldr	r2, [r7, #20]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	dbf1      	blt.n	8000f48 <_write+0x12>
	}
	return len;
 8000f64:	687b      	ldr	r3, [r7, #4]
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3718      	adds	r7, #24
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <_close>:

int _close(int file)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	b083      	sub	sp, #12
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
	return -1;
 8000f76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f86:	b480      	push	{r7}
 8000f88:	b083      	sub	sp, #12
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
 8000f8e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f96:	605a      	str	r2, [r3, #4]
	return 0;
 8000f98:	2300      	movs	r3, #0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <_isatty>:

int _isatty(int file)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	b083      	sub	sp, #12
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
	return 1;
 8000fae:	2301      	movs	r3, #1
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b085      	sub	sp, #20
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
	return 0;
 8000fc8:	2300      	movs	r3, #0
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3714      	adds	r7, #20
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
	...

08000fd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b087      	sub	sp, #28
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fe0:	4a14      	ldr	r2, [pc, #80]	; (8001034 <_sbrk+0x5c>)
 8000fe2:	4b15      	ldr	r3, [pc, #84]	; (8001038 <_sbrk+0x60>)
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fec:	4b13      	ldr	r3, [pc, #76]	; (800103c <_sbrk+0x64>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d102      	bne.n	8000ffa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ff4:	4b11      	ldr	r3, [pc, #68]	; (800103c <_sbrk+0x64>)
 8000ff6:	4a12      	ldr	r2, [pc, #72]	; (8001040 <_sbrk+0x68>)
 8000ff8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ffa:	4b10      	ldr	r3, [pc, #64]	; (800103c <_sbrk+0x64>)
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4413      	add	r3, r2
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	429a      	cmp	r2, r3
 8001006:	d205      	bcs.n	8001014 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001008:	4b0e      	ldr	r3, [pc, #56]	; (8001044 <_sbrk+0x6c>)
 800100a:	220c      	movs	r2, #12
 800100c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800100e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001012:	e009      	b.n	8001028 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001014:	4b09      	ldr	r3, [pc, #36]	; (800103c <_sbrk+0x64>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800101a:	4b08      	ldr	r3, [pc, #32]	; (800103c <_sbrk+0x64>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4413      	add	r3, r2
 8001022:	4a06      	ldr	r2, [pc, #24]	; (800103c <_sbrk+0x64>)
 8001024:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001026:	68fb      	ldr	r3, [r7, #12]
}
 8001028:	4618      	mov	r0, r3
 800102a:	371c      	adds	r7, #28
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr
 8001034:	24080000 	.word	0x24080000
 8001038:	00000800 	.word	0x00000800
 800103c:	24000a7c 	.word	0x24000a7c
 8001040:	24008a68 	.word	0x24008a68
 8001044:	24008a3c 	.word	0x24008a3c

08001048 <MX_USART3_UART_Init>:

}
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 800104c:	4b22      	ldr	r3, [pc, #136]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 800104e:	4a23      	ldr	r2, [pc, #140]	; (80010dc <MX_USART3_UART_Init+0x94>)
 8001050:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001052:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 8001054:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001058:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800105a:	4b1f      	ldr	r3, [pc, #124]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 800105c:	2200      	movs	r2, #0
 800105e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001060:	4b1d      	ldr	r3, [pc, #116]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 8001062:	2200      	movs	r2, #0
 8001064:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001066:	4b1c      	ldr	r3, [pc, #112]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 8001068:	2200      	movs	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800106c:	4b1a      	ldr	r3, [pc, #104]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 800106e:	220c      	movs	r2, #12
 8001070:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001072:	4b19      	ldr	r3, [pc, #100]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 8001074:	2200      	movs	r2, #0
 8001076:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001078:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 800107a:	2200      	movs	r2, #0
 800107c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800107e:	4b16      	ldr	r3, [pc, #88]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 8001080:	2200      	movs	r2, #0
 8001082:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001084:	4b14      	ldr	r3, [pc, #80]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 8001086:	2200      	movs	r2, #0
 8001088:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800108a:	4b13      	ldr	r3, [pc, #76]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 800108c:	2200      	movs	r2, #0
 800108e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001090:	4811      	ldr	r0, [pc, #68]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 8001092:	f007 fe47 	bl	8008d24 <HAL_UART_Init>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800109c:	f7ff fdbc 	bl	8000c18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010a0:	2100      	movs	r1, #0
 80010a2:	480d      	ldr	r0, [pc, #52]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 80010a4:	f008 fe77 	bl	8009d96 <HAL_UARTEx_SetTxFifoThreshold>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80010ae:	f7ff fdb3 	bl	8000c18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010b2:	2100      	movs	r1, #0
 80010b4:	4808      	ldr	r0, [pc, #32]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 80010b6:	f008 feac 	bl	8009e12 <HAL_UARTEx_SetRxFifoThreshold>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80010c0:	f7ff fdaa 	bl	8000c18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80010c4:	4804      	ldr	r0, [pc, #16]	; (80010d8 <MX_USART3_UART_Init+0x90>)
 80010c6:	f008 fe2d 	bl	8009d24 <HAL_UARTEx_DisableFifoMode>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80010d0:	f7ff fda2 	bl	8000c18 <Error_Handler>
  }

}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	2400531c 	.word	0x2400531c
 80010dc:	40004800 	.word	0x40004800

080010e0 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08e      	sub	sp, #56	; 0x38
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a90      	ldr	r2, [pc, #576]	; (8001340 <HAL_UART_MspInit+0x260>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	f040 808c 	bne.w	800121c <HAL_UART_MspInit+0x13c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001104:	4b8f      	ldr	r3, [pc, #572]	; (8001344 <HAL_UART_MspInit+0x264>)
 8001106:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800110a:	4a8e      	ldr	r2, [pc, #568]	; (8001344 <HAL_UART_MspInit+0x264>)
 800110c:	f043 0310 	orr.w	r3, r3, #16
 8001110:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001114:	4b8b      	ldr	r3, [pc, #556]	; (8001344 <HAL_UART_MspInit+0x264>)
 8001116:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800111a:	f003 0310 	and.w	r3, r3, #16
 800111e:	623b      	str	r3, [r7, #32]
 8001120:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001122:	4b88      	ldr	r3, [pc, #544]	; (8001344 <HAL_UART_MspInit+0x264>)
 8001124:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001128:	4a86      	ldr	r2, [pc, #536]	; (8001344 <HAL_UART_MspInit+0x264>)
 800112a:	f043 0301 	orr.w	r3, r3, #1
 800112e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001132:	4b84      	ldr	r3, [pc, #528]	; (8001344 <HAL_UART_MspInit+0x264>)
 8001134:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001138:	f003 0301 	and.w	r3, r3, #1
 800113c:	61fb      	str	r3, [r7, #28]
 800113e:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001140:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001144:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001146:	2302      	movs	r3, #2
 8001148:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114e:	2300      	movs	r3, #0
 8001150:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001152:	2307      	movs	r3, #7
 8001154:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001156:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800115a:	4619      	mov	r1, r3
 800115c:	487a      	ldr	r0, [pc, #488]	; (8001348 <HAL_UART_MspInit+0x268>)
 800115e:	f004 fb2f 	bl	80057c0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream0;
 8001162:	4b7a      	ldr	r3, [pc, #488]	; (800134c <HAL_UART_MspInit+0x26c>)
 8001164:	4a7a      	ldr	r2, [pc, #488]	; (8001350 <HAL_UART_MspInit+0x270>)
 8001166:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001168:	4b78      	ldr	r3, [pc, #480]	; (800134c <HAL_UART_MspInit+0x26c>)
 800116a:	2229      	movs	r2, #41	; 0x29
 800116c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800116e:	4b77      	ldr	r3, [pc, #476]	; (800134c <HAL_UART_MspInit+0x26c>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001174:	4b75      	ldr	r3, [pc, #468]	; (800134c <HAL_UART_MspInit+0x26c>)
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800117a:	4b74      	ldr	r3, [pc, #464]	; (800134c <HAL_UART_MspInit+0x26c>)
 800117c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001180:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001182:	4b72      	ldr	r3, [pc, #456]	; (800134c <HAL_UART_MspInit+0x26c>)
 8001184:	2200      	movs	r2, #0
 8001186:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001188:	4b70      	ldr	r3, [pc, #448]	; (800134c <HAL_UART_MspInit+0x26c>)
 800118a:	2200      	movs	r2, #0
 800118c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800118e:	4b6f      	ldr	r3, [pc, #444]	; (800134c <HAL_UART_MspInit+0x26c>)
 8001190:	2200      	movs	r2, #0
 8001192:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001194:	4b6d      	ldr	r3, [pc, #436]	; (800134c <HAL_UART_MspInit+0x26c>)
 8001196:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800119a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800119c:	4b6b      	ldr	r3, [pc, #428]	; (800134c <HAL_UART_MspInit+0x26c>)
 800119e:	2200      	movs	r2, #0
 80011a0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80011a2:	486a      	ldr	r0, [pc, #424]	; (800134c <HAL_UART_MspInit+0x26c>)
 80011a4:	f000 fd74 	bl	8001c90 <HAL_DMA_Init>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 80011ae:	f7ff fd33 	bl	8000c18 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a65      	ldr	r2, [pc, #404]	; (800134c <HAL_UART_MspInit+0x26c>)
 80011b6:	679a      	str	r2, [r3, #120]	; 0x78
 80011b8:	4a64      	ldr	r2, [pc, #400]	; (800134c <HAL_UART_MspInit+0x26c>)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream1;
 80011be:	4b65      	ldr	r3, [pc, #404]	; (8001354 <HAL_UART_MspInit+0x274>)
 80011c0:	4a65      	ldr	r2, [pc, #404]	; (8001358 <HAL_UART_MspInit+0x278>)
 80011c2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80011c4:	4b63      	ldr	r3, [pc, #396]	; (8001354 <HAL_UART_MspInit+0x274>)
 80011c6:	222a      	movs	r2, #42	; 0x2a
 80011c8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011ca:	4b62      	ldr	r3, [pc, #392]	; (8001354 <HAL_UART_MspInit+0x274>)
 80011cc:	2240      	movs	r2, #64	; 0x40
 80011ce:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011d0:	4b60      	ldr	r3, [pc, #384]	; (8001354 <HAL_UART_MspInit+0x274>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011d6:	4b5f      	ldr	r3, [pc, #380]	; (8001354 <HAL_UART_MspInit+0x274>)
 80011d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011dc:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011de:	4b5d      	ldr	r3, [pc, #372]	; (8001354 <HAL_UART_MspInit+0x274>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011e4:	4b5b      	ldr	r3, [pc, #364]	; (8001354 <HAL_UART_MspInit+0x274>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80011ea:	4b5a      	ldr	r3, [pc, #360]	; (8001354 <HAL_UART_MspInit+0x274>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80011f0:	4b58      	ldr	r3, [pc, #352]	; (8001354 <HAL_UART_MspInit+0x274>)
 80011f2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80011f6:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011f8:	4b56      	ldr	r3, [pc, #344]	; (8001354 <HAL_UART_MspInit+0x274>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80011fe:	4855      	ldr	r0, [pc, #340]	; (8001354 <HAL_UART_MspInit+0x274>)
 8001200:	f000 fd46 	bl	8001c90 <HAL_DMA_Init>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 800120a:	f7ff fd05 	bl	8000c18 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a50      	ldr	r2, [pc, #320]	; (8001354 <HAL_UART_MspInit+0x274>)
 8001212:	675a      	str	r2, [r3, #116]	; 0x74
 8001214:	4a4f      	ldr	r2, [pc, #316]	; (8001354 <HAL_UART_MspInit+0x274>)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800121a:	e1aa      	b.n	8001572 <HAL_UART_MspInit+0x492>
  else if(uartHandle->Instance==USART2)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a4e      	ldr	r2, [pc, #312]	; (800135c <HAL_UART_MspInit+0x27c>)
 8001222:	4293      	cmp	r3, r2
 8001224:	f040 80a6 	bne.w	8001374 <HAL_UART_MspInit+0x294>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001228:	4b46      	ldr	r3, [pc, #280]	; (8001344 <HAL_UART_MspInit+0x264>)
 800122a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800122e:	4a45      	ldr	r2, [pc, #276]	; (8001344 <HAL_UART_MspInit+0x264>)
 8001230:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001234:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001238:	4b42      	ldr	r3, [pc, #264]	; (8001344 <HAL_UART_MspInit+0x264>)
 800123a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800123e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001242:	61bb      	str	r3, [r7, #24]
 8001244:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001246:	4b3f      	ldr	r3, [pc, #252]	; (8001344 <HAL_UART_MspInit+0x264>)
 8001248:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800124c:	4a3d      	ldr	r2, [pc, #244]	; (8001344 <HAL_UART_MspInit+0x264>)
 800124e:	f043 0308 	orr.w	r3, r3, #8
 8001252:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001256:	4b3b      	ldr	r3, [pc, #236]	; (8001344 <HAL_UART_MspInit+0x264>)
 8001258:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800125c:	f003 0308 	and.w	r3, r3, #8
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001264:	2360      	movs	r3, #96	; 0x60
 8001266:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001268:	2302      	movs	r3, #2
 800126a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001270:	2300      	movs	r3, #0
 8001272:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001274:	2307      	movs	r3, #7
 8001276:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001278:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800127c:	4619      	mov	r1, r3
 800127e:	4838      	ldr	r0, [pc, #224]	; (8001360 <HAL_UART_MspInit+0x280>)
 8001280:	f004 fa9e 	bl	80057c0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA2_Stream4;
 8001284:	4b37      	ldr	r3, [pc, #220]	; (8001364 <HAL_UART_MspInit+0x284>)
 8001286:	4a38      	ldr	r2, [pc, #224]	; (8001368 <HAL_UART_MspInit+0x288>)
 8001288:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800128a:	4b36      	ldr	r3, [pc, #216]	; (8001364 <HAL_UART_MspInit+0x284>)
 800128c:	222b      	movs	r2, #43	; 0x2b
 800128e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001290:	4b34      	ldr	r3, [pc, #208]	; (8001364 <HAL_UART_MspInit+0x284>)
 8001292:	2200      	movs	r2, #0
 8001294:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001296:	4b33      	ldr	r3, [pc, #204]	; (8001364 <HAL_UART_MspInit+0x284>)
 8001298:	2200      	movs	r2, #0
 800129a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800129c:	4b31      	ldr	r3, [pc, #196]	; (8001364 <HAL_UART_MspInit+0x284>)
 800129e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012a2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012a4:	4b2f      	ldr	r3, [pc, #188]	; (8001364 <HAL_UART_MspInit+0x284>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012aa:	4b2e      	ldr	r3, [pc, #184]	; (8001364 <HAL_UART_MspInit+0x284>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80012b0:	4b2c      	ldr	r3, [pc, #176]	; (8001364 <HAL_UART_MspInit+0x284>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80012b6:	4b2b      	ldr	r3, [pc, #172]	; (8001364 <HAL_UART_MspInit+0x284>)
 80012b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80012bc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012be:	4b29      	ldr	r3, [pc, #164]	; (8001364 <HAL_UART_MspInit+0x284>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80012c4:	4827      	ldr	r0, [pc, #156]	; (8001364 <HAL_UART_MspInit+0x284>)
 80012c6:	f000 fce3 	bl	8001c90 <HAL_DMA_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <HAL_UART_MspInit+0x1f4>
      Error_Handler();
 80012d0:	f7ff fca2 	bl	8000c18 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4a23      	ldr	r2, [pc, #140]	; (8001364 <HAL_UART_MspInit+0x284>)
 80012d8:	679a      	str	r2, [r3, #120]	; 0x78
 80012da:	4a22      	ldr	r2, [pc, #136]	; (8001364 <HAL_UART_MspInit+0x284>)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA2_Stream5;
 80012e0:	4b22      	ldr	r3, [pc, #136]	; (800136c <HAL_UART_MspInit+0x28c>)
 80012e2:	4a23      	ldr	r2, [pc, #140]	; (8001370 <HAL_UART_MspInit+0x290>)
 80012e4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80012e6:	4b21      	ldr	r3, [pc, #132]	; (800136c <HAL_UART_MspInit+0x28c>)
 80012e8:	222c      	movs	r2, #44	; 0x2c
 80012ea:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012ec:	4b1f      	ldr	r3, [pc, #124]	; (800136c <HAL_UART_MspInit+0x28c>)
 80012ee:	2240      	movs	r2, #64	; 0x40
 80012f0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012f2:	4b1e      	ldr	r3, [pc, #120]	; (800136c <HAL_UART_MspInit+0x28c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012f8:	4b1c      	ldr	r3, [pc, #112]	; (800136c <HAL_UART_MspInit+0x28c>)
 80012fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012fe:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001300:	4b1a      	ldr	r3, [pc, #104]	; (800136c <HAL_UART_MspInit+0x28c>)
 8001302:	2200      	movs	r2, #0
 8001304:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001306:	4b19      	ldr	r3, [pc, #100]	; (800136c <HAL_UART_MspInit+0x28c>)
 8001308:	2200      	movs	r2, #0
 800130a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800130c:	4b17      	ldr	r3, [pc, #92]	; (800136c <HAL_UART_MspInit+0x28c>)
 800130e:	2200      	movs	r2, #0
 8001310:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001312:	4b16      	ldr	r3, [pc, #88]	; (800136c <HAL_UART_MspInit+0x28c>)
 8001314:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001318:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800131a:	4b14      	ldr	r3, [pc, #80]	; (800136c <HAL_UART_MspInit+0x28c>)
 800131c:	2200      	movs	r2, #0
 800131e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001320:	4812      	ldr	r0, [pc, #72]	; (800136c <HAL_UART_MspInit+0x28c>)
 8001322:	f000 fcb5 	bl	8001c90 <HAL_DMA_Init>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <HAL_UART_MspInit+0x250>
      Error_Handler();
 800132c:	f7ff fc74 	bl	8000c18 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	4a0e      	ldr	r2, [pc, #56]	; (800136c <HAL_UART_MspInit+0x28c>)
 8001334:	675a      	str	r2, [r3, #116]	; 0x74
 8001336:	4a0d      	ldr	r2, [pc, #52]	; (800136c <HAL_UART_MspInit+0x28c>)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800133c:	e119      	b.n	8001572 <HAL_UART_MspInit+0x492>
 800133e:	bf00      	nop
 8001340:	40011000 	.word	0x40011000
 8001344:	58024400 	.word	0x58024400
 8001348:	58020000 	.word	0x58020000
 800134c:	24005510 	.word	0x24005510
 8001350:	40020410 	.word	0x40020410
 8001354:	24005420 	.word	0x24005420
 8001358:	40020428 	.word	0x40020428
 800135c:	40004400 	.word	0x40004400
 8001360:	58020c00 	.word	0x58020c00
 8001364:	240051b4 	.word	0x240051b4
 8001368:	40020470 	.word	0x40020470
 800136c:	24005588 	.word	0x24005588
 8001370:	40020488 	.word	0x40020488
  else if(uartHandle->Instance==USART3)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a80      	ldr	r2, [pc, #512]	; (800157c <HAL_UART_MspInit+0x49c>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d16b      	bne.n	8001456 <HAL_UART_MspInit+0x376>
    __HAL_RCC_USART3_CLK_ENABLE();
 800137e:	4b80      	ldr	r3, [pc, #512]	; (8001580 <HAL_UART_MspInit+0x4a0>)
 8001380:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001384:	4a7e      	ldr	r2, [pc, #504]	; (8001580 <HAL_UART_MspInit+0x4a0>)
 8001386:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800138a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800138e:	4b7c      	ldr	r3, [pc, #496]	; (8001580 <HAL_UART_MspInit+0x4a0>)
 8001390:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001394:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001398:	613b      	str	r3, [r7, #16]
 800139a:	693b      	ldr	r3, [r7, #16]
    hdma_usart3_rx.Instance = DMA2_Stream2;
 800139c:	4b79      	ldr	r3, [pc, #484]	; (8001584 <HAL_UART_MspInit+0x4a4>)
 800139e:	4a7a      	ldr	r2, [pc, #488]	; (8001588 <HAL_UART_MspInit+0x4a8>)
 80013a0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80013a2:	4b78      	ldr	r3, [pc, #480]	; (8001584 <HAL_UART_MspInit+0x4a4>)
 80013a4:	222d      	movs	r2, #45	; 0x2d
 80013a6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013a8:	4b76      	ldr	r3, [pc, #472]	; (8001584 <HAL_UART_MspInit+0x4a4>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013ae:	4b75      	ldr	r3, [pc, #468]	; (8001584 <HAL_UART_MspInit+0x4a4>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80013b4:	4b73      	ldr	r3, [pc, #460]	; (8001584 <HAL_UART_MspInit+0x4a4>)
 80013b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80013ba:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013bc:	4b71      	ldr	r3, [pc, #452]	; (8001584 <HAL_UART_MspInit+0x4a4>)
 80013be:	2200      	movs	r2, #0
 80013c0:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013c2:	4b70      	ldr	r3, [pc, #448]	; (8001584 <HAL_UART_MspInit+0x4a4>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80013c8:	4b6e      	ldr	r3, [pc, #440]	; (8001584 <HAL_UART_MspInit+0x4a4>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80013ce:	4b6d      	ldr	r3, [pc, #436]	; (8001584 <HAL_UART_MspInit+0x4a4>)
 80013d0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80013d4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013d6:	4b6b      	ldr	r3, [pc, #428]	; (8001584 <HAL_UART_MspInit+0x4a4>)
 80013d8:	2200      	movs	r2, #0
 80013da:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80013dc:	4869      	ldr	r0, [pc, #420]	; (8001584 <HAL_UART_MspInit+0x4a4>)
 80013de:	f000 fc57 	bl	8001c90 <HAL_DMA_Init>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <HAL_UART_MspInit+0x30c>
      Error_Handler();
 80013e8:	f7ff fc16 	bl	8000c18 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4a65      	ldr	r2, [pc, #404]	; (8001584 <HAL_UART_MspInit+0x4a4>)
 80013f0:	679a      	str	r2, [r3, #120]	; 0x78
 80013f2:	4a64      	ldr	r2, [pc, #400]	; (8001584 <HAL_UART_MspInit+0x4a4>)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA2_Stream3;
 80013f8:	4b64      	ldr	r3, [pc, #400]	; (800158c <HAL_UART_MspInit+0x4ac>)
 80013fa:	4a65      	ldr	r2, [pc, #404]	; (8001590 <HAL_UART_MspInit+0x4b0>)
 80013fc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80013fe:	4b63      	ldr	r3, [pc, #396]	; (800158c <HAL_UART_MspInit+0x4ac>)
 8001400:	222e      	movs	r2, #46	; 0x2e
 8001402:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001404:	4b61      	ldr	r3, [pc, #388]	; (800158c <HAL_UART_MspInit+0x4ac>)
 8001406:	2240      	movs	r2, #64	; 0x40
 8001408:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800140a:	4b60      	ldr	r3, [pc, #384]	; (800158c <HAL_UART_MspInit+0x4ac>)
 800140c:	2200      	movs	r2, #0
 800140e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001410:	4b5e      	ldr	r3, [pc, #376]	; (800158c <HAL_UART_MspInit+0x4ac>)
 8001412:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001416:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001418:	4b5c      	ldr	r3, [pc, #368]	; (800158c <HAL_UART_MspInit+0x4ac>)
 800141a:	2200      	movs	r2, #0
 800141c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800141e:	4b5b      	ldr	r3, [pc, #364]	; (800158c <HAL_UART_MspInit+0x4ac>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001424:	4b59      	ldr	r3, [pc, #356]	; (800158c <HAL_UART_MspInit+0x4ac>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800142a:	4b58      	ldr	r3, [pc, #352]	; (800158c <HAL_UART_MspInit+0x4ac>)
 800142c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001430:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001432:	4b56      	ldr	r3, [pc, #344]	; (800158c <HAL_UART_MspInit+0x4ac>)
 8001434:	2200      	movs	r2, #0
 8001436:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001438:	4854      	ldr	r0, [pc, #336]	; (800158c <HAL_UART_MspInit+0x4ac>)
 800143a:	f000 fc29 	bl	8001c90 <HAL_DMA_Init>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <HAL_UART_MspInit+0x368>
      Error_Handler();
 8001444:	f7ff fbe8 	bl	8000c18 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4a50      	ldr	r2, [pc, #320]	; (800158c <HAL_UART_MspInit+0x4ac>)
 800144c:	675a      	str	r2, [r3, #116]	; 0x74
 800144e:	4a4f      	ldr	r2, [pc, #316]	; (800158c <HAL_UART_MspInit+0x4ac>)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001454:	e08d      	b.n	8001572 <HAL_UART_MspInit+0x492>
  else if(uartHandle->Instance==USART6)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a4e      	ldr	r2, [pc, #312]	; (8001594 <HAL_UART_MspInit+0x4b4>)
 800145c:	4293      	cmp	r3, r2
 800145e:	f040 8088 	bne.w	8001572 <HAL_UART_MspInit+0x492>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001462:	4b47      	ldr	r3, [pc, #284]	; (8001580 <HAL_UART_MspInit+0x4a0>)
 8001464:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001468:	4a45      	ldr	r2, [pc, #276]	; (8001580 <HAL_UART_MspInit+0x4a0>)
 800146a:	f043 0320 	orr.w	r3, r3, #32
 800146e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001472:	4b43      	ldr	r3, [pc, #268]	; (8001580 <HAL_UART_MspInit+0x4a0>)
 8001474:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001478:	f003 0320 	and.w	r3, r3, #32
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001480:	4b3f      	ldr	r3, [pc, #252]	; (8001580 <HAL_UART_MspInit+0x4a0>)
 8001482:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001486:	4a3e      	ldr	r2, [pc, #248]	; (8001580 <HAL_UART_MspInit+0x4a0>)
 8001488:	f043 0304 	orr.w	r3, r3, #4
 800148c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001490:	4b3b      	ldr	r3, [pc, #236]	; (8001580 <HAL_UART_MspInit+0x4a0>)
 8001492:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001496:	f003 0304 	and.w	r3, r3, #4
 800149a:	60bb      	str	r3, [r7, #8]
 800149c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800149e:	23c0      	movs	r3, #192	; 0xc0
 80014a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a2:	2302      	movs	r3, #2
 80014a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014aa:	2300      	movs	r3, #0
 80014ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 80014ae:	2307      	movs	r3, #7
 80014b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b6:	4619      	mov	r1, r3
 80014b8:	4837      	ldr	r0, [pc, #220]	; (8001598 <HAL_UART_MspInit+0x4b8>)
 80014ba:	f004 f981 	bl	80057c0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream6;
 80014be:	4b37      	ldr	r3, [pc, #220]	; (800159c <HAL_UART_MspInit+0x4bc>)
 80014c0:	4a37      	ldr	r2, [pc, #220]	; (80015a0 <HAL_UART_MspInit+0x4c0>)
 80014c2:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 80014c4:	4b35      	ldr	r3, [pc, #212]	; (800159c <HAL_UART_MspInit+0x4bc>)
 80014c6:	2247      	movs	r2, #71	; 0x47
 80014c8:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014ca:	4b34      	ldr	r3, [pc, #208]	; (800159c <HAL_UART_MspInit+0x4bc>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014d0:	4b32      	ldr	r3, [pc, #200]	; (800159c <HAL_UART_MspInit+0x4bc>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014d6:	4b31      	ldr	r3, [pc, #196]	; (800159c <HAL_UART_MspInit+0x4bc>)
 80014d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014dc:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014de:	4b2f      	ldr	r3, [pc, #188]	; (800159c <HAL_UART_MspInit+0x4bc>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014e4:	4b2d      	ldr	r3, [pc, #180]	; (800159c <HAL_UART_MspInit+0x4bc>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80014ea:	4b2c      	ldr	r3, [pc, #176]	; (800159c <HAL_UART_MspInit+0x4bc>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014f0:	4b2a      	ldr	r3, [pc, #168]	; (800159c <HAL_UART_MspInit+0x4bc>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014f6:	4b29      	ldr	r3, [pc, #164]	; (800159c <HAL_UART_MspInit+0x4bc>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80014fc:	4827      	ldr	r0, [pc, #156]	; (800159c <HAL_UART_MspInit+0x4bc>)
 80014fe:	f000 fbc7 	bl	8001c90 <HAL_DMA_Init>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <HAL_UART_MspInit+0x42c>
      Error_Handler();
 8001508:	f7ff fb86 	bl	8000c18 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	4a23      	ldr	r2, [pc, #140]	; (800159c <HAL_UART_MspInit+0x4bc>)
 8001510:	679a      	str	r2, [r3, #120]	; 0x78
 8001512:	4a22      	ldr	r2, [pc, #136]	; (800159c <HAL_UART_MspInit+0x4bc>)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream7;
 8001518:	4b22      	ldr	r3, [pc, #136]	; (80015a4 <HAL_UART_MspInit+0x4c4>)
 800151a:	4a23      	ldr	r2, [pc, #140]	; (80015a8 <HAL_UART_MspInit+0x4c8>)
 800151c:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 800151e:	4b21      	ldr	r3, [pc, #132]	; (80015a4 <HAL_UART_MspInit+0x4c4>)
 8001520:	2248      	movs	r2, #72	; 0x48
 8001522:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001524:	4b1f      	ldr	r3, [pc, #124]	; (80015a4 <HAL_UART_MspInit+0x4c4>)
 8001526:	2240      	movs	r2, #64	; 0x40
 8001528:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800152a:	4b1e      	ldr	r3, [pc, #120]	; (80015a4 <HAL_UART_MspInit+0x4c4>)
 800152c:	2200      	movs	r2, #0
 800152e:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001530:	4b1c      	ldr	r3, [pc, #112]	; (80015a4 <HAL_UART_MspInit+0x4c4>)
 8001532:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001536:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001538:	4b1a      	ldr	r3, [pc, #104]	; (80015a4 <HAL_UART_MspInit+0x4c4>)
 800153a:	2200      	movs	r2, #0
 800153c:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800153e:	4b19      	ldr	r3, [pc, #100]	; (80015a4 <HAL_UART_MspInit+0x4c4>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8001544:	4b17      	ldr	r3, [pc, #92]	; (80015a4 <HAL_UART_MspInit+0x4c4>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800154a:	4b16      	ldr	r3, [pc, #88]	; (80015a4 <HAL_UART_MspInit+0x4c4>)
 800154c:	2200      	movs	r2, #0
 800154e:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001550:	4b14      	ldr	r3, [pc, #80]	; (80015a4 <HAL_UART_MspInit+0x4c4>)
 8001552:	2200      	movs	r2, #0
 8001554:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8001556:	4813      	ldr	r0, [pc, #76]	; (80015a4 <HAL_UART_MspInit+0x4c4>)
 8001558:	f000 fb9a 	bl	8001c90 <HAL_DMA_Init>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <HAL_UART_MspInit+0x486>
      Error_Handler();
 8001562:	f7ff fb59 	bl	8000c18 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a0e      	ldr	r2, [pc, #56]	; (80015a4 <HAL_UART_MspInit+0x4c4>)
 800156a:	675a      	str	r2, [r3, #116]	; 0x74
 800156c:	4a0d      	ldr	r2, [pc, #52]	; (80015a4 <HAL_UART_MspInit+0x4c4>)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001572:	bf00      	nop
 8001574:	3738      	adds	r7, #56	; 0x38
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40004800 	.word	0x40004800
 8001580:	58024400 	.word	0x58024400
 8001584:	240052a4 	.word	0x240052a4
 8001588:	40020440 	.word	0x40020440
 800158c:	240053a8 	.word	0x240053a8
 8001590:	40020458 	.word	0x40020458
 8001594:	40011400 	.word	0x40011400
 8001598:	58020800 	.word	0x58020800
 800159c:	2400522c 	.word	0x2400522c
 80015a0:	400204a0 	.word	0x400204a0
 80015a4:	24005498 	.word	0x24005498
 80015a8:	400204b8 	.word	0x400204b8

080015ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack      /* set stack pointer */
 80015ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015e4 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80015b0:	f7ff f86e 	bl	8000690 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80015b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80015b6:	e003      	b.n	80015c0 <LoopCopyDataInit>

080015b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80015b8:	4b0b      	ldr	r3, [pc, #44]	; (80015e8 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80015ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80015bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80015be:	3104      	adds	r1, #4

080015c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80015c0:	480a      	ldr	r0, [pc, #40]	; (80015ec <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80015c2:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80015c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80015c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80015c8:	d3f6      	bcc.n	80015b8 <CopyDataInit>
  ldr  r2, =_sbss
 80015ca:	4a0a      	ldr	r2, [pc, #40]	; (80015f4 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80015cc:	e002      	b.n	80015d4 <LoopFillZerobss>

080015ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80015ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80015d0:	f842 3b04 	str.w	r3, [r2], #4

080015d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80015d4:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80015d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80015d8:	d3f9      	bcc.n	80015ce <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 80015da:	f018 fe19 	bl	801a210 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015de:	f7ff f971 	bl	80008c4 <main>
  bx  lr    
 80015e2:	4770      	bx	lr
   ldr   sp, =_estack      /* set stack pointer */
 80015e4:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80015e8:	0802029c 	.word	0x0802029c
  ldr  r0, =_sdata
 80015ec:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80015f0:	2400020c 	.word	0x2400020c
  ldr  r2, =_sbss
 80015f4:	2400020c 	.word	0x2400020c
  ldr  r3, = _ebss
 80015f8:	24008a68 	.word	0x24008a68

080015fc <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015fc:	e7fe      	b.n	80015fc <ADC3_IRQHandler>

080015fe <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80015fe:	b480      	push	{r7}
 8001600:	b083      	sub	sp, #12
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
 8001606:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d00b      	beq.n	8001626 <LAN8742_RegisterBusIO+0x28>
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d007      	beq.n	8001626 <LAN8742_RegisterBusIO+0x28>
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <LAN8742_RegisterBusIO+0x28>
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d102      	bne.n	800162c <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001626:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800162a:	e014      	b.n	8001656 <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	68da      	ldr	r2, [r3, #12]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	689a      	ldr	r2, [r3, #8]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	691a      	ldr	r2, [r3, #16]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 8001654:	2300      	movs	r3, #0
}
 8001656:	4618      	mov	r0, r3
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001662:	b580      	push	{r7, lr}
 8001664:	b086      	sub	sp, #24
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	2300      	movs	r3, #0
 8001670:	60bb      	str	r3, [r7, #8]
 8001672:	2300      	movs	r3, #0
 8001674:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8001676:	2300      	movs	r3, #0
 8001678:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d17c      	bne.n	800177c <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d002      	beq.n	8001690 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2220      	movs	r2, #32
 8001694:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]
 800169a:	e01c      	b.n	80016d6 <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	695b      	ldr	r3, [r3, #20]
 80016a0:	f107 0208 	add.w	r2, r7, #8
 80016a4:	2112      	movs	r1, #18
 80016a6:	6978      	ldr	r0, [r7, #20]
 80016a8:	4798      	blx	r3
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	da03      	bge.n	80016b8 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 80016b0:	f06f 0304 	mvn.w	r3, #4
 80016b4:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 80016b6:	e00b      	b.n	80016d0 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	f003 031f 	and.w	r3, r3, #31
 80016be:	697a      	ldr	r2, [r7, #20]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d105      	bne.n	80016d0 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	697a      	ldr	r2, [r7, #20]
 80016c8:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80016ca:	2300      	movs	r3, #0
 80016cc:	613b      	str	r3, [r7, #16]
         break;
 80016ce:	e005      	b.n	80016dc <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	3301      	adds	r3, #1
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	2b1f      	cmp	r3, #31
 80016da:	d9df      	bls.n	800169c <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b1f      	cmp	r3, #31
 80016e2:	d902      	bls.n	80016ea <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 80016e4:	f06f 0302 	mvn.w	r3, #2
 80016e8:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d145      	bne.n	800177c <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	691b      	ldr	r3, [r3, #16]
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	6810      	ldr	r0, [r2, #0]
 80016f8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80016fc:	2100      	movs	r1, #0
 80016fe:	4798      	blx	r3
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	db37      	blt.n	8001776 <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	695b      	ldr	r3, [r3, #20]
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	6810      	ldr	r0, [r2, #0]
 800170e:	f107 0208 	add.w	r2, r7, #8
 8001712:	2100      	movs	r1, #0
 8001714:	4798      	blx	r3
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	db28      	blt.n	800176e <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	4798      	blx	r3
 8001722:	4603      	mov	r3, r0
 8001724:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8001726:	e01c      	b.n	8001762 <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	4798      	blx	r3
 800172e:	4603      	mov	r3, r0
 8001730:	461a      	mov	r2, r3
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800173a:	d80e      	bhi.n	800175a <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	695b      	ldr	r3, [r3, #20]
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	6810      	ldr	r0, [r2, #0]
 8001744:	f107 0208 	add.w	r2, r7, #8
 8001748:	2100      	movs	r1, #0
 800174a:	4798      	blx	r3
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	da07      	bge.n	8001762 <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 8001752:	f06f 0304 	mvn.w	r3, #4
 8001756:	613b      	str	r3, [r7, #16]
                 break;
 8001758:	e010      	b.n	800177c <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 800175a:	f06f 0301 	mvn.w	r3, #1
 800175e:	613b      	str	r3, [r7, #16]
               break;
 8001760:	e00c      	b.n	800177c <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d1dd      	bne.n	8001728 <LAN8742_Init+0xc6>
 800176c:	e006      	b.n	800177c <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 800176e:	f06f 0304 	mvn.w	r3, #4
 8001772:	613b      	str	r3, [r7, #16]
 8001774:	e002      	b.n	800177c <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 8001776:	f06f 0303 	mvn.w	r3, #3
 800177a:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d112      	bne.n	80017a8 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	699b      	ldr	r3, [r3, #24]
 8001786:	4798      	blx	r3
 8001788:	4603      	mov	r3, r0
 800178a:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 800178c:	bf00      	nop
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	699b      	ldr	r3, [r3, #24]
 8001792:	4798      	blx	r3
 8001794:	4603      	mov	r3, r0
 8001796:	461a      	mov	r2, r3
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80017a0:	d9f5      	bls.n	800178e <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2201      	movs	r2, #1
 80017a6:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 80017a8:	693b      	ldr	r3, [r7, #16]
 }
 80017aa:	4618      	mov	r0, r3
 80017ac:	3718      	adds	r7, #24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b084      	sub	sp, #16
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	6810      	ldr	r0, [r2, #0]
 80017c6:	f107 020c 	add.w	r2, r7, #12
 80017ca:	2101      	movs	r1, #1
 80017cc:	4798      	blx	r3
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	da02      	bge.n	80017da <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 80017d4:	f06f 0304 	mvn.w	r3, #4
 80017d8:	e06e      	b.n	80018b8 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	695b      	ldr	r3, [r3, #20]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	6810      	ldr	r0, [r2, #0]
 80017e2:	f107 020c 	add.w	r2, r7, #12
 80017e6:	2101      	movs	r1, #1
 80017e8:	4798      	blx	r3
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	da02      	bge.n	80017f6 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 80017f0:	f06f 0304 	mvn.w	r3, #4
 80017f4:	e060      	b.n	80018b8 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	f003 0304 	and.w	r3, r3, #4
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d101      	bne.n	8001804 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8001800:	2301      	movs	r3, #1
 8001802:	e059      	b.n	80018b8 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	695b      	ldr	r3, [r3, #20]
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	6810      	ldr	r0, [r2, #0]
 800180c:	f107 020c 	add.w	r2, r7, #12
 8001810:	2100      	movs	r1, #0
 8001812:	4798      	blx	r3
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	da02      	bge.n	8001820 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 800181a:	f06f 0304 	mvn.w	r3, #4
 800181e:	e04b      	b.n	80018b8 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d11b      	bne.n	8001862 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001830:	2b00      	cmp	r3, #0
 8001832:	d006      	beq.n	8001842 <LAN8742_GetLinkState+0x90>
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 800183e:	2302      	movs	r3, #2
 8001840:	e03a      	b.n	80018b8 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800184c:	2303      	movs	r3, #3
 800184e:	e033      	b.n	80018b8 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800185a:	2304      	movs	r3, #4
 800185c:	e02c      	b.n	80018b8 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 800185e:	2305      	movs	r3, #5
 8001860:	e02a      	b.n	80018b8 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	695b      	ldr	r3, [r3, #20]
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	6810      	ldr	r0, [r2, #0]
 800186a:	f107 020c 	add.w	r2, r7, #12
 800186e:	211f      	movs	r1, #31
 8001870:	4798      	blx	r3
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	da02      	bge.n	800187e <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8001878:	f06f 0304 	mvn.w	r3, #4
 800187c:	e01c      	b.n	80018b8 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d101      	bne.n	800188c <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001888:	2306      	movs	r3, #6
 800188a:	e015      	b.n	80018b8 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f003 031c 	and.w	r3, r3, #28
 8001892:	2b18      	cmp	r3, #24
 8001894:	d101      	bne.n	800189a <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001896:	2302      	movs	r3, #2
 8001898:	e00e      	b.n	80018b8 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	f003 031c 	and.w	r3, r3, #28
 80018a0:	2b08      	cmp	r3, #8
 80018a2:	d101      	bne.n	80018a8 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e007      	b.n	80018b8 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f003 031c 	and.w	r3, r3, #28
 80018ae:	2b14      	cmp	r3, #20
 80018b0:	d101      	bne.n	80018b6 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80018b2:	2304      	movs	r3, #4
 80018b4:	e000      	b.n	80018b8 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80018b6:	2305      	movs	r3, #5
    }				
  }
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018c6:	2003      	movs	r0, #3
 80018c8:	f000 f923 	bl	8001b12 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80018cc:	f004 ffbe 	bl	800684c <HAL_RCC_GetSysClockFreq>
 80018d0:	4601      	mov	r1, r0
 80018d2:	4b15      	ldr	r3, [pc, #84]	; (8001928 <HAL_Init+0x68>)
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	0a1b      	lsrs	r3, r3, #8
 80018d8:	f003 030f 	and.w	r3, r3, #15
 80018dc:	4a13      	ldr	r2, [pc, #76]	; (800192c <HAL_Init+0x6c>)
 80018de:	5cd3      	ldrb	r3, [r2, r3]
 80018e0:	f003 031f 	and.w	r3, r3, #31
 80018e4:	fa21 f303 	lsr.w	r3, r1, r3
 80018e8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80018ea:	4b0f      	ldr	r3, [pc, #60]	; (8001928 <HAL_Init+0x68>)
 80018ec:	699b      	ldr	r3, [r3, #24]
 80018ee:	f003 030f 	and.w	r3, r3, #15
 80018f2:	4a0e      	ldr	r2, [pc, #56]	; (800192c <HAL_Init+0x6c>)
 80018f4:	5cd3      	ldrb	r3, [r2, r3]
 80018f6:	f003 031f 	and.w	r3, r3, #31
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001900:	4a0b      	ldr	r2, [pc, #44]	; (8001930 <HAL_Init+0x70>)
 8001902:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001904:	4a0b      	ldr	r2, [pc, #44]	; (8001934 <HAL_Init+0x74>)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800190a:	2000      	movs	r0, #0
 800190c:	f7ff f9a6 	bl	8000c5c <HAL_InitTick>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e002      	b.n	8001920 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800191a:	f7ff f981 	bl	8000c20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	58024400 	.word	0x58024400
 800192c:	0801fe10 	.word	0x0801fe10
 8001930:	24000004 	.word	0x24000004
 8001934:	24000000 	.word	0x24000000

08001938 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800193c:	4b06      	ldr	r3, [pc, #24]	; (8001958 <HAL_IncTick+0x20>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	461a      	mov	r2, r3
 8001942:	4b06      	ldr	r3, [pc, #24]	; (800195c <HAL_IncTick+0x24>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4413      	add	r3, r2
 8001948:	4a04      	ldr	r2, [pc, #16]	; (800195c <HAL_IncTick+0x24>)
 800194a:	6013      	str	r3, [r2, #0]
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	2400000c 	.word	0x2400000c
 800195c:	240057a4 	.word	0x240057a4

08001960 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  return uwTick;
 8001964:	4b03      	ldr	r3, [pc, #12]	; (8001974 <HAL_GetTick+0x14>)
 8001966:	681b      	ldr	r3, [r3, #0]
}
 8001968:	4618      	mov	r0, r3
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	240057a4 	.word	0x240057a4

08001978 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800197c:	4b03      	ldr	r3, [pc, #12]	; (800198c <HAL_GetREVID+0x14>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	0c1b      	lsrs	r3, r3, #16
}
 8001982:	4618      	mov	r0, r3
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	5c001000 	.word	0x5c001000

08001990 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001998:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80019a0:	4904      	ldr	r1, [pc, #16]	; (80019b4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	604b      	str	r3, [r1, #4]
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr
 80019b4:	58000400 	.word	0x58000400

080019b8 <__NVIC_SetPriorityGrouping>:
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019c8:	4b0b      	ldr	r3, [pc, #44]	; (80019f8 <__NVIC_SetPriorityGrouping+0x40>)
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ce:	68ba      	ldr	r2, [r7, #8]
 80019d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019d4:	4013      	ands	r3, r2
 80019d6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <__NVIC_SetPriorityGrouping+0x44>)
 80019e2:	4313      	orrs	r3, r2
 80019e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019e6:	4a04      	ldr	r2, [pc, #16]	; (80019f8 <__NVIC_SetPriorityGrouping+0x40>)
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	60d3      	str	r3, [r2, #12]
}
 80019ec:	bf00      	nop
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	e000ed00 	.word	0xe000ed00
 80019fc:	05fa0000 	.word	0x05fa0000

08001a00 <__NVIC_GetPriorityGrouping>:
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a04:	4b04      	ldr	r3, [pc, #16]	; (8001a18 <__NVIC_GetPriorityGrouping+0x18>)
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	0a1b      	lsrs	r3, r3, #8
 8001a0a:	f003 0307 	and.w	r3, r3, #7
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	e000ed00 	.word	0xe000ed00

08001a1c <__NVIC_EnableIRQ>:
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	4603      	mov	r3, r0
 8001a24:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	db0b      	blt.n	8001a46 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a2e:	88fb      	ldrh	r3, [r7, #6]
 8001a30:	f003 021f 	and.w	r2, r3, #31
 8001a34:	4907      	ldr	r1, [pc, #28]	; (8001a54 <__NVIC_EnableIRQ+0x38>)
 8001a36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a3a:	095b      	lsrs	r3, r3, #5
 8001a3c:	2001      	movs	r0, #1
 8001a3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	e000e100 	.word	0xe000e100

08001a58 <__NVIC_SetPriority>:
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	6039      	str	r1, [r7, #0]
 8001a62:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	db0a      	blt.n	8001a82 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	b2da      	uxtb	r2, r3
 8001a70:	490c      	ldr	r1, [pc, #48]	; (8001aa4 <__NVIC_SetPriority+0x4c>)
 8001a72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a76:	0112      	lsls	r2, r2, #4
 8001a78:	b2d2      	uxtb	r2, r2
 8001a7a:	440b      	add	r3, r1
 8001a7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001a80:	e00a      	b.n	8001a98 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	b2da      	uxtb	r2, r3
 8001a86:	4908      	ldr	r1, [pc, #32]	; (8001aa8 <__NVIC_SetPriority+0x50>)
 8001a88:	88fb      	ldrh	r3, [r7, #6]
 8001a8a:	f003 030f 	and.w	r3, r3, #15
 8001a8e:	3b04      	subs	r3, #4
 8001a90:	0112      	lsls	r2, r2, #4
 8001a92:	b2d2      	uxtb	r2, r2
 8001a94:	440b      	add	r3, r1
 8001a96:	761a      	strb	r2, [r3, #24]
}
 8001a98:	bf00      	nop
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr
 8001aa4:	e000e100 	.word	0xe000e100
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <NVIC_EncodePriority>:
{
 8001aac:	b480      	push	{r7}
 8001aae:	b089      	sub	sp, #36	; 0x24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	f1c3 0307 	rsb	r3, r3, #7
 8001ac6:	2b04      	cmp	r3, #4
 8001ac8:	bf28      	it	cs
 8001aca:	2304      	movcs	r3, #4
 8001acc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	3304      	adds	r3, #4
 8001ad2:	2b06      	cmp	r3, #6
 8001ad4:	d902      	bls.n	8001adc <NVIC_EncodePriority+0x30>
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	3b03      	subs	r3, #3
 8001ada:	e000      	b.n	8001ade <NVIC_EncodePriority+0x32>
 8001adc:	2300      	movs	r3, #0
 8001ade:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	43da      	mvns	r2, r3
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	401a      	ands	r2, r3
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	fa01 f303 	lsl.w	r3, r1, r3
 8001afe:	43d9      	mvns	r1, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b04:	4313      	orrs	r3, r2
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3724      	adds	r7, #36	; 0x24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b082      	sub	sp, #8
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f7ff ff4c 	bl	80019b8 <__NVIC_SetPriorityGrouping>
}
 8001b20:	bf00      	nop
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
 8001b34:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b36:	f7ff ff63 	bl	8001a00 <__NVIC_GetPriorityGrouping>
 8001b3a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	68b9      	ldr	r1, [r7, #8]
 8001b40:	6978      	ldr	r0, [r7, #20]
 8001b42:	f7ff ffb3 	bl	8001aac <NVIC_EncodePriority>
 8001b46:	4602      	mov	r2, r0
 8001b48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b4c:	4611      	mov	r1, r2
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff ff82 	bl	8001a58 <__NVIC_SetPriority>
}
 8001b54:	bf00      	nop
 8001b56:	3718      	adds	r7, #24
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff ff56 	bl	8001a1c <__NVIC_EnableIRQ>
}
 8001b70:	bf00      	nop
 8001b72:	3708      	adds	r7, #8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001b7c:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001b80:	4b06      	ldr	r3, [pc, #24]	; (8001b9c <HAL_MPU_Disable+0x24>)
 8001b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b84:	4a05      	ldr	r2, [pc, #20]	; (8001b9c <HAL_MPU_Disable+0x24>)
 8001b86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b8a:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001b8c:	4b04      	ldr	r3, [pc, #16]	; (8001ba0 <HAL_MPU_Disable+0x28>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	605a      	str	r2, [r3, #4]
}
 8001b92:	bf00      	nop
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr
 8001b9c:	e000ed00 	.word	0xe000ed00
 8001ba0:	e000ed90 	.word	0xe000ed90

08001ba4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001bac:	4a0a      	ldr	r2, [pc, #40]	; (8001bd8 <HAL_MPU_Enable+0x34>)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f043 0301 	orr.w	r3, r3, #1
 8001bb4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001bb6:	4b09      	ldr	r3, [pc, #36]	; (8001bdc <HAL_MPU_Enable+0x38>)
 8001bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bba:	4a08      	ldr	r2, [pc, #32]	; (8001bdc <HAL_MPU_Enable+0x38>)
 8001bbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bc0:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001bc2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001bc6:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	e000ed90 	.word	0xe000ed90
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	785a      	ldrb	r2, [r3, #1]
 8001bec:	4b1d      	ldr	r3, [pc, #116]	; (8001c64 <HAL_MPU_ConfigRegion+0x84>)
 8001bee:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d029      	beq.n	8001c4c <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8001bf8:	4a1a      	ldr	r2, [pc, #104]	; (8001c64 <HAL_MPU_ConfigRegion+0x84>)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	7b1b      	ldrb	r3, [r3, #12]
 8001c04:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	7adb      	ldrb	r3, [r3, #11]
 8001c0a:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c0c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	7a9b      	ldrb	r3, [r3, #10]
 8001c12:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001c14:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	7b5b      	ldrb	r3, [r3, #13]
 8001c1a:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001c1c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	7b9b      	ldrb	r3, [r3, #14]
 8001c22:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001c24:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	7bdb      	ldrb	r3, [r3, #15]
 8001c2a:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001c2c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	7a5b      	ldrb	r3, [r3, #9]
 8001c32:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001c34:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	7a1b      	ldrb	r3, [r3, #8]
 8001c3a:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001c3c:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	7812      	ldrb	r2, [r2, #0]
 8001c42:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c44:	4a07      	ldr	r2, [pc, #28]	; (8001c64 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001c46:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c48:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8001c4a:	e005      	b.n	8001c58 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8001c4c:	4b05      	ldr	r3, [pc, #20]	; (8001c64 <HAL_MPU_ConfigRegion+0x84>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8001c52:	4b04      	ldr	r3, [pc, #16]	; (8001c64 <HAL_MPU_ConfigRegion+0x84>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	611a      	str	r2, [r3, #16]
}
 8001c58:	bf00      	nop
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	e000ed90 	.word	0xe000ed90

08001c68 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8001c6c:	4b07      	ldr	r3, [pc, #28]	; (8001c8c <HAL_GetCurrentCPUID+0x24>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	091b      	lsrs	r3, r3, #4
 8001c72:	f003 030f 	and.w	r3, r3, #15
 8001c76:	2b07      	cmp	r3, #7
 8001c78:	d101      	bne.n	8001c7e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e000      	b.n	8001c80 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8001c7e:	2301      	movs	r3, #1
  }
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	e000ed00 	.word	0xe000ed00

08001c90 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001c98:	f7ff fe62 	bl	8001960 <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d101      	bne.n	8001ca8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e316      	b.n	80022d6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a66      	ldr	r2, [pc, #408]	; (8001e48 <HAL_DMA_Init+0x1b8>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d04a      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a65      	ldr	r2, [pc, #404]	; (8001e4c <HAL_DMA_Init+0x1bc>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d045      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a63      	ldr	r2, [pc, #396]	; (8001e50 <HAL_DMA_Init+0x1c0>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d040      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a62      	ldr	r2, [pc, #392]	; (8001e54 <HAL_DMA_Init+0x1c4>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d03b      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a60      	ldr	r2, [pc, #384]	; (8001e58 <HAL_DMA_Init+0x1c8>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d036      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a5f      	ldr	r2, [pc, #380]	; (8001e5c <HAL_DMA_Init+0x1cc>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d031      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a5d      	ldr	r2, [pc, #372]	; (8001e60 <HAL_DMA_Init+0x1d0>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d02c      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a5c      	ldr	r2, [pc, #368]	; (8001e64 <HAL_DMA_Init+0x1d4>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d027      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a5a      	ldr	r2, [pc, #360]	; (8001e68 <HAL_DMA_Init+0x1d8>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d022      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a59      	ldr	r2, [pc, #356]	; (8001e6c <HAL_DMA_Init+0x1dc>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d01d      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a57      	ldr	r2, [pc, #348]	; (8001e70 <HAL_DMA_Init+0x1e0>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d018      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a56      	ldr	r2, [pc, #344]	; (8001e74 <HAL_DMA_Init+0x1e4>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d013      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a54      	ldr	r2, [pc, #336]	; (8001e78 <HAL_DMA_Init+0x1e8>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d00e      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a53      	ldr	r2, [pc, #332]	; (8001e7c <HAL_DMA_Init+0x1ec>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d009      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a51      	ldr	r2, [pc, #324]	; (8001e80 <HAL_DMA_Init+0x1f0>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d004      	beq.n	8001d48 <HAL_DMA_Init+0xb8>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a50      	ldr	r2, [pc, #320]	; (8001e84 <HAL_DMA_Init+0x1f4>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d101      	bne.n	8001d4c <HAL_DMA_Init+0xbc>
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e000      	b.n	8001d4e <HAL_DMA_Init+0xbe>
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	f000 813b 	beq.w	8001fca <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2202      	movs	r2, #2
 8001d60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a37      	ldr	r2, [pc, #220]	; (8001e48 <HAL_DMA_Init+0x1b8>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d04a      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a36      	ldr	r2, [pc, #216]	; (8001e4c <HAL_DMA_Init+0x1bc>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d045      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a34      	ldr	r2, [pc, #208]	; (8001e50 <HAL_DMA_Init+0x1c0>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d040      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a33      	ldr	r2, [pc, #204]	; (8001e54 <HAL_DMA_Init+0x1c4>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d03b      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a31      	ldr	r2, [pc, #196]	; (8001e58 <HAL_DMA_Init+0x1c8>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d036      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a30      	ldr	r2, [pc, #192]	; (8001e5c <HAL_DMA_Init+0x1cc>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d031      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a2e      	ldr	r2, [pc, #184]	; (8001e60 <HAL_DMA_Init+0x1d0>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d02c      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a2d      	ldr	r2, [pc, #180]	; (8001e64 <HAL_DMA_Init+0x1d4>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d027      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a2b      	ldr	r2, [pc, #172]	; (8001e68 <HAL_DMA_Init+0x1d8>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d022      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a2a      	ldr	r2, [pc, #168]	; (8001e6c <HAL_DMA_Init+0x1dc>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d01d      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a28      	ldr	r2, [pc, #160]	; (8001e70 <HAL_DMA_Init+0x1e0>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d018      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a27      	ldr	r2, [pc, #156]	; (8001e74 <HAL_DMA_Init+0x1e4>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d013      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a25      	ldr	r2, [pc, #148]	; (8001e78 <HAL_DMA_Init+0x1e8>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d00e      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a24      	ldr	r2, [pc, #144]	; (8001e7c <HAL_DMA_Init+0x1ec>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d009      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a22      	ldr	r2, [pc, #136]	; (8001e80 <HAL_DMA_Init+0x1f0>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d004      	beq.n	8001e04 <HAL_DMA_Init+0x174>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a21      	ldr	r2, [pc, #132]	; (8001e84 <HAL_DMA_Init+0x1f4>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d108      	bne.n	8001e16 <HAL_DMA_Init+0x186>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f022 0201 	bic.w	r2, r2, #1
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	e007      	b.n	8001e26 <HAL_DMA_Init+0x196>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f022 0201 	bic.w	r2, r2, #1
 8001e24:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001e26:	e02f      	b.n	8001e88 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e28:	f7ff fd9a 	bl	8001960 <HAL_GetTick>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	2b05      	cmp	r3, #5
 8001e34:	d928      	bls.n	8001e88 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2220      	movs	r2, #32
 8001e3a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2203      	movs	r2, #3
 8001e40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e246      	b.n	80022d6 <HAL_DMA_Init+0x646>
 8001e48:	40020010 	.word	0x40020010
 8001e4c:	40020028 	.word	0x40020028
 8001e50:	40020040 	.word	0x40020040
 8001e54:	40020058 	.word	0x40020058
 8001e58:	40020070 	.word	0x40020070
 8001e5c:	40020088 	.word	0x40020088
 8001e60:	400200a0 	.word	0x400200a0
 8001e64:	400200b8 	.word	0x400200b8
 8001e68:	40020410 	.word	0x40020410
 8001e6c:	40020428 	.word	0x40020428
 8001e70:	40020440 	.word	0x40020440
 8001e74:	40020458 	.word	0x40020458
 8001e78:	40020470 	.word	0x40020470
 8001e7c:	40020488 	.word	0x40020488
 8001e80:	400204a0 	.word	0x400204a0
 8001e84:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d1c8      	bne.n	8001e28 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e9e:	697a      	ldr	r2, [r7, #20]
 8001ea0:	4b83      	ldr	r3, [pc, #524]	; (80020b0 <HAL_DMA_Init+0x420>)
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001eae:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	691b      	ldr	r3, [r3, #16]
 8001eb4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001eba:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	699b      	ldr	r3, [r3, #24]
 8001ec0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ec6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a1b      	ldr	r3, [r3, #32]
 8001ecc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001ece:	697a      	ldr	r2, [r7, #20]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed8:	2b04      	cmp	r3, #4
 8001eda:	d107      	bne.n	8001eec <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	697a      	ldr	r2, [r7, #20]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transfering data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001eec:	4b71      	ldr	r3, [pc, #452]	; (80020b4 <HAL_DMA_Init+0x424>)
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	4b71      	ldr	r3, [pc, #452]	; (80020b8 <HAL_DMA_Init+0x428>)
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ef8:	d328      	bcc.n	8001f4c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	2b28      	cmp	r3, #40	; 0x28
 8001f00:	d903      	bls.n	8001f0a <HAL_DMA_Init+0x27a>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	2b2e      	cmp	r3, #46	; 0x2e
 8001f08:	d917      	bls.n	8001f3a <HAL_DMA_Init+0x2aa>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	2b3e      	cmp	r3, #62	; 0x3e
 8001f10:	d903      	bls.n	8001f1a <HAL_DMA_Init+0x28a>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	2b42      	cmp	r3, #66	; 0x42
 8001f18:	d90f      	bls.n	8001f3a <HAL_DMA_Init+0x2aa>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	2b46      	cmp	r3, #70	; 0x46
 8001f20:	d903      	bls.n	8001f2a <HAL_DMA_Init+0x29a>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	2b48      	cmp	r3, #72	; 0x48
 8001f28:	d907      	bls.n	8001f3a <HAL_DMA_Init+0x2aa>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b4e      	cmp	r3, #78	; 0x4e
 8001f30:	d905      	bls.n	8001f3e <HAL_DMA_Init+0x2ae>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	2b52      	cmp	r3, #82	; 0x52
 8001f38:	d801      	bhi.n	8001f3e <HAL_DMA_Init+0x2ae>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e000      	b.n	8001f40 <HAL_DMA_Init+0x2b0>
 8001f3e:	2300      	movs	r3, #0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d003      	beq.n	8001f4c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f4a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	695b      	ldr	r3, [r3, #20]
 8001f5a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	f023 0307 	bic.w	r3, r3, #7
 8001f62:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f68:	697a      	ldr	r2, [r7, #20]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	d117      	bne.n	8001fa6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d00e      	beq.n	8001fa6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f001 fbfd 	bl	8003788 <DMA_CheckFifoParam>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d008      	beq.n	8001fa6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2240      	movs	r2, #64	; 0x40
 8001f98:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e197      	b.n	80022d6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f001 fb38 	bl	8003624 <DMA_CalcBaseAndBitshift>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fbc:	f003 031f 	and.w	r3, r3, #31
 8001fc0:	223f      	movs	r2, #63	; 0x3f
 8001fc2:	409a      	lsls	r2, r3
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	e0cd      	b.n	8002166 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a3b      	ldr	r2, [pc, #236]	; (80020bc <HAL_DMA_Init+0x42c>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d022      	beq.n	800201a <HAL_DMA_Init+0x38a>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a39      	ldr	r2, [pc, #228]	; (80020c0 <HAL_DMA_Init+0x430>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d01d      	beq.n	800201a <HAL_DMA_Init+0x38a>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a38      	ldr	r2, [pc, #224]	; (80020c4 <HAL_DMA_Init+0x434>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d018      	beq.n	800201a <HAL_DMA_Init+0x38a>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a36      	ldr	r2, [pc, #216]	; (80020c8 <HAL_DMA_Init+0x438>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d013      	beq.n	800201a <HAL_DMA_Init+0x38a>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a35      	ldr	r2, [pc, #212]	; (80020cc <HAL_DMA_Init+0x43c>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d00e      	beq.n	800201a <HAL_DMA_Init+0x38a>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a33      	ldr	r2, [pc, #204]	; (80020d0 <HAL_DMA_Init+0x440>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d009      	beq.n	800201a <HAL_DMA_Init+0x38a>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a32      	ldr	r2, [pc, #200]	; (80020d4 <HAL_DMA_Init+0x444>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d004      	beq.n	800201a <HAL_DMA_Init+0x38a>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a30      	ldr	r2, [pc, #192]	; (80020d8 <HAL_DMA_Init+0x448>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d101      	bne.n	800201e <HAL_DMA_Init+0x38e>
 800201a:	2301      	movs	r3, #1
 800201c:	e000      	b.n	8002020 <HAL_DMA_Init+0x390>
 800201e:	2300      	movs	r3, #0
 8002020:	2b00      	cmp	r3, #0
 8002022:	f000 8097 	beq.w	8002154 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a24      	ldr	r2, [pc, #144]	; (80020bc <HAL_DMA_Init+0x42c>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d021      	beq.n	8002074 <HAL_DMA_Init+0x3e4>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a22      	ldr	r2, [pc, #136]	; (80020c0 <HAL_DMA_Init+0x430>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d01c      	beq.n	8002074 <HAL_DMA_Init+0x3e4>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a21      	ldr	r2, [pc, #132]	; (80020c4 <HAL_DMA_Init+0x434>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d017      	beq.n	8002074 <HAL_DMA_Init+0x3e4>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a1f      	ldr	r2, [pc, #124]	; (80020c8 <HAL_DMA_Init+0x438>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d012      	beq.n	8002074 <HAL_DMA_Init+0x3e4>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a1e      	ldr	r2, [pc, #120]	; (80020cc <HAL_DMA_Init+0x43c>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d00d      	beq.n	8002074 <HAL_DMA_Init+0x3e4>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a1c      	ldr	r2, [pc, #112]	; (80020d0 <HAL_DMA_Init+0x440>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d008      	beq.n	8002074 <HAL_DMA_Init+0x3e4>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a1b      	ldr	r2, [pc, #108]	; (80020d4 <HAL_DMA_Init+0x444>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d003      	beq.n	8002074 <HAL_DMA_Init+0x3e4>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a19      	ldr	r2, [pc, #100]	; (80020d8 <HAL_DMA_Init+0x448>)
 8002072:	4293      	cmp	r3, r2
 8002074:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2202      	movs	r2, #2
 8002082:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800208e:	697a      	ldr	r2, [r7, #20]
 8002090:	4b12      	ldr	r3, [pc, #72]	; (80020dc <HAL_DMA_Init+0x44c>)
 8002092:	4013      	ands	r3, r2
 8002094:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	2b40      	cmp	r3, #64	; 0x40
 800209c:	d020      	beq.n	80020e0 <HAL_DMA_Init+0x450>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b80      	cmp	r3, #128	; 0x80
 80020a4:	d102      	bne.n	80020ac <HAL_DMA_Init+0x41c>
 80020a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80020aa:	e01a      	b.n	80020e2 <HAL_DMA_Init+0x452>
 80020ac:	2300      	movs	r3, #0
 80020ae:	e018      	b.n	80020e2 <HAL_DMA_Init+0x452>
 80020b0:	fe10803f 	.word	0xfe10803f
 80020b4:	5c001000 	.word	0x5c001000
 80020b8:	ffff0000 	.word	0xffff0000
 80020bc:	58025408 	.word	0x58025408
 80020c0:	5802541c 	.word	0x5802541c
 80020c4:	58025430 	.word	0x58025430
 80020c8:	58025444 	.word	0x58025444
 80020cc:	58025458 	.word	0x58025458
 80020d0:	5802546c 	.word	0x5802546c
 80020d4:	58025480 	.word	0x58025480
 80020d8:	58025494 	.word	0x58025494
 80020dc:	fffe000f 	.word	0xfffe000f
 80020e0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	68d2      	ldr	r2, [r2, #12]
 80020e6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80020e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80020f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	695b      	ldr	r3, [r3, #20]
 80020f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80020f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002100:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	69db      	ldr	r3, [r3, #28]
 8002106:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002108:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a1b      	ldr	r3, [r3, #32]
 800210e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002110:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002112:	697a      	ldr	r2, [r7, #20]
 8002114:	4313      	orrs	r3, r2
 8002116:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	461a      	mov	r2, r3
 8002126:	4b6e      	ldr	r3, [pc, #440]	; (80022e0 <HAL_DMA_Init+0x650>)
 8002128:	4413      	add	r3, r2
 800212a:	4a6e      	ldr	r2, [pc, #440]	; (80022e4 <HAL_DMA_Init+0x654>)
 800212c:	fba2 2303 	umull	r2, r3, r2, r3
 8002130:	091b      	lsrs	r3, r3, #4
 8002132:	009a      	lsls	r2, r3, #2
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f001 fa73 	bl	8003624 <DMA_CalcBaseAndBitshift>
 800213e:	4603      	mov	r3, r0
 8002140:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002146:	f003 031f 	and.w	r3, r3, #31
 800214a:	2201      	movs	r2, #1
 800214c:	409a      	lsls	r2, r3
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	605a      	str	r2, [r3, #4]
 8002152:	e008      	b.n	8002166 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2240      	movs	r2, #64	; 0x40
 8002158:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2203      	movs	r2, #3
 800215e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e0b7      	b.n	80022d6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a5f      	ldr	r2, [pc, #380]	; (80022e8 <HAL_DMA_Init+0x658>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d072      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a5d      	ldr	r2, [pc, #372]	; (80022ec <HAL_DMA_Init+0x65c>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d06d      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a5c      	ldr	r2, [pc, #368]	; (80022f0 <HAL_DMA_Init+0x660>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d068      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a5a      	ldr	r2, [pc, #360]	; (80022f4 <HAL_DMA_Init+0x664>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d063      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a59      	ldr	r2, [pc, #356]	; (80022f8 <HAL_DMA_Init+0x668>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d05e      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a57      	ldr	r2, [pc, #348]	; (80022fc <HAL_DMA_Init+0x66c>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d059      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a56      	ldr	r2, [pc, #344]	; (8002300 <HAL_DMA_Init+0x670>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d054      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a54      	ldr	r2, [pc, #336]	; (8002304 <HAL_DMA_Init+0x674>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d04f      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a53      	ldr	r2, [pc, #332]	; (8002308 <HAL_DMA_Init+0x678>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d04a      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a51      	ldr	r2, [pc, #324]	; (800230c <HAL_DMA_Init+0x67c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d045      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a50      	ldr	r2, [pc, #320]	; (8002310 <HAL_DMA_Init+0x680>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d040      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a4e      	ldr	r2, [pc, #312]	; (8002314 <HAL_DMA_Init+0x684>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d03b      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a4d      	ldr	r2, [pc, #308]	; (8002318 <HAL_DMA_Init+0x688>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d036      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a4b      	ldr	r2, [pc, #300]	; (800231c <HAL_DMA_Init+0x68c>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d031      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a4a      	ldr	r2, [pc, #296]	; (8002320 <HAL_DMA_Init+0x690>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d02c      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a48      	ldr	r2, [pc, #288]	; (8002324 <HAL_DMA_Init+0x694>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d027      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a47      	ldr	r2, [pc, #284]	; (8002328 <HAL_DMA_Init+0x698>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d022      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a45      	ldr	r2, [pc, #276]	; (800232c <HAL_DMA_Init+0x69c>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d01d      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a44      	ldr	r2, [pc, #272]	; (8002330 <HAL_DMA_Init+0x6a0>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d018      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a42      	ldr	r2, [pc, #264]	; (8002334 <HAL_DMA_Init+0x6a4>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d013      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a41      	ldr	r2, [pc, #260]	; (8002338 <HAL_DMA_Init+0x6a8>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d00e      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a3f      	ldr	r2, [pc, #252]	; (800233c <HAL_DMA_Init+0x6ac>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d009      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a3e      	ldr	r2, [pc, #248]	; (8002340 <HAL_DMA_Init+0x6b0>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d004      	beq.n	8002256 <HAL_DMA_Init+0x5c6>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a3c      	ldr	r2, [pc, #240]	; (8002344 <HAL_DMA_Init+0x6b4>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d101      	bne.n	800225a <HAL_DMA_Init+0x5ca>
 8002256:	2301      	movs	r3, #1
 8002258:	e000      	b.n	800225c <HAL_DMA_Init+0x5cc>
 800225a:	2300      	movs	r3, #0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d032      	beq.n	80022c6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f001 fb0d 	bl	8003880 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	2b80      	cmp	r3, #128	; 0x80
 800226c:	d102      	bne.n	8002274 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800227c:	b2d2      	uxtb	r2, r2
 800227e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002288:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d010      	beq.n	80022b4 <HAL_DMA_Init+0x624>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	2b08      	cmp	r3, #8
 8002298:	d80c      	bhi.n	80022b4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f001 fb8a 	bl	80039b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	e008      	b.n	80022c6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	a7fdabf8 	.word	0xa7fdabf8
 80022e4:	cccccccd 	.word	0xcccccccd
 80022e8:	40020010 	.word	0x40020010
 80022ec:	40020028 	.word	0x40020028
 80022f0:	40020040 	.word	0x40020040
 80022f4:	40020058 	.word	0x40020058
 80022f8:	40020070 	.word	0x40020070
 80022fc:	40020088 	.word	0x40020088
 8002300:	400200a0 	.word	0x400200a0
 8002304:	400200b8 	.word	0x400200b8
 8002308:	40020410 	.word	0x40020410
 800230c:	40020428 	.word	0x40020428
 8002310:	40020440 	.word	0x40020440
 8002314:	40020458 	.word	0x40020458
 8002318:	40020470 	.word	0x40020470
 800231c:	40020488 	.word	0x40020488
 8002320:	400204a0 	.word	0x400204a0
 8002324:	400204b8 	.word	0x400204b8
 8002328:	58025408 	.word	0x58025408
 800232c:	5802541c 	.word	0x5802541c
 8002330:	58025430 	.word	0x58025430
 8002334:	58025444 	.word	0x58025444
 8002338:	58025458 	.word	0x58025458
 800233c:	5802546c 	.word	0x5802546c
 8002340:	58025480 	.word	0x58025480
 8002344:	58025494 	.word	0x58025494

08002348 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e205      	b.n	8002766 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b02      	cmp	r3, #2
 8002364:	d004      	beq.n	8002370 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2280      	movs	r2, #128	; 0x80
 800236a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e1fa      	b.n	8002766 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a8c      	ldr	r2, [pc, #560]	; (80025a8 <HAL_DMA_Abort_IT+0x260>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d04a      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a8b      	ldr	r2, [pc, #556]	; (80025ac <HAL_DMA_Abort_IT+0x264>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d045      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a89      	ldr	r2, [pc, #548]	; (80025b0 <HAL_DMA_Abort_IT+0x268>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d040      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a88      	ldr	r2, [pc, #544]	; (80025b4 <HAL_DMA_Abort_IT+0x26c>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d03b      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a86      	ldr	r2, [pc, #536]	; (80025b8 <HAL_DMA_Abort_IT+0x270>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d036      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a85      	ldr	r2, [pc, #532]	; (80025bc <HAL_DMA_Abort_IT+0x274>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d031      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a83      	ldr	r2, [pc, #524]	; (80025c0 <HAL_DMA_Abort_IT+0x278>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d02c      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a82      	ldr	r2, [pc, #520]	; (80025c4 <HAL_DMA_Abort_IT+0x27c>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d027      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a80      	ldr	r2, [pc, #512]	; (80025c8 <HAL_DMA_Abort_IT+0x280>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d022      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a7f      	ldr	r2, [pc, #508]	; (80025cc <HAL_DMA_Abort_IT+0x284>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d01d      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a7d      	ldr	r2, [pc, #500]	; (80025d0 <HAL_DMA_Abort_IT+0x288>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d018      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a7c      	ldr	r2, [pc, #496]	; (80025d4 <HAL_DMA_Abort_IT+0x28c>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d013      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a7a      	ldr	r2, [pc, #488]	; (80025d8 <HAL_DMA_Abort_IT+0x290>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d00e      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a79      	ldr	r2, [pc, #484]	; (80025dc <HAL_DMA_Abort_IT+0x294>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d009      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a77      	ldr	r2, [pc, #476]	; (80025e0 <HAL_DMA_Abort_IT+0x298>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d004      	beq.n	8002410 <HAL_DMA_Abort_IT+0xc8>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a76      	ldr	r2, [pc, #472]	; (80025e4 <HAL_DMA_Abort_IT+0x29c>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d101      	bne.n	8002414 <HAL_DMA_Abort_IT+0xcc>
 8002410:	2301      	movs	r3, #1
 8002412:	e000      	b.n	8002416 <HAL_DMA_Abort_IT+0xce>
 8002414:	2300      	movs	r3, #0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d065      	beq.n	80024e6 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2204      	movs	r2, #4
 800241e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a60      	ldr	r2, [pc, #384]	; (80025a8 <HAL_DMA_Abort_IT+0x260>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d04a      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a5e      	ldr	r2, [pc, #376]	; (80025ac <HAL_DMA_Abort_IT+0x264>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d045      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a5d      	ldr	r2, [pc, #372]	; (80025b0 <HAL_DMA_Abort_IT+0x268>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d040      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a5b      	ldr	r2, [pc, #364]	; (80025b4 <HAL_DMA_Abort_IT+0x26c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d03b      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a5a      	ldr	r2, [pc, #360]	; (80025b8 <HAL_DMA_Abort_IT+0x270>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d036      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a58      	ldr	r2, [pc, #352]	; (80025bc <HAL_DMA_Abort_IT+0x274>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d031      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a57      	ldr	r2, [pc, #348]	; (80025c0 <HAL_DMA_Abort_IT+0x278>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d02c      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a55      	ldr	r2, [pc, #340]	; (80025c4 <HAL_DMA_Abort_IT+0x27c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d027      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a54      	ldr	r2, [pc, #336]	; (80025c8 <HAL_DMA_Abort_IT+0x280>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d022      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a52      	ldr	r2, [pc, #328]	; (80025cc <HAL_DMA_Abort_IT+0x284>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d01d      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a51      	ldr	r2, [pc, #324]	; (80025d0 <HAL_DMA_Abort_IT+0x288>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d018      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a4f      	ldr	r2, [pc, #316]	; (80025d4 <HAL_DMA_Abort_IT+0x28c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d013      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a4e      	ldr	r2, [pc, #312]	; (80025d8 <HAL_DMA_Abort_IT+0x290>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d00e      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a4c      	ldr	r2, [pc, #304]	; (80025dc <HAL_DMA_Abort_IT+0x294>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d009      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a4b      	ldr	r2, [pc, #300]	; (80025e0 <HAL_DMA_Abort_IT+0x298>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d004      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x17a>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a49      	ldr	r2, [pc, #292]	; (80025e4 <HAL_DMA_Abort_IT+0x29c>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d108      	bne.n	80024d4 <HAL_DMA_Abort_IT+0x18c>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f022 0201 	bic.w	r2, r2, #1
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	e147      	b.n	8002764 <HAL_DMA_Abort_IT+0x41c>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f022 0201 	bic.w	r2, r2, #1
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	e13e      	b.n	8002764 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f022 020e 	bic.w	r2, r2, #14
 80024f4:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a2b      	ldr	r2, [pc, #172]	; (80025a8 <HAL_DMA_Abort_IT+0x260>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d04a      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a29      	ldr	r2, [pc, #164]	; (80025ac <HAL_DMA_Abort_IT+0x264>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d045      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a28      	ldr	r2, [pc, #160]	; (80025b0 <HAL_DMA_Abort_IT+0x268>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d040      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a26      	ldr	r2, [pc, #152]	; (80025b4 <HAL_DMA_Abort_IT+0x26c>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d03b      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a25      	ldr	r2, [pc, #148]	; (80025b8 <HAL_DMA_Abort_IT+0x270>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d036      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a23      	ldr	r2, [pc, #140]	; (80025bc <HAL_DMA_Abort_IT+0x274>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d031      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a22      	ldr	r2, [pc, #136]	; (80025c0 <HAL_DMA_Abort_IT+0x278>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d02c      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a20      	ldr	r2, [pc, #128]	; (80025c4 <HAL_DMA_Abort_IT+0x27c>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d027      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a1f      	ldr	r2, [pc, #124]	; (80025c8 <HAL_DMA_Abort_IT+0x280>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d022      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a1d      	ldr	r2, [pc, #116]	; (80025cc <HAL_DMA_Abort_IT+0x284>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d01d      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a1c      	ldr	r2, [pc, #112]	; (80025d0 <HAL_DMA_Abort_IT+0x288>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d018      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a1a      	ldr	r2, [pc, #104]	; (80025d4 <HAL_DMA_Abort_IT+0x28c>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d013      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a19      	ldr	r2, [pc, #100]	; (80025d8 <HAL_DMA_Abort_IT+0x290>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d00e      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a17      	ldr	r2, [pc, #92]	; (80025dc <HAL_DMA_Abort_IT+0x294>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d009      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a16      	ldr	r2, [pc, #88]	; (80025e0 <HAL_DMA_Abort_IT+0x298>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d004      	beq.n	8002596 <HAL_DMA_Abort_IT+0x24e>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a14      	ldr	r2, [pc, #80]	; (80025e4 <HAL_DMA_Abort_IT+0x29c>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d128      	bne.n	80025e8 <HAL_DMA_Abort_IT+0x2a0>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 0201 	bic.w	r2, r2, #1
 80025a4:	601a      	str	r2, [r3, #0]
 80025a6:	e027      	b.n	80025f8 <HAL_DMA_Abort_IT+0x2b0>
 80025a8:	40020010 	.word	0x40020010
 80025ac:	40020028 	.word	0x40020028
 80025b0:	40020040 	.word	0x40020040
 80025b4:	40020058 	.word	0x40020058
 80025b8:	40020070 	.word	0x40020070
 80025bc:	40020088 	.word	0x40020088
 80025c0:	400200a0 	.word	0x400200a0
 80025c4:	400200b8 	.word	0x400200b8
 80025c8:	40020410 	.word	0x40020410
 80025cc:	40020428 	.word	0x40020428
 80025d0:	40020440 	.word	0x40020440
 80025d4:	40020458 	.word	0x40020458
 80025d8:	40020470 	.word	0x40020470
 80025dc:	40020488 	.word	0x40020488
 80025e0:	400204a0 	.word	0x400204a0
 80025e4:	400204b8 	.word	0x400204b8
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 0201 	bic.w	r2, r2, #1
 80025f6:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a5c      	ldr	r2, [pc, #368]	; (8002770 <HAL_DMA_Abort_IT+0x428>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d072      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a5b      	ldr	r2, [pc, #364]	; (8002774 <HAL_DMA_Abort_IT+0x42c>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d06d      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a59      	ldr	r2, [pc, #356]	; (8002778 <HAL_DMA_Abort_IT+0x430>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d068      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a58      	ldr	r2, [pc, #352]	; (800277c <HAL_DMA_Abort_IT+0x434>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d063      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a56      	ldr	r2, [pc, #344]	; (8002780 <HAL_DMA_Abort_IT+0x438>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d05e      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a55      	ldr	r2, [pc, #340]	; (8002784 <HAL_DMA_Abort_IT+0x43c>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d059      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a53      	ldr	r2, [pc, #332]	; (8002788 <HAL_DMA_Abort_IT+0x440>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d054      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a52      	ldr	r2, [pc, #328]	; (800278c <HAL_DMA_Abort_IT+0x444>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d04f      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a50      	ldr	r2, [pc, #320]	; (8002790 <HAL_DMA_Abort_IT+0x448>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d04a      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a4f      	ldr	r2, [pc, #316]	; (8002794 <HAL_DMA_Abort_IT+0x44c>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d045      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a4d      	ldr	r2, [pc, #308]	; (8002798 <HAL_DMA_Abort_IT+0x450>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d040      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a4c      	ldr	r2, [pc, #304]	; (800279c <HAL_DMA_Abort_IT+0x454>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d03b      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a4a      	ldr	r2, [pc, #296]	; (80027a0 <HAL_DMA_Abort_IT+0x458>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d036      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a49      	ldr	r2, [pc, #292]	; (80027a4 <HAL_DMA_Abort_IT+0x45c>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d031      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a47      	ldr	r2, [pc, #284]	; (80027a8 <HAL_DMA_Abort_IT+0x460>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d02c      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a46      	ldr	r2, [pc, #280]	; (80027ac <HAL_DMA_Abort_IT+0x464>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d027      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a44      	ldr	r2, [pc, #272]	; (80027b0 <HAL_DMA_Abort_IT+0x468>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d022      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a43      	ldr	r2, [pc, #268]	; (80027b4 <HAL_DMA_Abort_IT+0x46c>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d01d      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a41      	ldr	r2, [pc, #260]	; (80027b8 <HAL_DMA_Abort_IT+0x470>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d018      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a40      	ldr	r2, [pc, #256]	; (80027bc <HAL_DMA_Abort_IT+0x474>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d013      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a3e      	ldr	r2, [pc, #248]	; (80027c0 <HAL_DMA_Abort_IT+0x478>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d00e      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a3d      	ldr	r2, [pc, #244]	; (80027c4 <HAL_DMA_Abort_IT+0x47c>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d009      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a3b      	ldr	r2, [pc, #236]	; (80027c8 <HAL_DMA_Abort_IT+0x480>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d004      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x3a0>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a3a      	ldr	r2, [pc, #232]	; (80027cc <HAL_DMA_Abort_IT+0x484>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d101      	bne.n	80026ec <HAL_DMA_Abort_IT+0x3a4>
 80026e8:	2301      	movs	r3, #1
 80026ea:	e000      	b.n	80026ee <HAL_DMA_Abort_IT+0x3a6>
 80026ec:	2300      	movs	r3, #0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d028      	beq.n	8002744 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002700:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002706:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800270c:	f003 031f 	and.w	r3, r3, #31
 8002710:	2201      	movs	r2, #1
 8002712:	409a      	lsls	r2, r3
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002720:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002726:	2b00      	cmp	r3, #0
 8002728:	d00c      	beq.n	8002744 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002734:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002738:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002742:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2201      	movs	r2, #1
 8002750:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002758:	2b00      	cmp	r3, #0
 800275a:	d003      	beq.n	8002764 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3710      	adds	r7, #16
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	40020010 	.word	0x40020010
 8002774:	40020028 	.word	0x40020028
 8002778:	40020040 	.word	0x40020040
 800277c:	40020058 	.word	0x40020058
 8002780:	40020070 	.word	0x40020070
 8002784:	40020088 	.word	0x40020088
 8002788:	400200a0 	.word	0x400200a0
 800278c:	400200b8 	.word	0x400200b8
 8002790:	40020410 	.word	0x40020410
 8002794:	40020428 	.word	0x40020428
 8002798:	40020440 	.word	0x40020440
 800279c:	40020458 	.word	0x40020458
 80027a0:	40020470 	.word	0x40020470
 80027a4:	40020488 	.word	0x40020488
 80027a8:	400204a0 	.word	0x400204a0
 80027ac:	400204b8 	.word	0x400204b8
 80027b0:	58025408 	.word	0x58025408
 80027b4:	5802541c 	.word	0x5802541c
 80027b8:	58025430 	.word	0x58025430
 80027bc:	58025444 	.word	0x58025444
 80027c0:	58025458 	.word	0x58025458
 80027c4:	5802546c 	.word	0x5802546c
 80027c8:	58025480 	.word	0x58025480
 80027cc:	58025494 	.word	0x58025494

080027d0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b08a      	sub	sp, #40	; 0x28
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80027d8:	2300      	movs	r3, #0
 80027da:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80027dc:	4b67      	ldr	r3, [pc, #412]	; (800297c <HAL_DMA_IRQHandler+0x1ac>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a67      	ldr	r2, [pc, #412]	; (8002980 <HAL_DMA_IRQHandler+0x1b0>)
 80027e2:	fba2 2303 	umull	r2, r3, r2, r3
 80027e6:	0a9b      	lsrs	r3, r3, #10
 80027e8:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ee:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027f4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80027f6:	6a3b      	ldr	r3, [r7, #32]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a5f      	ldr	r2, [pc, #380]	; (8002984 <HAL_DMA_IRQHandler+0x1b4>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d04a      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a5d      	ldr	r2, [pc, #372]	; (8002988 <HAL_DMA_IRQHandler+0x1b8>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d045      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a5c      	ldr	r2, [pc, #368]	; (800298c <HAL_DMA_IRQHandler+0x1bc>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d040      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a5a      	ldr	r2, [pc, #360]	; (8002990 <HAL_DMA_IRQHandler+0x1c0>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d03b      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a59      	ldr	r2, [pc, #356]	; (8002994 <HAL_DMA_IRQHandler+0x1c4>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d036      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a57      	ldr	r2, [pc, #348]	; (8002998 <HAL_DMA_IRQHandler+0x1c8>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d031      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a56      	ldr	r2, [pc, #344]	; (800299c <HAL_DMA_IRQHandler+0x1cc>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d02c      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a54      	ldr	r2, [pc, #336]	; (80029a0 <HAL_DMA_IRQHandler+0x1d0>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d027      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a53      	ldr	r2, [pc, #332]	; (80029a4 <HAL_DMA_IRQHandler+0x1d4>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d022      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a51      	ldr	r2, [pc, #324]	; (80029a8 <HAL_DMA_IRQHandler+0x1d8>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d01d      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a50      	ldr	r2, [pc, #320]	; (80029ac <HAL_DMA_IRQHandler+0x1dc>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d018      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a4e      	ldr	r2, [pc, #312]	; (80029b0 <HAL_DMA_IRQHandler+0x1e0>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d013      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a4d      	ldr	r2, [pc, #308]	; (80029b4 <HAL_DMA_IRQHandler+0x1e4>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d00e      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a4b      	ldr	r2, [pc, #300]	; (80029b8 <HAL_DMA_IRQHandler+0x1e8>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d009      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a4a      	ldr	r2, [pc, #296]	; (80029bc <HAL_DMA_IRQHandler+0x1ec>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d004      	beq.n	80028a2 <HAL_DMA_IRQHandler+0xd2>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a48      	ldr	r2, [pc, #288]	; (80029c0 <HAL_DMA_IRQHandler+0x1f0>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d101      	bne.n	80028a6 <HAL_DMA_IRQHandler+0xd6>
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <HAL_DMA_IRQHandler+0xd8>
 80028a6:	2300      	movs	r3, #0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f000 842b 	beq.w	8003104 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028b2:	f003 031f 	and.w	r3, r3, #31
 80028b6:	2208      	movs	r2, #8
 80028b8:	409a      	lsls	r2, r3
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	4013      	ands	r3, r2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 80a2 	beq.w	8002a08 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a2e      	ldr	r2, [pc, #184]	; (8002984 <HAL_DMA_IRQHandler+0x1b4>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d04a      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a2d      	ldr	r2, [pc, #180]	; (8002988 <HAL_DMA_IRQHandler+0x1b8>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d045      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a2b      	ldr	r2, [pc, #172]	; (800298c <HAL_DMA_IRQHandler+0x1bc>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d040      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a2a      	ldr	r2, [pc, #168]	; (8002990 <HAL_DMA_IRQHandler+0x1c0>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d03b      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a28      	ldr	r2, [pc, #160]	; (8002994 <HAL_DMA_IRQHandler+0x1c4>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d036      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a27      	ldr	r2, [pc, #156]	; (8002998 <HAL_DMA_IRQHandler+0x1c8>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d031      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a25      	ldr	r2, [pc, #148]	; (800299c <HAL_DMA_IRQHandler+0x1cc>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d02c      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a24      	ldr	r2, [pc, #144]	; (80029a0 <HAL_DMA_IRQHandler+0x1d0>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d027      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a22      	ldr	r2, [pc, #136]	; (80029a4 <HAL_DMA_IRQHandler+0x1d4>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d022      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a21      	ldr	r2, [pc, #132]	; (80029a8 <HAL_DMA_IRQHandler+0x1d8>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d01d      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a1f      	ldr	r2, [pc, #124]	; (80029ac <HAL_DMA_IRQHandler+0x1dc>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d018      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a1e      	ldr	r2, [pc, #120]	; (80029b0 <HAL_DMA_IRQHandler+0x1e0>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d013      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a1c      	ldr	r2, [pc, #112]	; (80029b4 <HAL_DMA_IRQHandler+0x1e4>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d00e      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a1b      	ldr	r2, [pc, #108]	; (80029b8 <HAL_DMA_IRQHandler+0x1e8>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d009      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a19      	ldr	r2, [pc, #100]	; (80029bc <HAL_DMA_IRQHandler+0x1ec>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d004      	beq.n	8002964 <HAL_DMA_IRQHandler+0x194>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a18      	ldr	r2, [pc, #96]	; (80029c0 <HAL_DMA_IRQHandler+0x1f0>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d12f      	bne.n	80029c4 <HAL_DMA_IRQHandler+0x1f4>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	2b00      	cmp	r3, #0
 8002970:	bf14      	ite	ne
 8002972:	2301      	movne	r3, #1
 8002974:	2300      	moveq	r3, #0
 8002976:	b2db      	uxtb	r3, r3
 8002978:	e02e      	b.n	80029d8 <HAL_DMA_IRQHandler+0x208>
 800297a:	bf00      	nop
 800297c:	24000000 	.word	0x24000000
 8002980:	1b4e81b5 	.word	0x1b4e81b5
 8002984:	40020010 	.word	0x40020010
 8002988:	40020028 	.word	0x40020028
 800298c:	40020040 	.word	0x40020040
 8002990:	40020058 	.word	0x40020058
 8002994:	40020070 	.word	0x40020070
 8002998:	40020088 	.word	0x40020088
 800299c:	400200a0 	.word	0x400200a0
 80029a0:	400200b8 	.word	0x400200b8
 80029a4:	40020410 	.word	0x40020410
 80029a8:	40020428 	.word	0x40020428
 80029ac:	40020440 	.word	0x40020440
 80029b0:	40020458 	.word	0x40020458
 80029b4:	40020470 	.word	0x40020470
 80029b8:	40020488 	.word	0x40020488
 80029bc:	400204a0 	.word	0x400204a0
 80029c0:	400204b8 	.word	0x400204b8
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0308 	and.w	r3, r3, #8
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	bf14      	ite	ne
 80029d2:	2301      	movne	r3, #1
 80029d4:	2300      	moveq	r3, #0
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d015      	beq.n	8002a08 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0204 	bic.w	r2, r2, #4
 80029ea:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f0:	f003 031f 	and.w	r3, r3, #31
 80029f4:	2208      	movs	r2, #8
 80029f6:	409a      	lsls	r2, r3
 80029f8:	6a3b      	ldr	r3, [r7, #32]
 80029fa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a00:	f043 0201 	orr.w	r2, r3, #1
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a0c:	f003 031f 	and.w	r3, r3, #31
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	fa22 f303 	lsr.w	r3, r2, r3
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d06e      	beq.n	8002afc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a69      	ldr	r2, [pc, #420]	; (8002bc8 <HAL_DMA_IRQHandler+0x3f8>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d04a      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a67      	ldr	r2, [pc, #412]	; (8002bcc <HAL_DMA_IRQHandler+0x3fc>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d045      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a66      	ldr	r2, [pc, #408]	; (8002bd0 <HAL_DMA_IRQHandler+0x400>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d040      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a64      	ldr	r2, [pc, #400]	; (8002bd4 <HAL_DMA_IRQHandler+0x404>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d03b      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a63      	ldr	r2, [pc, #396]	; (8002bd8 <HAL_DMA_IRQHandler+0x408>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d036      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a61      	ldr	r2, [pc, #388]	; (8002bdc <HAL_DMA_IRQHandler+0x40c>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d031      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a60      	ldr	r2, [pc, #384]	; (8002be0 <HAL_DMA_IRQHandler+0x410>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d02c      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a5e      	ldr	r2, [pc, #376]	; (8002be4 <HAL_DMA_IRQHandler+0x414>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d027      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a5d      	ldr	r2, [pc, #372]	; (8002be8 <HAL_DMA_IRQHandler+0x418>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d022      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a5b      	ldr	r2, [pc, #364]	; (8002bec <HAL_DMA_IRQHandler+0x41c>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d01d      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a5a      	ldr	r2, [pc, #360]	; (8002bf0 <HAL_DMA_IRQHandler+0x420>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d018      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a58      	ldr	r2, [pc, #352]	; (8002bf4 <HAL_DMA_IRQHandler+0x424>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d013      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a57      	ldr	r2, [pc, #348]	; (8002bf8 <HAL_DMA_IRQHandler+0x428>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d00e      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a55      	ldr	r2, [pc, #340]	; (8002bfc <HAL_DMA_IRQHandler+0x42c>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d009      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a54      	ldr	r2, [pc, #336]	; (8002c00 <HAL_DMA_IRQHandler+0x430>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d004      	beq.n	8002abe <HAL_DMA_IRQHandler+0x2ee>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a52      	ldr	r2, [pc, #328]	; (8002c04 <HAL_DMA_IRQHandler+0x434>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d10a      	bne.n	8002ad4 <HAL_DMA_IRQHandler+0x304>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	695b      	ldr	r3, [r3, #20]
 8002ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	bf14      	ite	ne
 8002acc:	2301      	movne	r3, #1
 8002ace:	2300      	moveq	r3, #0
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	e003      	b.n	8002adc <HAL_DMA_IRQHandler+0x30c>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2300      	movs	r3, #0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d00d      	beq.n	8002afc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ae4:	f003 031f 	and.w	r3, r3, #31
 8002ae8:	2201      	movs	r2, #1
 8002aea:	409a      	lsls	r2, r3
 8002aec:	6a3b      	ldr	r3, [r7, #32]
 8002aee:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002af4:	f043 0202 	orr.w	r2, r3, #2
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b00:	f003 031f 	and.w	r3, r3, #31
 8002b04:	2204      	movs	r2, #4
 8002b06:	409a      	lsls	r2, r3
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	f000 808f 	beq.w	8002c30 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a2c      	ldr	r2, [pc, #176]	; (8002bc8 <HAL_DMA_IRQHandler+0x3f8>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d04a      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a2a      	ldr	r2, [pc, #168]	; (8002bcc <HAL_DMA_IRQHandler+0x3fc>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d045      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a29      	ldr	r2, [pc, #164]	; (8002bd0 <HAL_DMA_IRQHandler+0x400>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d040      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a27      	ldr	r2, [pc, #156]	; (8002bd4 <HAL_DMA_IRQHandler+0x404>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d03b      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a26      	ldr	r2, [pc, #152]	; (8002bd8 <HAL_DMA_IRQHandler+0x408>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d036      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a24      	ldr	r2, [pc, #144]	; (8002bdc <HAL_DMA_IRQHandler+0x40c>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d031      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a23      	ldr	r2, [pc, #140]	; (8002be0 <HAL_DMA_IRQHandler+0x410>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d02c      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a21      	ldr	r2, [pc, #132]	; (8002be4 <HAL_DMA_IRQHandler+0x414>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d027      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a20      	ldr	r2, [pc, #128]	; (8002be8 <HAL_DMA_IRQHandler+0x418>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d022      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a1e      	ldr	r2, [pc, #120]	; (8002bec <HAL_DMA_IRQHandler+0x41c>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d01d      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a1d      	ldr	r2, [pc, #116]	; (8002bf0 <HAL_DMA_IRQHandler+0x420>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d018      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a1b      	ldr	r2, [pc, #108]	; (8002bf4 <HAL_DMA_IRQHandler+0x424>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d013      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a1a      	ldr	r2, [pc, #104]	; (8002bf8 <HAL_DMA_IRQHandler+0x428>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d00e      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a18      	ldr	r2, [pc, #96]	; (8002bfc <HAL_DMA_IRQHandler+0x42c>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d009      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a17      	ldr	r2, [pc, #92]	; (8002c00 <HAL_DMA_IRQHandler+0x430>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d004      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x3e2>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a15      	ldr	r2, [pc, #84]	; (8002c04 <HAL_DMA_IRQHandler+0x434>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d12a      	bne.n	8002c08 <HAL_DMA_IRQHandler+0x438>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	bf14      	ite	ne
 8002bc0:	2301      	movne	r3, #1
 8002bc2:	2300      	moveq	r3, #0
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	e023      	b.n	8002c10 <HAL_DMA_IRQHandler+0x440>
 8002bc8:	40020010 	.word	0x40020010
 8002bcc:	40020028 	.word	0x40020028
 8002bd0:	40020040 	.word	0x40020040
 8002bd4:	40020058 	.word	0x40020058
 8002bd8:	40020070 	.word	0x40020070
 8002bdc:	40020088 	.word	0x40020088
 8002be0:	400200a0 	.word	0x400200a0
 8002be4:	400200b8 	.word	0x400200b8
 8002be8:	40020410 	.word	0x40020410
 8002bec:	40020428 	.word	0x40020428
 8002bf0:	40020440 	.word	0x40020440
 8002bf4:	40020458 	.word	0x40020458
 8002bf8:	40020470 	.word	0x40020470
 8002bfc:	40020488 	.word	0x40020488
 8002c00:	400204a0 	.word	0x400204a0
 8002c04:	400204b8 	.word	0x400204b8
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2300      	movs	r3, #0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d00d      	beq.n	8002c30 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c18:	f003 031f 	and.w	r3, r3, #31
 8002c1c:	2204      	movs	r2, #4
 8002c1e:	409a      	lsls	r2, r3
 8002c20:	6a3b      	ldr	r3, [r7, #32]
 8002c22:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c28:	f043 0204 	orr.w	r2, r3, #4
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c34:	f003 031f 	and.w	r3, r3, #31
 8002c38:	2210      	movs	r2, #16
 8002c3a:	409a      	lsls	r2, r3
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	f000 80a6 	beq.w	8002d92 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a85      	ldr	r2, [pc, #532]	; (8002e60 <HAL_DMA_IRQHandler+0x690>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d04a      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a83      	ldr	r2, [pc, #524]	; (8002e64 <HAL_DMA_IRQHandler+0x694>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d045      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a82      	ldr	r2, [pc, #520]	; (8002e68 <HAL_DMA_IRQHandler+0x698>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d040      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a80      	ldr	r2, [pc, #512]	; (8002e6c <HAL_DMA_IRQHandler+0x69c>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d03b      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a7f      	ldr	r2, [pc, #508]	; (8002e70 <HAL_DMA_IRQHandler+0x6a0>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d036      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a7d      	ldr	r2, [pc, #500]	; (8002e74 <HAL_DMA_IRQHandler+0x6a4>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d031      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a7c      	ldr	r2, [pc, #496]	; (8002e78 <HAL_DMA_IRQHandler+0x6a8>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d02c      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a7a      	ldr	r2, [pc, #488]	; (8002e7c <HAL_DMA_IRQHandler+0x6ac>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d027      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a79      	ldr	r2, [pc, #484]	; (8002e80 <HAL_DMA_IRQHandler+0x6b0>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d022      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a77      	ldr	r2, [pc, #476]	; (8002e84 <HAL_DMA_IRQHandler+0x6b4>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d01d      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a76      	ldr	r2, [pc, #472]	; (8002e88 <HAL_DMA_IRQHandler+0x6b8>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d018      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a74      	ldr	r2, [pc, #464]	; (8002e8c <HAL_DMA_IRQHandler+0x6bc>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d013      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a73      	ldr	r2, [pc, #460]	; (8002e90 <HAL_DMA_IRQHandler+0x6c0>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d00e      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a71      	ldr	r2, [pc, #452]	; (8002e94 <HAL_DMA_IRQHandler+0x6c4>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d009      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a70      	ldr	r2, [pc, #448]	; (8002e98 <HAL_DMA_IRQHandler+0x6c8>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d004      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x516>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a6e      	ldr	r2, [pc, #440]	; (8002e9c <HAL_DMA_IRQHandler+0x6cc>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d10a      	bne.n	8002cfc <HAL_DMA_IRQHandler+0x52c>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0308 	and.w	r3, r3, #8
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	bf14      	ite	ne
 8002cf4:	2301      	movne	r3, #1
 8002cf6:	2300      	moveq	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	e009      	b.n	8002d10 <HAL_DMA_IRQHandler+0x540>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0304 	and.w	r3, r3, #4
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	bf14      	ite	ne
 8002d0a:	2301      	movne	r3, #1
 8002d0c:	2300      	moveq	r3, #0
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d03e      	beq.n	8002d92 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d18:	f003 031f 	and.w	r3, r3, #31
 8002d1c:	2210      	movs	r2, #16
 8002d1e:	409a      	lsls	r2, r3
 8002d20:	6a3b      	ldr	r3, [r7, #32]
 8002d22:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d018      	beq.n	8002d64 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d108      	bne.n	8002d52 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d024      	beq.n	8002d92 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	4798      	blx	r3
 8002d50:	e01f      	b.n	8002d92 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d01b      	beq.n	8002d92 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	4798      	blx	r3
 8002d62:	e016      	b.n	8002d92 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d107      	bne.n	8002d82 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f022 0208 	bic.w	r2, r2, #8
 8002d80:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d003      	beq.n	8002d92 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d96:	f003 031f 	and.w	r3, r3, #31
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	409a      	lsls	r2, r3
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	4013      	ands	r3, r2
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	f000 8110 	beq.w	8002fc8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a2c      	ldr	r2, [pc, #176]	; (8002e60 <HAL_DMA_IRQHandler+0x690>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d04a      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a2b      	ldr	r2, [pc, #172]	; (8002e64 <HAL_DMA_IRQHandler+0x694>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d045      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a29      	ldr	r2, [pc, #164]	; (8002e68 <HAL_DMA_IRQHandler+0x698>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d040      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a28      	ldr	r2, [pc, #160]	; (8002e6c <HAL_DMA_IRQHandler+0x69c>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d03b      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a26      	ldr	r2, [pc, #152]	; (8002e70 <HAL_DMA_IRQHandler+0x6a0>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d036      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a25      	ldr	r2, [pc, #148]	; (8002e74 <HAL_DMA_IRQHandler+0x6a4>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d031      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a23      	ldr	r2, [pc, #140]	; (8002e78 <HAL_DMA_IRQHandler+0x6a8>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d02c      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a22      	ldr	r2, [pc, #136]	; (8002e7c <HAL_DMA_IRQHandler+0x6ac>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d027      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a20      	ldr	r2, [pc, #128]	; (8002e80 <HAL_DMA_IRQHandler+0x6b0>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d022      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a1f      	ldr	r2, [pc, #124]	; (8002e84 <HAL_DMA_IRQHandler+0x6b4>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d01d      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a1d      	ldr	r2, [pc, #116]	; (8002e88 <HAL_DMA_IRQHandler+0x6b8>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d018      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a1c      	ldr	r2, [pc, #112]	; (8002e8c <HAL_DMA_IRQHandler+0x6bc>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d013      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a1a      	ldr	r2, [pc, #104]	; (8002e90 <HAL_DMA_IRQHandler+0x6c0>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d00e      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a19      	ldr	r2, [pc, #100]	; (8002e94 <HAL_DMA_IRQHandler+0x6c4>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d009      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a17      	ldr	r2, [pc, #92]	; (8002e98 <HAL_DMA_IRQHandler+0x6c8>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d004      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x678>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a16      	ldr	r2, [pc, #88]	; (8002e9c <HAL_DMA_IRQHandler+0x6cc>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d12b      	bne.n	8002ea0 <HAL_DMA_IRQHandler+0x6d0>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0310 	and.w	r3, r3, #16
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	bf14      	ite	ne
 8002e56:	2301      	movne	r3, #1
 8002e58:	2300      	moveq	r3, #0
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	e02a      	b.n	8002eb4 <HAL_DMA_IRQHandler+0x6e4>
 8002e5e:	bf00      	nop
 8002e60:	40020010 	.word	0x40020010
 8002e64:	40020028 	.word	0x40020028
 8002e68:	40020040 	.word	0x40020040
 8002e6c:	40020058 	.word	0x40020058
 8002e70:	40020070 	.word	0x40020070
 8002e74:	40020088 	.word	0x40020088
 8002e78:	400200a0 	.word	0x400200a0
 8002e7c:	400200b8 	.word	0x400200b8
 8002e80:	40020410 	.word	0x40020410
 8002e84:	40020428 	.word	0x40020428
 8002e88:	40020440 	.word	0x40020440
 8002e8c:	40020458 	.word	0x40020458
 8002e90:	40020470 	.word	0x40020470
 8002e94:	40020488 	.word	0x40020488
 8002e98:	400204a0 	.word	0x400204a0
 8002e9c:	400204b8 	.word	0x400204b8
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	bf14      	ite	ne
 8002eae:	2301      	movne	r3, #1
 8002eb0:	2300      	moveq	r3, #0
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f000 8087 	beq.w	8002fc8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ebe:	f003 031f 	and.w	r3, r3, #31
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	409a      	lsls	r2, r3
 8002ec6:	6a3b      	ldr	r3, [r7, #32]
 8002ec8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b04      	cmp	r3, #4
 8002ed4:	d139      	bne.n	8002f4a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f022 0216 	bic.w	r2, r2, #22
 8002ee4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	695a      	ldr	r2, [r3, #20]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ef4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d103      	bne.n	8002f06 <HAL_DMA_IRQHandler+0x736>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d007      	beq.n	8002f16 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f022 0208 	bic.w	r2, r2, #8
 8002f14:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f1a:	f003 031f 	and.w	r3, r3, #31
 8002f1e:	223f      	movs	r2, #63	; 0x3f
 8002f20:	409a      	lsls	r2, r3
 8002f22:	6a3b      	ldr	r3, [r7, #32]
 8002f24:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f000 834a 	beq.w	80035d4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	4798      	blx	r3
          }
          return;
 8002f48:	e344      	b.n	80035d4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d018      	beq.n	8002f8a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d108      	bne.n	8002f78 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d02c      	beq.n	8002fc8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	4798      	blx	r3
 8002f76:	e027      	b.n	8002fc8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d023      	beq.n	8002fc8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	4798      	blx	r3
 8002f88:	e01e      	b.n	8002fc8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d10f      	bne.n	8002fb8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 0210 	bic.w	r2, r2, #16
 8002fa6:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d003      	beq.n	8002fc8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	f000 8306 	beq.w	80035de <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	f000 8088 	beq.w	80030f0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2204      	movs	r2, #4
 8002fe4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a7a      	ldr	r2, [pc, #488]	; (80031d8 <HAL_DMA_IRQHandler+0xa08>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d04a      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a79      	ldr	r2, [pc, #484]	; (80031dc <HAL_DMA_IRQHandler+0xa0c>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d045      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a77      	ldr	r2, [pc, #476]	; (80031e0 <HAL_DMA_IRQHandler+0xa10>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d040      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a76      	ldr	r2, [pc, #472]	; (80031e4 <HAL_DMA_IRQHandler+0xa14>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d03b      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a74      	ldr	r2, [pc, #464]	; (80031e8 <HAL_DMA_IRQHandler+0xa18>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d036      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a73      	ldr	r2, [pc, #460]	; (80031ec <HAL_DMA_IRQHandler+0xa1c>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d031      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a71      	ldr	r2, [pc, #452]	; (80031f0 <HAL_DMA_IRQHandler+0xa20>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d02c      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a70      	ldr	r2, [pc, #448]	; (80031f4 <HAL_DMA_IRQHandler+0xa24>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d027      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a6e      	ldr	r2, [pc, #440]	; (80031f8 <HAL_DMA_IRQHandler+0xa28>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d022      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a6d      	ldr	r2, [pc, #436]	; (80031fc <HAL_DMA_IRQHandler+0xa2c>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d01d      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a6b      	ldr	r2, [pc, #428]	; (8003200 <HAL_DMA_IRQHandler+0xa30>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d018      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a6a      	ldr	r2, [pc, #424]	; (8003204 <HAL_DMA_IRQHandler+0xa34>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d013      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a68      	ldr	r2, [pc, #416]	; (8003208 <HAL_DMA_IRQHandler+0xa38>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d00e      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a67      	ldr	r2, [pc, #412]	; (800320c <HAL_DMA_IRQHandler+0xa3c>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d009      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a65      	ldr	r2, [pc, #404]	; (8003210 <HAL_DMA_IRQHandler+0xa40>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d004      	beq.n	8003088 <HAL_DMA_IRQHandler+0x8b8>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a64      	ldr	r2, [pc, #400]	; (8003214 <HAL_DMA_IRQHandler+0xa44>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d108      	bne.n	800309a <HAL_DMA_IRQHandler+0x8ca>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f022 0201 	bic.w	r2, r2, #1
 8003096:	601a      	str	r2, [r3, #0]
 8003098:	e007      	b.n	80030aa <HAL_DMA_IRQHandler+0x8da>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f022 0201 	bic.w	r2, r2, #1
 80030a8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	3301      	adds	r3, #1
 80030ae:	60fb      	str	r3, [r7, #12]
 80030b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d307      	bcc.n	80030c6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d1f2      	bne.n	80030aa <HAL_DMA_IRQHandler+0x8da>
 80030c4:	e000      	b.n	80030c8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80030c6:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d004      	beq.n	80030e8 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2203      	movs	r2, #3
 80030e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80030e6:	e003      	b.n	80030f0 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	f000 8272 	beq.w	80035de <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	4798      	blx	r3
 8003102:	e26c      	b.n	80035de <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a43      	ldr	r2, [pc, #268]	; (8003218 <HAL_DMA_IRQHandler+0xa48>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d022      	beq.n	8003154 <HAL_DMA_IRQHandler+0x984>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a42      	ldr	r2, [pc, #264]	; (800321c <HAL_DMA_IRQHandler+0xa4c>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d01d      	beq.n	8003154 <HAL_DMA_IRQHandler+0x984>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a40      	ldr	r2, [pc, #256]	; (8003220 <HAL_DMA_IRQHandler+0xa50>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d018      	beq.n	8003154 <HAL_DMA_IRQHandler+0x984>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a3f      	ldr	r2, [pc, #252]	; (8003224 <HAL_DMA_IRQHandler+0xa54>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d013      	beq.n	8003154 <HAL_DMA_IRQHandler+0x984>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a3d      	ldr	r2, [pc, #244]	; (8003228 <HAL_DMA_IRQHandler+0xa58>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d00e      	beq.n	8003154 <HAL_DMA_IRQHandler+0x984>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a3c      	ldr	r2, [pc, #240]	; (800322c <HAL_DMA_IRQHandler+0xa5c>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d009      	beq.n	8003154 <HAL_DMA_IRQHandler+0x984>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a3a      	ldr	r2, [pc, #232]	; (8003230 <HAL_DMA_IRQHandler+0xa60>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d004      	beq.n	8003154 <HAL_DMA_IRQHandler+0x984>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a39      	ldr	r2, [pc, #228]	; (8003234 <HAL_DMA_IRQHandler+0xa64>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d101      	bne.n	8003158 <HAL_DMA_IRQHandler+0x988>
 8003154:	2301      	movs	r3, #1
 8003156:	e000      	b.n	800315a <HAL_DMA_IRQHandler+0x98a>
 8003158:	2300      	movs	r3, #0
 800315a:	2b00      	cmp	r3, #0
 800315c:	f000 823f 	beq.w	80035de <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800316c:	f003 031f 	and.w	r3, r3, #31
 8003170:	2204      	movs	r2, #4
 8003172:	409a      	lsls	r2, r3
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	4013      	ands	r3, r2
 8003178:	2b00      	cmp	r3, #0
 800317a:	f000 80cd 	beq.w	8003318 <HAL_DMA_IRQHandler+0xb48>
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	2b00      	cmp	r3, #0
 8003186:	f000 80c7 	beq.w	8003318 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800318e:	f003 031f 	and.w	r3, r3, #31
 8003192:	2204      	movs	r2, #4
 8003194:	409a      	lsls	r2, r3
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d049      	beq.n	8003238 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d109      	bne.n	80031c2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f000 8210 	beq.w	80035d8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80031c0:	e20a      	b.n	80035d8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f000 8206 	beq.w	80035d8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80031d4:	e200      	b.n	80035d8 <HAL_DMA_IRQHandler+0xe08>
 80031d6:	bf00      	nop
 80031d8:	40020010 	.word	0x40020010
 80031dc:	40020028 	.word	0x40020028
 80031e0:	40020040 	.word	0x40020040
 80031e4:	40020058 	.word	0x40020058
 80031e8:	40020070 	.word	0x40020070
 80031ec:	40020088 	.word	0x40020088
 80031f0:	400200a0 	.word	0x400200a0
 80031f4:	400200b8 	.word	0x400200b8
 80031f8:	40020410 	.word	0x40020410
 80031fc:	40020428 	.word	0x40020428
 8003200:	40020440 	.word	0x40020440
 8003204:	40020458 	.word	0x40020458
 8003208:	40020470 	.word	0x40020470
 800320c:	40020488 	.word	0x40020488
 8003210:	400204a0 	.word	0x400204a0
 8003214:	400204b8 	.word	0x400204b8
 8003218:	58025408 	.word	0x58025408
 800321c:	5802541c 	.word	0x5802541c
 8003220:	58025430 	.word	0x58025430
 8003224:	58025444 	.word	0x58025444
 8003228:	58025458 	.word	0x58025458
 800322c:	5802546c 	.word	0x5802546c
 8003230:	58025480 	.word	0x58025480
 8003234:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	f003 0320 	and.w	r3, r3, #32
 800323e:	2b00      	cmp	r3, #0
 8003240:	d160      	bne.n	8003304 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a8c      	ldr	r2, [pc, #560]	; (8003478 <HAL_DMA_IRQHandler+0xca8>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d04a      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a8a      	ldr	r2, [pc, #552]	; (800347c <HAL_DMA_IRQHandler+0xcac>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d045      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a89      	ldr	r2, [pc, #548]	; (8003480 <HAL_DMA_IRQHandler+0xcb0>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d040      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a87      	ldr	r2, [pc, #540]	; (8003484 <HAL_DMA_IRQHandler+0xcb4>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d03b      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a86      	ldr	r2, [pc, #536]	; (8003488 <HAL_DMA_IRQHandler+0xcb8>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d036      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a84      	ldr	r2, [pc, #528]	; (800348c <HAL_DMA_IRQHandler+0xcbc>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d031      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a83      	ldr	r2, [pc, #524]	; (8003490 <HAL_DMA_IRQHandler+0xcc0>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d02c      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a81      	ldr	r2, [pc, #516]	; (8003494 <HAL_DMA_IRQHandler+0xcc4>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d027      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a80      	ldr	r2, [pc, #512]	; (8003498 <HAL_DMA_IRQHandler+0xcc8>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d022      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a7e      	ldr	r2, [pc, #504]	; (800349c <HAL_DMA_IRQHandler+0xccc>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d01d      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a7d      	ldr	r2, [pc, #500]	; (80034a0 <HAL_DMA_IRQHandler+0xcd0>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d018      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a7b      	ldr	r2, [pc, #492]	; (80034a4 <HAL_DMA_IRQHandler+0xcd4>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d013      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a7a      	ldr	r2, [pc, #488]	; (80034a8 <HAL_DMA_IRQHandler+0xcd8>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d00e      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a78      	ldr	r2, [pc, #480]	; (80034ac <HAL_DMA_IRQHandler+0xcdc>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d009      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a77      	ldr	r2, [pc, #476]	; (80034b0 <HAL_DMA_IRQHandler+0xce0>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d004      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xb12>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a75      	ldr	r2, [pc, #468]	; (80034b4 <HAL_DMA_IRQHandler+0xce4>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d108      	bne.n	80032f4 <HAL_DMA_IRQHandler+0xb24>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f022 0208 	bic.w	r2, r2, #8
 80032f0:	601a      	str	r2, [r3, #0]
 80032f2:	e007      	b.n	8003304 <HAL_DMA_IRQHandler+0xb34>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 0204 	bic.w	r2, r2, #4
 8003302:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003308:	2b00      	cmp	r3, #0
 800330a:	f000 8165 	beq.w	80035d8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003316:	e15f      	b.n	80035d8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800331c:	f003 031f 	and.w	r3, r3, #31
 8003320:	2202      	movs	r2, #2
 8003322:	409a      	lsls	r2, r3
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	4013      	ands	r3, r2
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 80c5 	beq.w	80034b8 <HAL_DMA_IRQHandler+0xce8>
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b00      	cmp	r3, #0
 8003336:	f000 80bf 	beq.w	80034b8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800333e:	f003 031f 	and.w	r3, r3, #31
 8003342:	2202      	movs	r2, #2
 8003344:	409a      	lsls	r2, r3
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d018      	beq.n	8003386 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d109      	bne.n	8003372 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003362:	2b00      	cmp	r3, #0
 8003364:	f000 813a 	beq.w	80035dc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003370:	e134      	b.n	80035dc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003376:	2b00      	cmp	r3, #0
 8003378:	f000 8130 	beq.w	80035dc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003384:	e12a      	b.n	80035dc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	f003 0320 	and.w	r3, r3, #32
 800338c:	2b00      	cmp	r3, #0
 800338e:	d168      	bne.n	8003462 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a38      	ldr	r2, [pc, #224]	; (8003478 <HAL_DMA_IRQHandler+0xca8>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d04a      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a37      	ldr	r2, [pc, #220]	; (800347c <HAL_DMA_IRQHandler+0xcac>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d045      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a35      	ldr	r2, [pc, #212]	; (8003480 <HAL_DMA_IRQHandler+0xcb0>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d040      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a34      	ldr	r2, [pc, #208]	; (8003484 <HAL_DMA_IRQHandler+0xcb4>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d03b      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a32      	ldr	r2, [pc, #200]	; (8003488 <HAL_DMA_IRQHandler+0xcb8>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d036      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a31      	ldr	r2, [pc, #196]	; (800348c <HAL_DMA_IRQHandler+0xcbc>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d031      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a2f      	ldr	r2, [pc, #188]	; (8003490 <HAL_DMA_IRQHandler+0xcc0>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d02c      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a2e      	ldr	r2, [pc, #184]	; (8003494 <HAL_DMA_IRQHandler+0xcc4>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d027      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a2c      	ldr	r2, [pc, #176]	; (8003498 <HAL_DMA_IRQHandler+0xcc8>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d022      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a2b      	ldr	r2, [pc, #172]	; (800349c <HAL_DMA_IRQHandler+0xccc>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d01d      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a29      	ldr	r2, [pc, #164]	; (80034a0 <HAL_DMA_IRQHandler+0xcd0>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d018      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a28      	ldr	r2, [pc, #160]	; (80034a4 <HAL_DMA_IRQHandler+0xcd4>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d013      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a26      	ldr	r2, [pc, #152]	; (80034a8 <HAL_DMA_IRQHandler+0xcd8>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d00e      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a25      	ldr	r2, [pc, #148]	; (80034ac <HAL_DMA_IRQHandler+0xcdc>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d009      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a23      	ldr	r2, [pc, #140]	; (80034b0 <HAL_DMA_IRQHandler+0xce0>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d004      	beq.n	8003430 <HAL_DMA_IRQHandler+0xc60>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a22      	ldr	r2, [pc, #136]	; (80034b4 <HAL_DMA_IRQHandler+0xce4>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d108      	bne.n	8003442 <HAL_DMA_IRQHandler+0xc72>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0214 	bic.w	r2, r2, #20
 800343e:	601a      	str	r2, [r3, #0]
 8003440:	e007      	b.n	8003452 <HAL_DMA_IRQHandler+0xc82>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f022 020a 	bic.w	r2, r2, #10
 8003450:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003466:	2b00      	cmp	r3, #0
 8003468:	f000 80b8 	beq.w	80035dc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003474:	e0b2      	b.n	80035dc <HAL_DMA_IRQHandler+0xe0c>
 8003476:	bf00      	nop
 8003478:	40020010 	.word	0x40020010
 800347c:	40020028 	.word	0x40020028
 8003480:	40020040 	.word	0x40020040
 8003484:	40020058 	.word	0x40020058
 8003488:	40020070 	.word	0x40020070
 800348c:	40020088 	.word	0x40020088
 8003490:	400200a0 	.word	0x400200a0
 8003494:	400200b8 	.word	0x400200b8
 8003498:	40020410 	.word	0x40020410
 800349c:	40020428 	.word	0x40020428
 80034a0:	40020440 	.word	0x40020440
 80034a4:	40020458 	.word	0x40020458
 80034a8:	40020470 	.word	0x40020470
 80034ac:	40020488 	.word	0x40020488
 80034b0:	400204a0 	.word	0x400204a0
 80034b4:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034bc:	f003 031f 	and.w	r3, r3, #31
 80034c0:	2208      	movs	r2, #8
 80034c2:	409a      	lsls	r2, r3
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	4013      	ands	r3, r2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 8088 	beq.w	80035de <HAL_DMA_IRQHandler+0xe0e>
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	f003 0308 	and.w	r3, r3, #8
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	f000 8082 	beq.w	80035de <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a41      	ldr	r2, [pc, #260]	; (80035e4 <HAL_DMA_IRQHandler+0xe14>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d04a      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a3f      	ldr	r2, [pc, #252]	; (80035e8 <HAL_DMA_IRQHandler+0xe18>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d045      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a3e      	ldr	r2, [pc, #248]	; (80035ec <HAL_DMA_IRQHandler+0xe1c>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d040      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a3c      	ldr	r2, [pc, #240]	; (80035f0 <HAL_DMA_IRQHandler+0xe20>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d03b      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a3b      	ldr	r2, [pc, #236]	; (80035f4 <HAL_DMA_IRQHandler+0xe24>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d036      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a39      	ldr	r2, [pc, #228]	; (80035f8 <HAL_DMA_IRQHandler+0xe28>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d031      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a38      	ldr	r2, [pc, #224]	; (80035fc <HAL_DMA_IRQHandler+0xe2c>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d02c      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a36      	ldr	r2, [pc, #216]	; (8003600 <HAL_DMA_IRQHandler+0xe30>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d027      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a35      	ldr	r2, [pc, #212]	; (8003604 <HAL_DMA_IRQHandler+0xe34>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d022      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a33      	ldr	r2, [pc, #204]	; (8003608 <HAL_DMA_IRQHandler+0xe38>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d01d      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a32      	ldr	r2, [pc, #200]	; (800360c <HAL_DMA_IRQHandler+0xe3c>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d018      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a30      	ldr	r2, [pc, #192]	; (8003610 <HAL_DMA_IRQHandler+0xe40>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d013      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a2f      	ldr	r2, [pc, #188]	; (8003614 <HAL_DMA_IRQHandler+0xe44>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d00e      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a2d      	ldr	r2, [pc, #180]	; (8003618 <HAL_DMA_IRQHandler+0xe48>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d009      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a2c      	ldr	r2, [pc, #176]	; (800361c <HAL_DMA_IRQHandler+0xe4c>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d004      	beq.n	800357a <HAL_DMA_IRQHandler+0xdaa>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a2a      	ldr	r2, [pc, #168]	; (8003620 <HAL_DMA_IRQHandler+0xe50>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d108      	bne.n	800358c <HAL_DMA_IRQHandler+0xdbc>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f022 021c 	bic.w	r2, r2, #28
 8003588:	601a      	str	r2, [r3, #0]
 800358a:	e007      	b.n	800359c <HAL_DMA_IRQHandler+0xdcc>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f022 020e 	bic.w	r2, r2, #14
 800359a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a0:	f003 031f 	and.w	r3, r3, #31
 80035a4:	2201      	movs	r2, #1
 80035a6:	409a      	lsls	r2, r3
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d009      	beq.n	80035de <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	4798      	blx	r3
 80035d2:	e004      	b.n	80035de <HAL_DMA_IRQHandler+0xe0e>
          return;
 80035d4:	bf00      	nop
 80035d6:	e002      	b.n	80035de <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80035d8:	bf00      	nop
 80035da:	e000      	b.n	80035de <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80035dc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80035de:	3728      	adds	r7, #40	; 0x28
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	40020010 	.word	0x40020010
 80035e8:	40020028 	.word	0x40020028
 80035ec:	40020040 	.word	0x40020040
 80035f0:	40020058 	.word	0x40020058
 80035f4:	40020070 	.word	0x40020070
 80035f8:	40020088 	.word	0x40020088
 80035fc:	400200a0 	.word	0x400200a0
 8003600:	400200b8 	.word	0x400200b8
 8003604:	40020410 	.word	0x40020410
 8003608:	40020428 	.word	0x40020428
 800360c:	40020440 	.word	0x40020440
 8003610:	40020458 	.word	0x40020458
 8003614:	40020470 	.word	0x40020470
 8003618:	40020488 	.word	0x40020488
 800361c:	400204a0 	.word	0x400204a0
 8003620:	400204b8 	.word	0x400204b8

08003624 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003624:	b480      	push	{r7}
 8003626:	b085      	sub	sp, #20
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a42      	ldr	r2, [pc, #264]	; (800373c <DMA_CalcBaseAndBitshift+0x118>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d04a      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a41      	ldr	r2, [pc, #260]	; (8003740 <DMA_CalcBaseAndBitshift+0x11c>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d045      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a3f      	ldr	r2, [pc, #252]	; (8003744 <DMA_CalcBaseAndBitshift+0x120>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d040      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a3e      	ldr	r2, [pc, #248]	; (8003748 <DMA_CalcBaseAndBitshift+0x124>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d03b      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a3c      	ldr	r2, [pc, #240]	; (800374c <DMA_CalcBaseAndBitshift+0x128>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d036      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a3b      	ldr	r2, [pc, #236]	; (8003750 <DMA_CalcBaseAndBitshift+0x12c>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d031      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a39      	ldr	r2, [pc, #228]	; (8003754 <DMA_CalcBaseAndBitshift+0x130>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d02c      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a38      	ldr	r2, [pc, #224]	; (8003758 <DMA_CalcBaseAndBitshift+0x134>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d027      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a36      	ldr	r2, [pc, #216]	; (800375c <DMA_CalcBaseAndBitshift+0x138>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d022      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a35      	ldr	r2, [pc, #212]	; (8003760 <DMA_CalcBaseAndBitshift+0x13c>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d01d      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a33      	ldr	r2, [pc, #204]	; (8003764 <DMA_CalcBaseAndBitshift+0x140>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d018      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a32      	ldr	r2, [pc, #200]	; (8003768 <DMA_CalcBaseAndBitshift+0x144>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d013      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a30      	ldr	r2, [pc, #192]	; (800376c <DMA_CalcBaseAndBitshift+0x148>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d00e      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a2f      	ldr	r2, [pc, #188]	; (8003770 <DMA_CalcBaseAndBitshift+0x14c>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d009      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a2d      	ldr	r2, [pc, #180]	; (8003774 <DMA_CalcBaseAndBitshift+0x150>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d004      	beq.n	80036cc <DMA_CalcBaseAndBitshift+0xa8>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a2c      	ldr	r2, [pc, #176]	; (8003778 <DMA_CalcBaseAndBitshift+0x154>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d101      	bne.n	80036d0 <DMA_CalcBaseAndBitshift+0xac>
 80036cc:	2301      	movs	r3, #1
 80036ce:	e000      	b.n	80036d2 <DMA_CalcBaseAndBitshift+0xae>
 80036d0:	2300      	movs	r3, #0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d024      	beq.n	8003720 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	3b10      	subs	r3, #16
 80036de:	4a27      	ldr	r2, [pc, #156]	; (800377c <DMA_CalcBaseAndBitshift+0x158>)
 80036e0:	fba2 2303 	umull	r2, r3, r2, r3
 80036e4:	091b      	lsrs	r3, r3, #4
 80036e6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f003 0307 	and.w	r3, r3, #7
 80036ee:	4a24      	ldr	r2, [pc, #144]	; (8003780 <DMA_CalcBaseAndBitshift+0x15c>)
 80036f0:	5cd3      	ldrb	r3, [r2, r3]
 80036f2:	461a      	mov	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2b03      	cmp	r3, #3
 80036fc:	d908      	bls.n	8003710 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	461a      	mov	r2, r3
 8003704:	4b1f      	ldr	r3, [pc, #124]	; (8003784 <DMA_CalcBaseAndBitshift+0x160>)
 8003706:	4013      	ands	r3, r2
 8003708:	1d1a      	adds	r2, r3, #4
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	659a      	str	r2, [r3, #88]	; 0x58
 800370e:	e00d      	b.n	800372c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	461a      	mov	r2, r3
 8003716:	4b1b      	ldr	r3, [pc, #108]	; (8003784 <DMA_CalcBaseAndBitshift+0x160>)
 8003718:	4013      	ands	r3, r2
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	6593      	str	r3, [r2, #88]	; 0x58
 800371e:	e005      	b.n	800372c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003730:	4618      	mov	r0, r3
 8003732:	3714      	adds	r7, #20
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr
 800373c:	40020010 	.word	0x40020010
 8003740:	40020028 	.word	0x40020028
 8003744:	40020040 	.word	0x40020040
 8003748:	40020058 	.word	0x40020058
 800374c:	40020070 	.word	0x40020070
 8003750:	40020088 	.word	0x40020088
 8003754:	400200a0 	.word	0x400200a0
 8003758:	400200b8 	.word	0x400200b8
 800375c:	40020410 	.word	0x40020410
 8003760:	40020428 	.word	0x40020428
 8003764:	40020440 	.word	0x40020440
 8003768:	40020458 	.word	0x40020458
 800376c:	40020470 	.word	0x40020470
 8003770:	40020488 	.word	0x40020488
 8003774:	400204a0 	.word	0x400204a0
 8003778:	400204b8 	.word	0x400204b8
 800377c:	aaaaaaab 	.word	0xaaaaaaab
 8003780:	0801fe20 	.word	0x0801fe20
 8003784:	fffffc00 	.word	0xfffffc00

08003788 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003788:	b480      	push	{r7}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003790:	2300      	movs	r3, #0
 8003792:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	699b      	ldr	r3, [r3, #24]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d120      	bne.n	80037de <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a0:	2b03      	cmp	r3, #3
 80037a2:	d858      	bhi.n	8003856 <DMA_CheckFifoParam+0xce>
 80037a4:	a201      	add	r2, pc, #4	; (adr r2, 80037ac <DMA_CheckFifoParam+0x24>)
 80037a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037aa:	bf00      	nop
 80037ac:	080037bd 	.word	0x080037bd
 80037b0:	080037cf 	.word	0x080037cf
 80037b4:	080037bd 	.word	0x080037bd
 80037b8:	08003857 	.word	0x08003857
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d048      	beq.n	800385a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80037cc:	e045      	b.n	800385a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037d6:	d142      	bne.n	800385e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80037dc:	e03f      	b.n	800385e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037e6:	d123      	bne.n	8003830 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ec:	2b03      	cmp	r3, #3
 80037ee:	d838      	bhi.n	8003862 <DMA_CheckFifoParam+0xda>
 80037f0:	a201      	add	r2, pc, #4	; (adr r2, 80037f8 <DMA_CheckFifoParam+0x70>)
 80037f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037f6:	bf00      	nop
 80037f8:	08003809 	.word	0x08003809
 80037fc:	0800380f 	.word	0x0800380f
 8003800:	08003809 	.word	0x08003809
 8003804:	08003821 	.word	0x08003821
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	73fb      	strb	r3, [r7, #15]
        break;
 800380c:	e030      	b.n	8003870 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003812:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d025      	beq.n	8003866 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800381e:	e022      	b.n	8003866 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003824:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003828:	d11f      	bne.n	800386a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800382e:	e01c      	b.n	800386a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003834:	2b02      	cmp	r3, #2
 8003836:	d902      	bls.n	800383e <DMA_CheckFifoParam+0xb6>
 8003838:	2b03      	cmp	r3, #3
 800383a:	d003      	beq.n	8003844 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800383c:	e018      	b.n	8003870 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	73fb      	strb	r3, [r7, #15]
        break;
 8003842:	e015      	b.n	8003870 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003848:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d00e      	beq.n	800386e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	73fb      	strb	r3, [r7, #15]
    break;
 8003854:	e00b      	b.n	800386e <DMA_CheckFifoParam+0xe6>
        break;
 8003856:	bf00      	nop
 8003858:	e00a      	b.n	8003870 <DMA_CheckFifoParam+0xe8>
        break;
 800385a:	bf00      	nop
 800385c:	e008      	b.n	8003870 <DMA_CheckFifoParam+0xe8>
        break;
 800385e:	bf00      	nop
 8003860:	e006      	b.n	8003870 <DMA_CheckFifoParam+0xe8>
        break;
 8003862:	bf00      	nop
 8003864:	e004      	b.n	8003870 <DMA_CheckFifoParam+0xe8>
        break;
 8003866:	bf00      	nop
 8003868:	e002      	b.n	8003870 <DMA_CheckFifoParam+0xe8>
        break;
 800386a:	bf00      	nop
 800386c:	e000      	b.n	8003870 <DMA_CheckFifoParam+0xe8>
    break;
 800386e:	bf00      	nop
    }
  }

  return status;
 8003870:	7bfb      	ldrb	r3, [r7, #15]
}
 8003872:	4618      	mov	r0, r3
 8003874:	3714      	adds	r7, #20
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop

08003880 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003880:	b480      	push	{r7}
 8003882:	b085      	sub	sp, #20
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a38      	ldr	r2, [pc, #224]	; (8003974 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d022      	beq.n	80038de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a36      	ldr	r2, [pc, #216]	; (8003978 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d01d      	beq.n	80038de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a35      	ldr	r2, [pc, #212]	; (800397c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d018      	beq.n	80038de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a33      	ldr	r2, [pc, #204]	; (8003980 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d013      	beq.n	80038de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a32      	ldr	r2, [pc, #200]	; (8003984 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d00e      	beq.n	80038de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a30      	ldr	r2, [pc, #192]	; (8003988 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d009      	beq.n	80038de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a2f      	ldr	r2, [pc, #188]	; (800398c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d004      	beq.n	80038de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a2d      	ldr	r2, [pc, #180]	; (8003990 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d101      	bne.n	80038e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80038de:	2301      	movs	r3, #1
 80038e0:	e000      	b.n	80038e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80038e2:	2300      	movs	r3, #0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d01a      	beq.n	800391e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	3b08      	subs	r3, #8
 80038f0:	4a28      	ldr	r2, [pc, #160]	; (8003994 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80038f2:	fba2 2303 	umull	r2, r3, r2, r3
 80038f6:	091b      	lsrs	r3, r3, #4
 80038f8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	4b26      	ldr	r3, [pc, #152]	; (8003998 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80038fe:	4413      	add	r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	461a      	mov	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a24      	ldr	r2, [pc, #144]	; (800399c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800390c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f003 031f 	and.w	r3, r3, #31
 8003914:	2201      	movs	r2, #1
 8003916:	409a      	lsls	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800391c:	e024      	b.n	8003968 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	b2db      	uxtb	r3, r3
 8003924:	3b10      	subs	r3, #16
 8003926:	4a1e      	ldr	r2, [pc, #120]	; (80039a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003928:	fba2 2303 	umull	r2, r3, r2, r3
 800392c:	091b      	lsrs	r3, r3, #4
 800392e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	4a1c      	ldr	r2, [pc, #112]	; (80039a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d806      	bhi.n	8003946 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	4a1b      	ldr	r2, [pc, #108]	; (80039a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d902      	bls.n	8003946 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	3308      	adds	r3, #8
 8003944:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	4b18      	ldr	r3, [pc, #96]	; (80039ac <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800394a:	4413      	add	r3, r2
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	461a      	mov	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a16      	ldr	r2, [pc, #88]	; (80039b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003958:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f003 031f 	and.w	r3, r3, #31
 8003960:	2201      	movs	r2, #1
 8003962:	409a      	lsls	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003968:	bf00      	nop
 800396a:	3714      	adds	r7, #20
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr
 8003974:	58025408 	.word	0x58025408
 8003978:	5802541c 	.word	0x5802541c
 800397c:	58025430 	.word	0x58025430
 8003980:	58025444 	.word	0x58025444
 8003984:	58025458 	.word	0x58025458
 8003988:	5802546c 	.word	0x5802546c
 800398c:	58025480 	.word	0x58025480
 8003990:	58025494 	.word	0x58025494
 8003994:	cccccccd 	.word	0xcccccccd
 8003998:	16009600 	.word	0x16009600
 800399c:	58025880 	.word	0x58025880
 80039a0:	aaaaaaab 	.word	0xaaaaaaab
 80039a4:	400204b8 	.word	0x400204b8
 80039a8:	4002040f 	.word	0x4002040f
 80039ac:	10008200 	.word	0x10008200
 80039b0:	40020880 	.word	0x40020880

080039b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d04a      	beq.n	8003a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2b08      	cmp	r3, #8
 80039ce:	d847      	bhi.n	8003a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a25      	ldr	r2, [pc, #148]	; (8003a6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d022      	beq.n	8003a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a24      	ldr	r2, [pc, #144]	; (8003a70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d01d      	beq.n	8003a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a22      	ldr	r2, [pc, #136]	; (8003a74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d018      	beq.n	8003a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a21      	ldr	r2, [pc, #132]	; (8003a78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d013      	beq.n	8003a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a1f      	ldr	r2, [pc, #124]	; (8003a7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d00e      	beq.n	8003a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a1e      	ldr	r2, [pc, #120]	; (8003a80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d009      	beq.n	8003a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a1c      	ldr	r2, [pc, #112]	; (8003a84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d004      	beq.n	8003a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a1b      	ldr	r2, [pc, #108]	; (8003a88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d101      	bne.n	8003a24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003a20:	2301      	movs	r3, #1
 8003a22:	e000      	b.n	8003a26 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003a24:	2300      	movs	r3, #0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00a      	beq.n	8003a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	4b17      	ldr	r3, [pc, #92]	; (8003a8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003a2e:	4413      	add	r3, r2
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	461a      	mov	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a15      	ldr	r2, [pc, #84]	; (8003a90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003a3c:	671a      	str	r2, [r3, #112]	; 0x70
 8003a3e:	e009      	b.n	8003a54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003a40:	68fa      	ldr	r2, [r7, #12]
 8003a42:	4b14      	ldr	r3, [pc, #80]	; (8003a94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003a44:	4413      	add	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	461a      	mov	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a11      	ldr	r2, [pc, #68]	; (8003a98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003a52:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	3b01      	subs	r3, #1
 8003a58:	2201      	movs	r2, #1
 8003a5a:	409a      	lsls	r2, r3
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8003a60:	bf00      	nop
 8003a62:	3714      	adds	r7, #20
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr
 8003a6c:	58025408 	.word	0x58025408
 8003a70:	5802541c 	.word	0x5802541c
 8003a74:	58025430 	.word	0x58025430
 8003a78:	58025444 	.word	0x58025444
 8003a7c:	58025458 	.word	0x58025458
 8003a80:	5802546c 	.word	0x5802546c
 8003a84:	58025480 	.word	0x58025480
 8003a88:	58025494 	.word	0x58025494
 8003a8c:	1600963f 	.word	0x1600963f
 8003a90:	58025940 	.word	0x58025940
 8003a94:	1000823f 	.word	0x1000823f
 8003a98:	40020940 	.word	0x40020940

08003a9c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d101      	bne.n	8003aae <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e0c6      	b.n	8003c3c <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d102      	bne.n	8003abc <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f006 fa7c 	bl	8009fb4 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2223      	movs	r2, #35	; 0x23
 8003ac0:	655a      	str	r2, [r3, #84]	; 0x54

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ac2:	4b60      	ldr	r3, [pc, #384]	; (8003c44 <HAL_ETH_Init+0x1a8>)
 8003ac4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003ac8:	4a5e      	ldr	r2, [pc, #376]	; (8003c44 <HAL_ETH_Init+0x1a8>)
 8003aca:	f043 0302 	orr.w	r3, r3, #2
 8003ace:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003ad2:	4b5c      	ldr	r3, [pc, #368]	; (8003c44 <HAL_ETH_Init+0x1a8>)
 8003ad4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003ad8:	f003 0302 	and.w	r3, r3, #2
 8003adc:	60bb      	str	r3, [r7, #8]
 8003ade:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	7a1b      	ldrb	r3, [r3, #8]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d103      	bne.n	8003af0 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8003ae8:	2000      	movs	r0, #0
 8003aea:	f7fd ff51 	bl	8001990 <HAL_SYSCFG_ETHInterfaceSelect>
 8003aee:	e003      	b.n	8003af8 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003af0:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003af4:	f7fd ff4c 	bl	8001990 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f042 0201 	orr.w	r2, r2, #1
 8003b0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b0e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b10:	f7fd ff26 	bl	8001960 <HAL_GetTick>
 8003b14:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003b16:	e00f      	b.n	8003b38 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8003b18:	f7fd ff22 	bl	8001960 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003b26:	d907      	bls.n	8003b38 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2204      	movs	r2, #4
 8003b2c:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	22e0      	movs	r2, #224	; 0xe0
 8003b32:	655a      	str	r2, [r3, #84]	; 0x54
      /* Return Error */
      return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e081      	b.n	8003c3c <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1e6      	bne.n	8003b18 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f001 fae8 	bl	8005120 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003b50:	f002 ffee 	bl	8006b30 <HAL_RCC_GetHCLKFreq>
 8003b54:	4602      	mov	r2, r0
 8003b56:	4b3c      	ldr	r3, [pc, #240]	; (8003c48 <HAL_ETH_Init+0x1ac>)
 8003b58:	fba3 2302 	umull	r2, r3, r3, r2
 8003b5c:	0c9a      	lsrs	r2, r3, #18
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	3a01      	subs	r2, #1
 8003b64:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f001 fa3b 	bl	8004fe4 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003b84:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8003b88:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	f003 0303 	and.w	r3, r3, #3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d007      	beq.n	8003ba6 <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2201      	movs	r2, #1
 8003b9a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	22e0      	movs	r2, #224	; 0xe0
 8003ba0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Return Error */
    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e04a      	b.n	8003c3c <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	f241 1308 	movw	r3, #4360	; 0x1108
 8003bae:	4413      	add	r3, r2
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	4b26      	ldr	r3, [pc, #152]	; (8003c4c <HAL_ETH_Init+0x1b0>)
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	6952      	ldr	r2, [r2, #20]
 8003bba:	0052      	lsls	r2, r2, #1
 8003bbc:	6879      	ldr	r1, [r7, #4]
 8003bbe:	6809      	ldr	r1, [r1, #0]
 8003bc0:	431a      	orrs	r2, r3
 8003bc2:	f241 1308 	movw	r3, #4360	; 0x1108
 8003bc6:	440b      	add	r3, r1
 8003bc8:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f001 fb00 	bl	80051d0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f001 fb44 	bl	800525e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	3305      	adds	r3, #5
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	021a      	lsls	r2, r3, #8
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	3304      	adds	r3, #4
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	4619      	mov	r1, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	3303      	adds	r3, #3
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	061a      	lsls	r2, r3, #24
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	3302      	adds	r3, #2
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	041b      	lsls	r3, r3, #16
 8003c08:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	3301      	adds	r3, #1
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003c14:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003c22:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003c24:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	65da      	str	r2, [r3, #92]	; 0x5c
  heth->gState = HAL_ETH_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2210      	movs	r2, #16
 8003c32:	655a      	str	r2, [r3, #84]	; 0x54
  heth->RxState = HAL_ETH_STATE_READY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2210      	movs	r2, #16
 8003c38:	659a      	str	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3710      	adds	r7, #16
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	58024400 	.word	0x58024400
 8003c48:	431bde83 	.word	0x431bde83
 8003c4c:	ffff8001 	.word	0xffff8001

08003c50 <HAL_ETH_DescAssignMemory>:
  * @param  pBuffer1: address of buffer 1
  * @param  pBuffer2: address of buffer 2 if available
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DescAssignMemory(ETH_HandleTypeDef *heth, uint32_t Index, uint8_t *pBuffer1, uint8_t *pBuffer2)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b087      	sub	sp, #28
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
 8003c5c:	603b      	str	r3, [r7, #0]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[Index];
 8003c5e:	68fa      	ldr	r2, [r7, #12]
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	330a      	adds	r3, #10
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	4413      	add	r3, r2
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	617b      	str	r3, [r7, #20]

  if((pBuffer1 == NULL) || (Index >= (uint32_t)ETH_RX_DESC_CNT))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d002      	beq.n	8003c78 <HAL_ETH_DescAssignMemory+0x28>
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	2b03      	cmp	r3, #3
 8003c76:	d904      	bls.n	8003c82 <HAL_ETH_DescAssignMemory+0x32>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Return Error */
    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e021      	b.n	8003cc6 <HAL_ETH_DescAssignMemory+0x76>
  }

  /* write buffer address to RDES0 */
  WRITE_REG(dmarxdesc->DESC0, (uint32_t)pBuffer1);
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	601a      	str	r2, [r3, #0]
  /* store buffer address */
  WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)pBuffer1);
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	611a      	str	r2, [r3, #16]
  /* set buffer address valid bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	60da      	str	r2, [r3, #12]

  if(pBuffer2 != NULL)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00b      	beq.n	8003cb8 <HAL_ETH_DescAssignMemory+0x68>
  {
    /* write buffer 2 address to RDES1 */
    WRITE_REG(dmarxdesc->DESC2, (uint32_t)pBuffer2);
 8003ca0:	683a      	ldr	r2, [r7, #0]
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	609a      	str	r2, [r3, #8]
     /* store buffer 2 address */
    WRITE_REG(dmarxdesc->BackupAddr1, (uint32_t)pBuffer2);
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	615a      	str	r2, [r3, #20]
    /* set buffer 2 address valid bit to RDES3 */
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	60da      	str	r2, [r3, #12]
  }
  /* set OWN bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	371c      	adds	r7, #28
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr

08003cd2 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8003cd2:	b480      	push	{r7}
 8003cd4:	b085      	sub	sp, #20
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  uint32_t descindex;

  ETH_DMADescTypeDef *dmarxdesc;

  if(heth->gState == HAL_ETH_STATE_READY)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cde:	2b10      	cmp	r3, #16
 8003ce0:	d174      	bne.n	8003dcc <HAL_ETH_Start_IT+0xfa>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2223      	movs	r2, #35	; 0x23
 8003ce6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set IOC bit to all Rx descriptors */
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003ce8:	2300      	movs	r3, #0
 8003cea:	60fb      	str	r3, [r7, #12]
 8003cec:	e00f      	b.n	8003d0e <HAL_ETH_Start_IT+0x3c>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	330a      	adds	r3, #10
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	4413      	add	r3, r2
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	60bb      	str	r3, [r7, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	60da      	str	r2, [r3, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	60fb      	str	r3, [r7, #12]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2b03      	cmp	r3, #3
 8003d12:	d9ec      	bls.n	8003cee <HAL_ETH_Start_IT+0x1c>
    }

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f042 0202 	orr.w	r2, r2, #2
 8003d28:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f042 0201 	orr.w	r2, r2, #1
 8003d38:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f042 0201 	orr.w	r2, r2, #1
 8003d4a:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	f241 1304 	movw	r3, #4356	; 0x1104
 8003d56:	4413      	add	r3, r2
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	6811      	ldr	r1, [r2, #0]
 8003d5e:	f043 0201 	orr.w	r2, r3, #1
 8003d62:	f241 1304 	movw	r3, #4356	; 0x1104
 8003d66:	440b      	add	r3, r1
 8003d68:	601a      	str	r2, [r3, #0]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	f241 1308 	movw	r3, #4360	; 0x1108
 8003d72:	4413      	add	r3, r2
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	6811      	ldr	r1, [r2, #0]
 8003d7a:	f043 0201 	orr.w	r2, r3, #1
 8003d7e:	f241 1308 	movw	r3, #4360	; 0x1108
 8003d82:	440b      	add	r3, r1
 8003d84:	601a      	str	r2, [r3, #0]

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f442 7281 	orr.w	r2, r2, #258	; 0x102
 8003d98:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8003d9c:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	f241 1334 	movw	r3, #4404	; 0x1134
 8003da6:	4413      	add	r3, r2
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	6811      	ldr	r1, [r2, #0]
 8003dae:	f24d 0241 	movw	r2, #53313	; 0xd041
 8003db2:	431a      	orrs	r2, r3
 8003db4:	f241 1334 	movw	r3, #4404	; 0x1134
 8003db8:	440b      	add	r3, r1
 8003dba:	601a      	str	r2, [r3, #0]
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE));

    heth->gState = HAL_ETH_STATE_READY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2210      	movs	r2, #16
 8003dc0:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2222      	movs	r2, #34	; 0x22
 8003dc6:	659a      	str	r2, [r3, #88]	; 0x58

    return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	e000      	b.n	8003dce <HAL_ETH_Start_IT+0xfc>
  }
  else
  {
    return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
  }
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3714      	adds	r7, #20
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
	...

08003ddc <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b085      	sub	sp, #20
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if(heth->gState != HAL_ETH_STATE_RESET)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d067      	beq.n	8003ebc <HAL_ETH_Stop_IT+0xe0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2223      	movs	r2, #35	; 0x23
 8003df0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Disable intrrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	f241 1334 	movw	r3, #4404	; 0x1134
 8003dfa:	4413      	add	r3, r2
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	6811      	ldr	r1, [r2, #0]
 8003e02:	4a32      	ldr	r2, [pc, #200]	; (8003ecc <HAL_ETH_Stop_IT+0xf0>)
 8003e04:	401a      	ands	r2, r3
 8003e06:	f241 1334 	movw	r3, #4404	; 0x1134
 8003e0a:	440b      	add	r3, r1
 8003e0c:	601a      	str	r2, [r3, #0]
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	f241 1304 	movw	r3, #4356	; 0x1104
 8003e16:	4413      	add	r3, r2
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6811      	ldr	r1, [r2, #0]
 8003e1e:	f023 0201 	bic.w	r2, r3, #1
 8003e22:	f241 1304 	movw	r3, #4356	; 0x1104
 8003e26:	440b      	add	r3, r1
 8003e28:	601a      	str	r2, [r3, #0]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	f241 1308 	movw	r3, #4360	; 0x1108
 8003e32:	4413      	add	r3, r2
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	6811      	ldr	r1, [r2, #0]
 8003e3a:	f023 0201 	bic.w	r2, r3, #1
 8003e3e:	f241 1308 	movw	r3, #4360	; 0x1108
 8003e42:	440b      	add	r3, r1
 8003e44:	601a      	str	r2, [r3, #0]

    /* Disable the MAC reception */
    CLEAR_BIT( heth->Instance->MACCR, ETH_MACCR_RE);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0201 	bic.w	r2, r2, #1
 8003e54:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f042 0201 	orr.w	r2, r2, #1
 8003e66:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f022 0202 	bic.w	r2, r2, #2
 8003e78:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	60fb      	str	r3, [r7, #12]
 8003e7e:	e00f      	b.n	8003ea0 <HAL_ETH_Stop_IT+0xc4>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	330a      	adds	r3, #10
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	4413      	add	r3, r2
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	60da      	str	r2, [r3, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	60fb      	str	r3, [r7, #12]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2b03      	cmp	r3, #3
 8003ea4:	d9ec      	bls.n	8003e80 <HAL_ETH_Stop_IT+0xa4>
    }

    heth->RxDescList.ItMode = 0U;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	64da      	str	r2, [r3, #76]	; 0x4c

    heth->gState = HAL_ETH_STATE_READY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2210      	movs	r2, #16
 8003eb0:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_READY;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2210      	movs	r2, #16
 8003eb6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Return function status */
    return HAL_OK;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	e000      	b.n	8003ebe <HAL_ETH_Stop_IT+0xe2>
  }
  else
  {
    return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
  }
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3714      	adds	r7, #20
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop
 8003ecc:	ffff2fbe 	.word	0xffff2fbe

08003ed0 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b086      	sub	sp, #24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  const ETH_DMADescTypeDef *dmatxdesc;

  if(pTxConfig == NULL)
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d107      	bne.n	8003ef2 <HAL_ETH_Transmit+0x22>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ee6:	f043 0201 	orr.w	r2, r3, #1
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e073      	b.n	8003fda <HAL_ETH_Transmit+0x10a>
  }

  if(heth->gState == HAL_ETH_STATE_READY)
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef6:	2b10      	cmp	r3, #16
 8003ef8:	d16e      	bne.n	8003fd8 <HAL_ETH_Transmit+0x108>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8003efa:	2200      	movs	r2, #0
 8003efc:	68b9      	ldr	r1, [r7, #8]
 8003efe:	68f8      	ldr	r0, [r7, #12]
 8003f00:	f001 fa0a 	bl	8005318 <ETH_Prepare_Tx_Descriptors>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d007      	beq.n	8003f1a <HAL_ETH_Transmit+0x4a>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f0e:	f043 0202 	orr.w	r2, r3, #2
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e05f      	b.n	8003fda <HAL_ETH_Transmit+0x10a>
    }

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	3206      	adds	r2, #6
 8003f22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f26:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f2c:	1c5a      	adds	r2, r3, #1
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	629a      	str	r2, [r3, #40]	; 0x28
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f36:	2b03      	cmp	r3, #3
 8003f38:	d904      	bls.n	8003f44 <HAL_ETH_Transmit+0x74>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3e:	1f1a      	subs	r2, r3, #4
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	3106      	adds	r1, #6
 8003f50:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8003f54:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8003f58:	601a      	str	r2, [r3, #0]

    tickstart = HAL_GetTick();
 8003f5a:	f7fd fd01 	bl	8001960 <HAL_GetTick>
 8003f5e:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occured */
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8003f60:	e034      	b.n	8003fcc <HAL_ETH_Transmit+0xfc>
    {
      if((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d011      	beq.n	8003f98 <HAL_ETH_Transmit+0xc8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f78:	f043 0208 	orr.w	r2, r3, #8
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	65da      	str	r2, [r3, #92]	; 0x5c
        heth->DMAErrorCode = heth->Instance->DMACSR;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	661a      	str	r2, [r3, #96]	; 0x60
        /* Set ETH HAL State to Ready */
        heth->gState = HAL_ETH_STATE_ERROR;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	22e0      	movs	r2, #224	; 0xe0
 8003f92:	655a      	str	r2, [r3, #84]	; 0x54
        /* Return function status */
        return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e020      	b.n	8003fda <HAL_ETH_Transmit+0x10a>
      }

      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f9e:	d015      	beq.n	8003fcc <HAL_ETH_Transmit+0xfc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 8003fa0:	f7fd fcde 	bl	8001960 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d302      	bcc.n	8003fb6 <HAL_ETH_Transmit+0xe6>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d10a      	bne.n	8003fcc <HAL_ETH_Transmit+0xfc>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fba:	f043 0204 	orr.w	r2, r3, #4
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	65da      	str	r2, [r3, #92]	; 0x5c
          heth->gState = HAL_ETH_STATE_ERROR;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	22e0      	movs	r2, #224	; 0xe0
 8003fc6:	655a      	str	r2, [r3, #84]	; 0x54
          return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e006      	b.n	8003fda <HAL_ETH_Transmit+0x10a>
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	dbc6      	blt.n	8003f62 <HAL_ETH_Transmit+0x92>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	e000      	b.n	8003fda <HAL_ETH_Transmit+0x10a>
  }
  else
  {
    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
  }
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3718      	adds	r7, #24
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}

08003fe2 <HAL_ETH_IsRxDataAvailable>:
  *         the configuration information for ETHERNET module
  * @retval  1: A Packet is received
  *          0: no Packet received
  */
uint8_t HAL_ETH_IsRxDataAvailable(ETH_HandleTypeDef *heth)
{
 8003fe2:	b480      	push	{r7}
 8003fe4:	b089      	sub	sp, #36	; 0x24
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	332c      	adds	r3, #44	; 0x2c
 8003fee:	60bb      	str	r3, [r7, #8]
  uint32_t descidx = dmarxdesclist->CurRxDesc;
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	61fb      	str	r3, [r7, #28]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	69fa      	ldr	r2, [r7, #28]
 8003ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ffe:	61bb      	str	r3, [r7, #24]
  uint32_t descscancnt = 0;
 8004000:	2300      	movs	r3, #0
 8004002:	617b      	str	r3, [r7, #20]
  uint32_t appdesccnt = 0, firstappdescidx = 0;
 8004004:	2300      	movs	r3, #0
 8004006:	613b      	str	r3, [r7, #16]
 8004008:	2300      	movs	r3, #0
 800400a:	60fb      	str	r3, [r7, #12]

  if(dmarxdesclist->AppDescNbr != 0U)
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	699b      	ldr	r3, [r3, #24]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d06b      	beq.n	80040ec <HAL_ETH_IsRxDataAvailable+0x10a>
  {
    /* data already received by not yet processed*/
    return 0;
 8004014:	2300      	movs	r3, #0
 8004016:	e0ce      	b.n	80041b6 <HAL_ETH_IsRxDataAvailable+0x1d4>
  }

  /* Check if descriptor is not owned by DMA */
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
  {
    descscancnt++;
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	3301      	adds	r3, #1
 800401c:	617b      	str	r3, [r7, #20]

    /* Check if last descriptor */
    if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d036      	beq.n	8004098 <HAL_ETH_IsRxDataAvailable+0xb6>
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	3301      	adds	r3, #1
 800402e:	613b      	str	r3, [r7, #16]

      if(appdesccnt == 1U)
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d101      	bne.n	800403a <HAL_ETH_IsRxDataAvailable+0x58>
      {
        WRITE_REG(firstappdescidx, descidx);
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	60fb      	str	r3, [r7, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	3301      	adds	r3, #1
 800403e:	61fb      	str	r3, [r7, #28]
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	2b03      	cmp	r3, #3
 8004044:	d902      	bls.n	800404c <HAL_ETH_IsRxDataAvailable+0x6a>
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	3b04      	subs	r3, #4
 800404a:	61fb      	str	r3, [r7, #28]

      /* Check for Context descriptor */
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	69fa      	ldr	r2, [r7, #28]
 8004050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004054:	61bb      	str	r3, [r7, #24]

      if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_OWN)  == (uint32_t)RESET)
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	2b00      	cmp	r3, #0
 800405c:	db11      	blt.n	8004082 <HAL_ETH_IsRxDataAvailable+0xa0>
      {
        if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00b      	beq.n	8004082 <HAL_ETH_IsRxDataAvailable+0xa0>
        {
          /* Increment the number of descriptors to be passed to the application */
          dmarxdesclist->AppContextDesc = 1;
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	2201      	movs	r2, #1
 800406e:	61da      	str	r2, [r3, #28]
          /* Increment current rx descriptor index */
          INCR_RX_DESC_INDEX(descidx, 1U);
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	3301      	adds	r3, #1
 8004074:	61fb      	str	r3, [r7, #28]
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	2b03      	cmp	r3, #3
 800407a:	d902      	bls.n	8004082 <HAL_ETH_IsRxDataAvailable+0xa0>
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	3b04      	subs	r3, #4
 8004080:	61fb      	str	r3, [r7, #28]
        }
      }
      /* Fill information to Rx descriptors list */
      dmarxdesclist->CurRxDesc = descidx;
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	69fa      	ldr	r2, [r7, #28]
 8004086:	611a      	str	r2, [r3, #16]
      dmarxdesclist->FirstAppDesc = firstappdescidx;
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	615a      	str	r2, [r3, #20]
      dmarxdesclist->AppDescNbr = appdesccnt;
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	619a      	str	r2, [r3, #24]

      /* Return function status */
      return 1;
 8004094:	2301      	movs	r3, #1
 8004096:	e08e      	b.n	80041b6 <HAL_ETH_IsRxDataAvailable+0x1d4>
    }
    /* Check if first descriptor */
    else if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d012      	beq.n	80040ca <HAL_ETH_IsRxDataAvailable+0xe8>
    {
      WRITE_REG(firstappdescidx, descidx);
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	60fb      	str	r3, [r7, #12]
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt = 1U;
 80040a8:	2301      	movs	r3, #1
 80040aa:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	3301      	adds	r3, #1
 80040b0:	61fb      	str	r3, [r7, #28]
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	2b03      	cmp	r3, #3
 80040b6:	d902      	bls.n	80040be <HAL_ETH_IsRxDataAvailable+0xdc>
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	3b04      	subs	r3, #4
 80040bc:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	69fa      	ldr	r2, [r7, #28]
 80040c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040c6:	61bb      	str	r3, [r7, #24]
 80040c8:	e010      	b.n	80040ec <HAL_ETH_IsRxDataAvailable+0x10a>
    }
    /* It should be an intermediate descriptor */
    else
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	3301      	adds	r3, #1
 80040ce:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	3301      	adds	r3, #1
 80040d4:	61fb      	str	r3, [r7, #28]
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	2b03      	cmp	r3, #3
 80040da:	d902      	bls.n	80040e2 <HAL_ETH_IsRxDataAvailable+0x100>
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	3b04      	subs	r3, #4
 80040e0:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	69fa      	ldr	r2, [r7, #28]
 80040e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040ea:	61bb      	str	r3, [r7, #24]
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	db02      	blt.n	80040fa <HAL_ETH_IsRxDataAvailable+0x118>
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	2b03      	cmp	r3, #3
 80040f8:	d98e      	bls.n	8004018 <HAL_ETH_IsRxDataAvailable+0x36>
    }
  }

  /* Build Descriptors if an incomplete Packet is received */
  if(appdesccnt > 0U)
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d056      	beq.n	80041ae <HAL_ETH_IsRxDataAvailable+0x1cc>
  {
    dmarxdesclist->CurRxDesc = descidx;
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	69fa      	ldr	r2, [r7, #28]
 8004104:	611a      	str	r2, [r3, #16]
    dmarxdesclist->FirstAppDesc = firstappdescidx;
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	615a      	str	r2, [r3, #20]
    descidx = firstappdescidx;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	61fb      	str	r3, [r7, #28]
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	69fa      	ldr	r2, [r7, #28]
 8004114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004118:	61bb      	str	r3, [r7, #24]

    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 800411a:	2300      	movs	r3, #0
 800411c:	617b      	str	r3, [r7, #20]
 800411e:	e03b      	b.n	8004198 <HAL_ETH_IsRxDataAvailable+0x1b6>
    {
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	691a      	ldr	r2, [r3, #16]
 8004124:	69bb      	ldr	r3, [r7, #24]
 8004126:	601a      	str	r2, [r3, #0]
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800412e:	60da      	str	r2, [r3, #12]

      if (READ_REG(dmarxdesc->BackupAddr1) != ((uint32_t)RESET))
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	695b      	ldr	r3, [r3, #20]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d009      	beq.n	800414c <HAL_ETH_IsRxDataAvailable+0x16a>
      {
        WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	695a      	ldr	r2, [r3, #20]
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	609a      	str	r2, [r3, #8]
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	60da      	str	r2, [r3, #12]
      }

      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 800414c:	69bb      	ldr	r3, [r7, #24]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	60da      	str	r2, [r3, #12]

      if(dmarxdesclist->ItMode != ((uint32_t)RESET))
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	6a1b      	ldr	r3, [r3, #32]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d005      	beq.n	800416c <HAL_ETH_IsRxDataAvailable+0x18a>
      {
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	60da      	str	r2, [r3, #12]
      }
      if(descscancnt < (appdesccnt - 1U))
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	3b01      	subs	r3, #1
 8004170:	697a      	ldr	r2, [r7, #20]
 8004172:	429a      	cmp	r2, r3
 8004174:	d20d      	bcs.n	8004192 <HAL_ETH_IsRxDataAvailable+0x1b0>
      {
        /* Increment rx descriptor index */
        INCR_RX_DESC_INDEX(descidx, 1U);
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	3301      	adds	r3, #1
 800417a:	61fb      	str	r3, [r7, #28]
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	2b03      	cmp	r3, #3
 8004180:	d902      	bls.n	8004188 <HAL_ETH_IsRxDataAvailable+0x1a6>
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	3b04      	subs	r3, #4
 8004186:	61fb      	str	r3, [r7, #28]
        /* Get descriptor address */
        dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	69fa      	ldr	r2, [r7, #28]
 800418c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004190:	61bb      	str	r3, [r7, #24]
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	3301      	adds	r3, #1
 8004196:	617b      	str	r3, [r7, #20]
 8004198:	697a      	ldr	r2, [r7, #20]
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	429a      	cmp	r2, r3
 800419e:	d3bf      	bcc.n	8004120 <HAL_ETH_IsRxDataAvailable+0x13e>
      }
    }

    /* Set the Tail pointer address to the last rx descriptor hold by the app */
    WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6819      	ldr	r1, [r3, #0]
 80041a4:	69ba      	ldr	r2, [r7, #24]
 80041a6:	f241 1328 	movw	r3, #4392	; 0x1128
 80041aa:	440b      	add	r3, r1
 80041ac:	601a      	str	r2, [r3, #0]
  }

  /* Fill information to Rx descriptors list: No received Packet */
  dmarxdesclist->AppDescNbr = 0U;
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	2200      	movs	r2, #0
 80041b2:	619a      	str	r2, [r3, #24]

  return 0;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3724      	adds	r7, #36	; 0x24
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr

080041c2 <HAL_ETH_GetRxDataBuffer>:
  *         the configuration information for ETHERNET module
  * @param  RxBuffer: Pointer to a ETH_BufferTypeDef structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataBuffer(ETH_HandleTypeDef *heth, ETH_BufferTypeDef *RxBuffer)
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b08a      	sub	sp, #40	; 0x28
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
 80041ca:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	332c      	adds	r3, #44	; 0x2c
 80041d0:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	695b      	ldr	r3, [r3, #20]
 80041d6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t index, accumulatedlen = 0, lastdesclen;
 80041d8:	2300      	movs	r3, #0
 80041da:	61fb      	str	r3, [r7, #28]
  __IO const ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041e4:	61bb      	str	r3, [r7, #24]
  ETH_BufferTypeDef *rxbuff = RxBuffer;
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	617b      	str	r3, [r7, #20]

  if(rxbuff == NULL)
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d104      	bne.n	80041fa <HAL_ETH_GetRxDataBuffer+0x38>
  {
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e07d      	b.n	80042f6 <HAL_ETH_GetRxDataBuffer+0x134>
  }

  if(dmarxdesclist->AppDescNbr == 0U)
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10f      	bne.n	8004222 <HAL_ETH_GetRxDataBuffer+0x60>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f7ff feed 	bl	8003fe2 <HAL_ETH_IsRxDataAvailable>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <HAL_ETH_GetRxDataBuffer+0x50>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e071      	b.n	80042f6 <HAL_ETH_GetRxDataBuffer+0x134>
    }
    else
    {
      descidx = dmarxdesclist->FirstAppDesc;
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	627b      	str	r3, [r7, #36]	; 0x24
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800421c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004220:	61bb      	str	r3, [r7, #24]
    }
  }

  /* Get intermediate descriptors buffers: in case of the Packet is splitted into multi descriptors */
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 8004222:	2300      	movs	r3, #0
 8004224:	623b      	str	r3, [r7, #32]
 8004226:	e031      	b.n	800428c <HAL_ETH_GetRxDataBuffer+0xca>
  {
    /* Get Address and length of the first buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	461a      	mov	r2, r3
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	601a      	str	r2, [r3, #0]
    rxbuff->len =  heth->Init.RxBuffLen;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	695a      	ldr	r2, [r3, #20]
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	605a      	str	r2, [r3, #4]

    /* Check if the second buffer address of this descriptor is valid */
    if(dmarxdesc->BackupAddr1 != 0U)
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00b      	beq.n	800425a <HAL_ETH_GetRxDataBuffer+0x98>
    {
      /* Point to next buffer */
      rxbuff = rxbuff->next;
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	617b      	str	r3, [r7, #20]
      /* Get Address and length of the second buffer address */
      rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	461a      	mov	r2, r3
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	601a      	str	r2, [r3, #0]
      rxbuff->len =  heth->Init.RxBuffLen;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	695a      	ldr	r2, [r3, #20]
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	605a      	str	r2, [r3, #4]
    {
      /* Nothing to do here */
    }

    /* get total length until this descriptor */
    accumulatedlen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004262:	61fb      	str	r3, [r7, #28]

    /* Increment to next descriptor */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8004264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004266:	3301      	adds	r3, #1
 8004268:	627b      	str	r3, [r7, #36]	; 0x24
 800426a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426c:	2b03      	cmp	r3, #3
 800426e:	d902      	bls.n	8004276 <HAL_ETH_GetRxDataBuffer+0xb4>
 8004270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004272:	3b04      	subs	r3, #4
 8004274:	627b      	str	r3, [r7, #36]	; 0x24
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800427a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800427e:	61bb      	str	r3, [r7, #24]

    /* Point to next buffer */
    rxbuff = rxbuff->next;
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	617b      	str	r3, [r7, #20]
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 8004286:	6a3b      	ldr	r3, [r7, #32]
 8004288:	3301      	adds	r3, #1
 800428a:	623b      	str	r3, [r7, #32]
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	699b      	ldr	r3, [r3, #24]
 8004290:	3b01      	subs	r3, #1
 8004292:	6a3a      	ldr	r2, [r7, #32]
 8004294:	429a      	cmp	r2, r3
 8004296:	d3c7      	bcc.n	8004228 <HAL_ETH_GetRxDataBuffer+0x66>
  }

  /* last descriptor data length */
  lastdesclen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - accumulatedlen;
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	60fb      	str	r3, [r7, #12]

  /* Get Address of the first buffer address */
  rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	461a      	mov	r2, r3
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	601a      	str	r2, [r3, #0]

  /* data is in only one buffer */
  if(lastdesclen <= heth->Init.RxBuffLen)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	695b      	ldr	r3, [r3, #20]
 80042b4:	68fa      	ldr	r2, [r7, #12]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d803      	bhi.n	80042c2 <HAL_ETH_GetRxDataBuffer+0x100>
  {
    rxbuff->len = lastdesclen;
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	605a      	str	r2, [r3, #4]
 80042c0:	e018      	b.n	80042f4 <HAL_ETH_GetRxDataBuffer+0x132>
  }
  /* data is in two buffers */
  else if(dmarxdesc->BackupAddr1 != 0U)
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d012      	beq.n	80042f0 <HAL_ETH_GetRxDataBuffer+0x12e>
  {
    /* Get the Length of the first buffer address */
    rxbuff->len = heth->Init.RxBuffLen;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	695a      	ldr	r2, [r3, #20]
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	605a      	str	r2, [r3, #4]
    /* Point to next buffer */
    rxbuff = rxbuff->next;
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	617b      	str	r3, [r7, #20]
    /* Get the Address the Length of the second buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 80042d8:	69bb      	ldr	r3, [r7, #24]
 80042da:	695b      	ldr	r3, [r3, #20]
 80042dc:	461a      	mov	r2, r3
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	601a      	str	r2, [r3, #0]
    rxbuff->len =  lastdesclen - (heth->Init.RxBuffLen);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	695b      	ldr	r3, [r3, #20]
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	1ad2      	subs	r2, r2, r3
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	605a      	str	r2, [r3, #4]
 80042ee:	e001      	b.n	80042f4 <HAL_ETH_GetRxDataBuffer+0x132>
  }
  else /* Buffer 2 not valid*/
  {
    return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e000      	b.n	80042f6 <HAL_ETH_GetRxDataBuffer+0x134>
  }

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3728      	adds	r7, #40	; 0x28
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <HAL_ETH_GetRxDataLength>:
  *         the configuration information for ETHERNET module
  * @param  Length: parameter to hold Rx packet length
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataLength(ETH_HandleTypeDef *heth, uint32_t *Length)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b086      	sub	sp, #24
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
 8004306:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	332c      	adds	r3, #44	; 0x2c
 800430c:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	695b      	ldr	r3, [r3, #20]
 8004312:	617b      	str	r3, [r7, #20]
  __IO const ETH_DMADescTypeDef *dmarxdesc;

  if(dmarxdesclist->AppDescNbr == 0U)
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	699b      	ldr	r3, [r3, #24]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d107      	bne.n	800432c <HAL_ETH_GetRxDataLength+0x2e>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f7ff fe60 	bl	8003fe2 <HAL_ETH_IsRxDataAvailable>
 8004322:	4603      	mov	r3, r0
 8004324:	2b00      	cmp	r3, #0
 8004326:	d101      	bne.n	800432c <HAL_ETH_GetRxDataLength+0x2e>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e017      	b.n	800435c <HAL_ETH_GetRxDataLength+0x5e>
    }
  }

  /* Get index of last descriptor */
  INCR_RX_DESC_INDEX(descidx, (dmarxdesclist->AppDescNbr - 1U));
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	699a      	ldr	r2, [r3, #24]
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	4413      	add	r3, r2
 8004334:	3b01      	subs	r3, #1
 8004336:	617b      	str	r3, [r7, #20]
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	2b03      	cmp	r3, #3
 800433c:	d902      	bls.n	8004344 <HAL_ETH_GetRxDataLength+0x46>
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	3b04      	subs	r3, #4
 8004342:	617b      	str	r3, [r7, #20]
  /* Point to last descriptor */
  dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	697a      	ldr	r2, [r7, #20]
 8004348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800434c:	60fb      	str	r3, [r7, #12]

  *Length = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	4618      	mov	r0, r3
 800435e:	3718      	adds	r7, #24
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}

08004364 <HAL_ETH_BuildRxDescriptors>:
* @param  heth: pointer to a ETH_HandleTypeDef structure that contains
*         the configuration information for ETHERNET module
* @retval HAL status.
*/
HAL_StatusTypeDef HAL_ETH_BuildRxDescriptors(ETH_HandleTypeDef *heth)
{
 8004364:	b480      	push	{r7}
 8004366:	b089      	sub	sp, #36	; 0x24
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	332c      	adds	r3, #44	; 0x2c
 8004370:	60fb      	str	r3, [r7, #12]
  uint32_t descindex = dmarxdesclist->FirstAppDesc;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	69fa      	ldr	r2, [r7, #28]
 800437c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004380:	61bb      	str	r3, [r7, #24]
  uint32_t totalappdescnbr = dmarxdesclist->AppDescNbr;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	617b      	str	r3, [r7, #20]
  uint32_t descscan;

  if(dmarxdesclist->AppDescNbr == 0U)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d101      	bne.n	8004394 <HAL_ETH_BuildRxDescriptors+0x30>
  {
    /* No Rx descriptors to build */
    return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e057      	b.n	8004444 <HAL_ETH_BuildRxDescriptors+0xe0>
  }

  if(dmarxdesclist->AppContextDesc != 0U)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	69db      	ldr	r3, [r3, #28]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d002      	beq.n	80043a2 <HAL_ETH_BuildRxDescriptors+0x3e>
  {
    /* A context descriptor is available */
    totalappdescnbr += 1U;
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	3301      	adds	r3, #1
 80043a0:	617b      	str	r3, [r7, #20]
  }

  for(descscan =0; descscan < totalappdescnbr; descscan++)
 80043a2:	2300      	movs	r3, #0
 80043a4:	613b      	str	r3, [r7, #16]
 80043a6:	e03b      	b.n	8004420 <HAL_ETH_BuildRxDescriptors+0xbc>
  {
    WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	691a      	ldr	r2, [r3, #16]
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80043b6:	60da      	str	r2, [r3, #12]

    if (READ_REG(dmarxdesc->BackupAddr1) != 0U)
 80043b8:	69bb      	ldr	r3, [r7, #24]
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d009      	beq.n	80043d4 <HAL_ETH_BuildRxDescriptors+0x70>
    {
      WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	695a      	ldr	r2, [r3, #20]
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	609a      	str	r2, [r3, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	60da      	str	r2, [r3, #12]
    }

    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	60da      	str	r2, [r3, #12]

    if(dmarxdesclist->ItMode != 0U)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6a1b      	ldr	r3, [r3, #32]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d005      	beq.n	80043f4 <HAL_ETH_BuildRxDescriptors+0x90>
    {
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	60da      	str	r2, [r3, #12]
    }

    if(descscan < (totalappdescnbr - 1U))
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	3b01      	subs	r3, #1
 80043f8:	693a      	ldr	r2, [r7, #16]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d20d      	bcs.n	800441a <HAL_ETH_BuildRxDescriptors+0xb6>
    {
      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descindex, 1U);
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	3301      	adds	r3, #1
 8004402:	61fb      	str	r3, [r7, #28]
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	2b03      	cmp	r3, #3
 8004408:	d902      	bls.n	8004410 <HAL_ETH_BuildRxDescriptors+0xac>
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	3b04      	subs	r3, #4
 800440e:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	69fa      	ldr	r2, [r7, #28]
 8004414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004418:	61bb      	str	r3, [r7, #24]
  for(descscan =0; descscan < totalappdescnbr; descscan++)
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	3301      	adds	r3, #1
 800441e:	613b      	str	r3, [r7, #16]
 8004420:	693a      	ldr	r2, [r7, #16]
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	429a      	cmp	r2, r3
 8004426:	d3bf      	bcc.n	80043a8 <HAL_ETH_BuildRxDescriptors+0x44>
    }
  }

  /* Set the Tail pointer address to the last rx descriptor hold by the app */
  WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6819      	ldr	r1, [r3, #0]
 800442c:	69ba      	ldr	r2, [r7, #24]
 800442e:	f241 1328 	movw	r3, #4392	; 0x1128
 8004432:	440b      	add	r3, r1
 8004434:	601a      	str	r2, [r3, #0]

  /* reset the Application desc number */
  WRITE_REG(dmarxdesclist->AppDescNbr, 0);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	619a      	str	r2, [r3, #24]

  /*  reset the application context descriptor */
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	649a      	str	r2, [r3, #72]	; 0x48

  return HAL_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	3724      	adds	r7, #36	; 0x24
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004466:	2b40      	cmp	r3, #64	; 0x40
 8004468:	d113      	bne.n	8004492 <HAL_ETH_IRQHandler+0x42>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_RIE))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	f241 1334 	movw	r3, #4404	; 0x1134
 8004472:	4413      	add	r3, r2
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800447a:	2b40      	cmp	r3, #64	; 0x40
 800447c:	d109      	bne.n	8004492 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f005 fe7e 	bl	800a180 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800448c:	f248 0240 	movw	r2, #32832	; 0x8040
 8004490:	601a      	str	r2, [r3, #0]
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0301 	and.w	r3, r3, #1
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d113      	bne.n	80044cc <HAL_ETH_IRQHandler+0x7c>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_TIE))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	f241 1334 	movw	r3, #4404	; 0x1134
 80044ac:	4413      	add	r3, r2
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0301 	and.w	r3, r3, #1
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d109      	bne.n	80044cc <HAL_ETH_IRQHandler+0x7c>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
        /*Call registered Transmit complete callback*/
        heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 f8c7 	bl	800464c <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80044c6:	f248 0201 	movw	r2, #32769	; 0x8001
 80044ca:	601a      	str	r2, [r3, #0]
    }
  }


  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044de:	d149      	bne.n	8004574 <HAL_ETH_IRQHandler+0x124>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_AIE))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	f241 1334 	movw	r3, #4404	; 0x1134
 80044e8:	4413      	add	r3, r2
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044f4:	d13e      	bne.n	8004574 <HAL_ETH_IRQHandler+0x124>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044fa:	f043 0208 	orr.w	r2, r3, #8
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	65da      	str	r2, [r3, #92]	; 0x5c

      /* if fatal bus error occured */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004510:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004514:	d11b      	bne.n	800454e <HAL_ETH_IRQHandler+0xfe>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	f241 1302 	movw	r3, #4354	; 0x1102
 8004524:	4013      	ands	r3, r2
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	6613      	str	r3, [r2, #96]	; 0x60

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	f241 1334 	movw	r3, #4404	; 0x1134
 8004532:	4413      	add	r3, r2
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	6811      	ldr	r1, [r2, #0]
 800453a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800453e:	f241 1334 	movw	r3, #4404	; 0x1134
 8004542:	440b      	add	r3, r1
 8004544:	601a      	str	r2, [r3, #0]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	22e0      	movs	r2, #224	; 0xe0
 800454a:	655a      	str	r2, [r3, #84]	; 0x54
 800454c:	e00f      	b.n	800456e <HAL_ETH_IRQHandler+0x11e>
      }
      else
      {
        /* Get DMA error status  */
       heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 42cd 	and.w	r2, r3, #26240	; 0x6680
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	661a      	str	r2, [r3, #96]	; 0x60
                                                       ETH_DMACSR_RBU | ETH_DMACSR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8004568:	f44f 42cd 	mov.w	r2, #26240	; 0x6680
 800456c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered DMA Error callback*/
      heth->DMAErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_DMAErrorCallback(heth);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f876 	bl	8004660 <HAL_ETH_DMAErrorCallback>

    }
  }

  /* ETH MAC Error IT */
  if(__HAL_ETH_MAC_GET_IT(heth, (ETH_MACIER_RXSTSIE | ETH_MACIER_TXSTSIE)))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800457c:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8004580:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004584:	d10e      	bne.n	80045a4 <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	665a      	str	r2, [r3, #100]	; 0x64

    heth->gState = HAL_ETH_STATE_ERROR;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	22e0      	movs	r2, #224	; 0xe0
 8004596:	655a      	str	r2, [r3, #84]	; 0x54
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered MAC Error callback*/
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet MAC Error callback */
    HAL_ETH_MACErrorCallback(heth);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f000 f86b 	bl	8004674 <HAL_ETH_MACErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACErrorCode = (uint32_t)(0x0U);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	665a      	str	r2, [r3, #100]	; 0x64
  }

  /* ETH PMT IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80045ac:	f003 0310 	and.w	r3, r3, #16
 80045b0:	2b10      	cmp	r3, #16
 80045b2:	d10d      	bne.n	80045d0 <HAL_ETH_IRQHandler+0x180>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80045bc:	f003 0260 	and.w	r2, r3, #96	; 0x60
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f000 f85f 	bl	8004688 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* ETH EEE IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80045d8:	f003 0320 	and.w	r3, r3, #32
 80045dc:	2b20      	cmp	r3, #32
 80045de:	d10d      	bne.n	80045fc <HAL_ETH_IRQHandler+0x1ac>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80045e8:	f003 020f 	and.w	r2, r3, #15
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 f853 	bl	800469c <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	66da      	str	r2, [r3, #108]	; 0x6c
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80045fc:	f7fd fb34 	bl	8001c68 <HAL_GetCurrentCPUID>
 8004600:	4603      	mov	r3, r0
 8004602:	2b03      	cmp	r3, #3
 8004604:	d10d      	bne.n	8004622 <HAL_ETH_IRQHandler+0x1d2>
  {
    /* check ETH WAKEUP exti flag */
    if(__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8004606:	4b0f      	ldr	r3, [pc, #60]	; (8004644 <HAL_ETH_IRQHandler+0x1f4>)
 8004608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d014      	beq.n	800463c <HAL_ETH_IRQHandler+0x1ec>
    {
      /* Clear ETH WAKEUP Exti pending bit */
      __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004612:	4b0c      	ldr	r3, [pc, #48]	; (8004644 <HAL_ETH_IRQHandler+0x1f4>)
 8004614:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004618:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f848 	bl	80046b0 <HAL_ETH_WakeUpCallback>
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
#endif
  }
#endif
}
 8004620:	e00c      	b.n	800463c <HAL_ETH_IRQHandler+0x1ec>
    if(__HAL_ETH_WAKEUP_EXTID2_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8004622:	4b09      	ldr	r3, [pc, #36]	; (8004648 <HAL_ETH_IRQHandler+0x1f8>)
 8004624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004626:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d006      	beq.n	800463c <HAL_ETH_IRQHandler+0x1ec>
      __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800462e:	4b06      	ldr	r3, [pc, #24]	; (8004648 <HAL_ETH_IRQHandler+0x1f8>)
 8004630:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004634:	629a      	str	r2, [r3, #40]	; 0x28
      HAL_ETH_WakeUpCallback(heth);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 f83a 	bl	80046b0 <HAL_ETH_WakeUpCallback>
}
 800463c:	bf00      	nop
 800463e:	3708      	adds	r7, #8
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}
 8004644:	58000080 	.word	0x58000080
 8004648:	580000c0 	.word	0x580000c0

0800464c <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <HAL_ETH_DMAErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_DMAErrorCallback(ETH_HandleTypeDef *heth)
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_DMAErrorCallback could be implemented in the user file
  */
}
 8004668:	bf00      	nop
 800466a:	370c      	adds	r7, #12
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <HAL_ETH_MACErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_MACErrorCallback(ETH_HandleTypeDef *heth)
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_MACErrorCallback could be implemented in the user file
  */
}
 800467c:	bf00      	nop
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8004690:	bf00      	nop
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 80046a4:	bf00      	nop
 80046a6:	370c      	adds	r7, #12
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr

080046b0 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <HAL_ETH_ReadPHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t *pRegValue)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
 80046d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e03e      	b.n	8004764 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80046ee:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	055b      	lsls	r3, r3, #21
 80046fa:	4313      	orrs	r3, r2
 80046fc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	041b      	lsls	r3, r3, #16
 8004708:	4313      	orrs	r3, r2
 800470a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	f043 030c 	orr.w	r3, r3, #12
 8004712:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	f043 0301 	orr.w	r3, r3, #1
 800471a:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	697a      	ldr	r2, [r7, #20]
 8004722:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 8004726:	f7fd f91b 	bl	8001960 <HAL_GetTick>
 800472a:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800472c:	e009      	b.n	8004742 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 800472e:	f7fd f917 	bl	8001960 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800473c:	d901      	bls.n	8004742 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e010      	b.n	8004764 <HAL_ETH_ReadPHYRegister+0xa0>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800474a:	f003 0301 	and.w	r3, r3, #1
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1ed      	bne.n	800472e <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800475a:	b29b      	uxth	r3, r3
 800475c:	461a      	mov	r2, r3
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3718      	adds	r7, #24
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_ETH_WritePHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t RegValue)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af00      	add	r7, sp, #0
 8004772:	60f8      	str	r0, [r7, #12]
 8004774:	60b9      	str	r1, [r7, #8]
 8004776:	607a      	str	r2, [r7, #4]
 8004778:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d001      	beq.n	800478e <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e03c      	b.n	8004808 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004796:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	055b      	lsls	r3, r3, #21
 80047a2:	4313      	orrs	r3, r2
 80047a4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	041b      	lsls	r3, r3, #16
 80047b0:	4313      	orrs	r3, r2
 80047b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	f023 030c 	bic.w	r3, r3, #12
 80047ba:	f043 0304 	orr.w	r3, r3, #4
 80047be:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	f043 0301 	orr.w	r3, r3, #1
 80047c6:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	b29a      	uxth	r2, r3
 80047cc:	4b10      	ldr	r3, [pc, #64]	; (8004810 <HAL_ETH_WritePHYRegister+0xa4>)
 80047ce:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 80047d2:	4a0f      	ldr	r2, [pc, #60]	; (8004810 <HAL_ETH_WritePHYRegister+0xa4>)
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 80047da:	f7fd f8c1 	bl	8001960 <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80047e0:	e009      	b.n	80047f6 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 80047e2:	f7fd f8bd 	bl	8001960 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047f0:	d901      	bls.n	80047f6 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e008      	b.n	8004808 <HAL_ETH_WritePHYRegister+0x9c>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80047fe:	f003 0301 	and.w	r3, r3, #1
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1ed      	bne.n	80047e2 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8004806:	2300      	movs	r3, #0
}
 8004808:	4618      	mov	r0, r3
 800480a:	3718      	adds	r7, #24
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}
 8004810:	40028000 	.word	0x40028000

08004814 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004814:	b480      	push	{r7}
 8004816:	b083      	sub	sp, #12
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d101      	bne.n	8004828 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e1c3      	b.n	8004bb0 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 020c 	and.w	r2, r3, #12
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0310 	and.w	r3, r3, #16
 8004840:	2b00      	cmp	r3, #0
 8004842:	bf14      	ite	ne
 8004844:	2301      	movne	r3, #1
 8004846:	2300      	moveq	r3, #0
 8004848:	b2db      	uxtb	r3, r3
 800484a:	461a      	mov	r2, r3
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0260 	and.w	r2, r3, #96	; 0x60
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800486a:	2b00      	cmp	r3, #0
 800486c:	bf0c      	ite	eq
 800486e:	2301      	moveq	r3, #1
 8004870:	2300      	movne	r3, #0
 8004872:	b2db      	uxtb	r3, r3
 8004874:	461a      	mov	r2, r3
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004886:	2b00      	cmp	r3, #0
 8004888:	bf14      	ite	ne
 800488a:	2301      	movne	r3, #1
 800488c:	2300      	moveq	r3, #0
 800488e:	b2db      	uxtb	r3, r3
 8004890:	461a      	mov	r2, r3
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	bf0c      	ite	eq
 80048a4:	2301      	moveq	r3, #1
 80048a6:	2300      	movne	r3, #0
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	461a      	mov	r2, r3
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	bf14      	ite	ne
 80048be:	2301      	movne	r3, #1
 80048c0:	2300      	moveq	r3, #0
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	461a      	mov	r2, r3
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	bf14      	ite	ne
 80048d8:	2301      	movne	r3, #1
 80048da:	2300      	moveq	r3, #0
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	461a      	mov	r2, r3
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800490a:	2b00      	cmp	r3, #0
 800490c:	bf14      	ite	ne
 800490e:	2301      	movne	r3, #1
 8004910:	2300      	moveq	r3, #0
 8004912:	b2db      	uxtb	r3, r3
 8004914:	461a      	mov	r2, r3
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004924:	2b00      	cmp	r3, #0
 8004926:	bf0c      	ite	eq
 8004928:	2301      	moveq	r3, #1
 800492a:	2300      	movne	r3, #0
 800492c:	b2db      	uxtb	r3, r3
 800492e:	461a      	mov	r2, r3
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800493e:	2b00      	cmp	r3, #0
 8004940:	bf0c      	ite	eq
 8004942:	2301      	moveq	r3, #1
 8004944:	2300      	movne	r3, #0
 8004946:	b2db      	uxtb	r3, r3
 8004948:	461a      	mov	r2, r3
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004958:	2b00      	cmp	r3, #0
 800495a:	bf14      	ite	ne
 800495c:	2301      	movne	r3, #1
 800495e:	2300      	moveq	r3, #0
 8004960:	b2db      	uxtb	r3, r3
 8004962:	461a      	mov	r2, r3
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004972:	2b00      	cmp	r3, #0
 8004974:	bf14      	ite	ne
 8004976:	2301      	movne	r3, #1
 8004978:	2300      	moveq	r3, #0
 800497a:	b2db      	uxtb	r3, r3
 800497c:	461a      	mov	r2, r3
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800498c:	2b00      	cmp	r3, #0
 800498e:	bf14      	ite	ne
 8004990:	2301      	movne	r3, #1
 8004992:	2300      	moveq	r3, #0
 8004994:	b2db      	uxtb	r3, r3
 8004996:	461a      	mov	r2, r3
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	bf14      	ite	ne
 80049aa:	2301      	movne	r3, #1
 80049ac:	2300      	moveq	r3, #0
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	461a      	mov	r2, r3
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	bf14      	ite	ne
 80049d2:	2301      	movne	r3, #1
 80049d4:	2300      	moveq	r3, #0
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	461a      	mov	r2, r3
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	bf0c      	ite	eq
 8004a08:	2301      	moveq	r3, #1
 8004a0a:	2300      	movne	r3, #0
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	461a      	mov	r2, r3
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	bf14      	ite	ne
 8004a24:	2301      	movne	r3, #1
 8004a26:	2300      	moveq	r3, #0
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	bf14      	ite	ne
 8004a40:	2301      	movne	r3, #1
 8004a42:	2300      	moveq	r3, #0
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	461a      	mov	r2, r3
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	bf14      	ite	ne
 8004a5c:	2301      	movne	r3, #1
 8004a5e:	2300      	moveq	r3, #0
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	461a      	mov	r2, r3
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	0e5b      	lsrs	r3, r3, #25
 8004a72:	f003 021f 	and.w	r2, r3, #31
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	bf14      	ite	ne
 8004a88:	2301      	movne	r3, #1
 8004a8a:	2300      	moveq	r3, #0
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	461a      	mov	r2, r3
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	f003 020f 	and.w	r2, r3, #15
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	bf14      	ite	ne
 8004ab2:	2301      	movne	r3, #1
 8004ab4:	2300      	moveq	r3, #0
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	461a      	mov	r2, r3
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	bf0c      	ite	eq
 8004ace:	2301      	moveq	r3, #1
 8004ad0:	2300      	movne	r3, #0
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af0:	0c1b      	lsrs	r3, r3, #16
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	bf14      	ite	ne
 8004b08:	2301      	movne	r3, #1
 8004b0a:	2300      	moveq	r3, #0
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	461a      	mov	r2, r3
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	bf14      	ite	ne
 8004b26:	2301      	movne	r3, #1
 8004b28:	2300      	moveq	r3, #0
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8004b3c:	f003 0272 	and.w	r2, r3, #114	; 0x72
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004b4c:	f003 0223 	and.w	r2, r3, #35	; 0x23
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004b5c:	f003 0308 	and.w	r3, r3, #8
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	bf14      	ite	ne
 8004b64:	2301      	movne	r3, #1
 8004b66:	2300      	moveq	r3, #0
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004b7a:	f003 0310 	and.w	r3, r3, #16
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	bf14      	ite	ne
 8004b82:	2301      	movne	r3, #1
 8004b84:	2300      	moveq	r3, #0
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	461a      	mov	r2, r3
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004b98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	bf0c      	ite	eq
 8004ba0:	2301      	moveq	r3, #1
 8004ba2:	2300      	movne	r3, #0
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8004bae:	2300      	movs	r3, #0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
  if(macconf == NULL)
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d101      	bne.n	8004bd0 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e00a      	b.n	8004be6 <HAL_ETH_SetMACConfig+0x2a>
  }

  if(heth->RxState == HAL_ETH_STATE_READY)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bd4:	2b10      	cmp	r3, #16
 8004bd6:	d105      	bne.n	8004be4 <HAL_ETH_SetMACConfig+0x28>
  {
    ETH_SetMACConfig(heth, macconf);
 8004bd8:	6839      	ldr	r1, [r7, #0]
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f000 f860 	bl	8004ca0 <ETH_SetMACConfig>

    return HAL_OK;
 8004be0:	2300      	movs	r3, #0
 8004be2:	e000      	b.n	8004be6 <HAL_ETH_SetMACConfig+0x2a>
  }
  else
  {
    return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
  }
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3708      	adds	r7, #8
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
	...

08004bf0 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004c00:	60fb      	str	r3, [r7, #12]

	/* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004c08:	60fb      	str	r3, [r7, #12]

	/* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004c0a:	f001 ff91 	bl	8006b30 <HAL_RCC_GetHCLKFreq>
 8004c0e:	60b8      	str	r0, [r7, #8]

	/* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	4a1e      	ldr	r2, [pc, #120]	; (8004c8c <HAL_ETH_SetMDIOClockRange+0x9c>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d908      	bls.n	8004c2a <HAL_ETH_SetMDIOClockRange+0x3a>
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	4a1d      	ldr	r2, [pc, #116]	; (8004c90 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d804      	bhi.n	8004c2a <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c26:	60fb      	str	r3, [r7, #12]
 8004c28:	e027      	b.n	8004c7a <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	4a18      	ldr	r2, [pc, #96]	; (8004c90 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d908      	bls.n	8004c44 <HAL_ETH_SetMDIOClockRange+0x54>
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	4a17      	ldr	r2, [pc, #92]	; (8004c94 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d804      	bhi.n	8004c44 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004c40:	60fb      	str	r3, [r7, #12]
 8004c42:	e01a      	b.n	8004c7a <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	4a13      	ldr	r2, [pc, #76]	; (8004c94 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d903      	bls.n	8004c54 <HAL_ETH_SetMDIOClockRange+0x64>
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	4a12      	ldr	r2, [pc, #72]	; (8004c98 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d911      	bls.n	8004c78 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	4a10      	ldr	r2, [pc, #64]	; (8004c98 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d908      	bls.n	8004c6e <HAL_ETH_SetMDIOClockRange+0x7e>
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	4a0f      	ldr	r2, [pc, #60]	; (8004c9c <HAL_ETH_SetMDIOClockRange+0xac>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d804      	bhi.n	8004c6e <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c6a:	60fb      	str	r3, [r7, #12]
 8004c6c:	e005      	b.n	8004c7a <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c74:	60fb      	str	r3, [r7, #12]
 8004c76:	e000      	b.n	8004c7a <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8004c78:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68fa      	ldr	r2, [r7, #12]
 8004c80:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8004c84:	bf00      	nop
 8004c86:	3710      	adds	r7, #16
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	01312cff 	.word	0x01312cff
 8004c90:	02160ebf 	.word	0x02160ebf
 8004c94:	039386ff 	.word	0x039386ff
 8004c98:	05f5e0ff 	.word	0x05f5e0ff
 8004c9c:	08f0d17f 	.word	0x08f0d17f

08004ca0 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b085      	sub	sp, #20
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8004cb2:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	791b      	ldrb	r3, [r3, #4]
 8004cb8:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8004cba:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	7b1b      	ldrb	r3, [r3, #12]
 8004cc0:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8004cc2:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	7b5b      	ldrb	r3, [r3, #13]
 8004cc8:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004cca:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	7b9b      	ldrb	r3, [r3, #14]
 8004cd0:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8004cd2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	7bdb      	ldrb	r3, [r3, #15]
 8004cd8:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004cda:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004cdc:	683a      	ldr	r2, [r7, #0]
 8004cde:	7c12      	ldrb	r2, [r2, #16]
 8004ce0:	2a00      	cmp	r2, #0
 8004ce2:	d102      	bne.n	8004cea <ETH_SetMACConfig+0x4a>
 8004ce4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004ce8:	e000      	b.n	8004cec <ETH_SetMACConfig+0x4c>
 8004cea:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004cec:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004cee:	683a      	ldr	r2, [r7, #0]
 8004cf0:	7c52      	ldrb	r2, [r2, #17]
 8004cf2:	2a00      	cmp	r2, #0
 8004cf4:	d102      	bne.n	8004cfc <ETH_SetMACConfig+0x5c>
 8004cf6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004cfa:	e000      	b.n	8004cfe <ETH_SetMACConfig+0x5e>
 8004cfc:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004cfe:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	7c9b      	ldrb	r3, [r3, #18]
 8004d04:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004d06:	431a      	orrs	r2, r3
                                macconf->Speed |
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8004d0c:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8004d12:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	7f1b      	ldrb	r3, [r3, #28]
 8004d18:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8004d1a:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	7f5b      	ldrb	r3, [r3, #29]
 8004d20:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8004d22:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8004d24:	683a      	ldr	r2, [r7, #0]
 8004d26:	7f92      	ldrb	r2, [r2, #30]
 8004d28:	2a00      	cmp	r2, #0
 8004d2a:	d102      	bne.n	8004d32 <ETH_SetMACConfig+0x92>
 8004d2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d30:	e000      	b.n	8004d34 <ETH_SetMACConfig+0x94>
 8004d32:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8004d34:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	7fdb      	ldrb	r3, [r3, #31]
 8004d3a:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8004d3c:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8004d3e:	683a      	ldr	r2, [r7, #0]
 8004d40:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004d44:	2a00      	cmp	r2, #0
 8004d46:	d102      	bne.n	8004d4e <ETH_SetMACConfig+0xae>
 8004d48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004d4c:	e000      	b.n	8004d50 <ETH_SetMACConfig+0xb0>
 8004d4e:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8004d50:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8004d56:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d5e:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8004d60:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 8004d66:	4313      	orrs	r3, r2
 8004d68:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	4b56      	ldr	r3, [pc, #344]	; (8004ecc <ETH_SetMACConfig+0x22c>)
 8004d72:	4013      	ands	r3, r2
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	6812      	ldr	r2, [r2, #0]
 8004d78:	68f9      	ldr	r1, [r7, #12]
 8004d7a:	430b      	orrs	r3, r1
 8004d7c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d82:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004d8a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004d8c:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004d94:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8004d96:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004d9e:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8004da0:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8004da2:	683a      	ldr	r2, [r7, #0]
 8004da4:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8004da8:	2a00      	cmp	r2, #0
 8004daa:	d102      	bne.n	8004db2 <ETH_SetMACConfig+0x112>
 8004dac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004db0:	e000      	b.n	8004db4 <ETH_SetMACConfig+0x114>
 8004db2:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8004db4:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	685a      	ldr	r2, [r3, #4]
 8004dc4:	4b42      	ldr	r3, [pc, #264]	; (8004ed0 <ETH_SetMACConfig+0x230>)
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	6812      	ldr	r2, [r2, #0]
 8004dcc:	68f9      	ldr	r1, [r7, #12]
 8004dce:	430b      	orrs	r3, r1
 8004dd0:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004dd8:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004dde:	4313      	orrs	r3, r2
 8004de0:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	68da      	ldr	r2, [r3, #12]
 8004de8:	4b3a      	ldr	r3, [pc, #232]	; (8004ed4 <ETH_SetMACConfig+0x234>)
 8004dea:	4013      	ands	r3, r2
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	6812      	ldr	r2, [r2, #0]
 8004df0:	68f9      	ldr	r1, [r7, #12]
 8004df2:	430b      	orrs	r3, r1
 8004df4:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004dfc:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004e02:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8004e04:	683a      	ldr	r2, [r7, #0]
 8004e06:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8004e0a:	2a00      	cmp	r2, #0
 8004e0c:	d101      	bne.n	8004e12 <ETH_SetMACConfig+0x172>
 8004e0e:	2280      	movs	r2, #128	; 0x80
 8004e10:	e000      	b.n	8004e14 <ETH_SetMACConfig+0x174>
 8004e12:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8004e14:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e1a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004e26:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	6812      	ldr	r2, [r2, #0]
 8004e30:	68f9      	ldr	r1, [r7, #12]
 8004e32:	430b      	orrs	r3, r1
 8004e34:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8004e3c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8004e44:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004e46:	4313      	orrs	r3, r2
 8004e48:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e52:	f023 0103 	bic.w	r1, r3, #3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	430a      	orrs	r2, r1
 8004e5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8004e6a:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	430a      	orrs	r2, r1
 8004e78:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8004e86:	2a00      	cmp	r2, #0
 8004e88:	d101      	bne.n	8004e8e <ETH_SetMACConfig+0x1ee>
 8004e8a:	2240      	movs	r2, #64	; 0x40
 8004e8c:	e000      	b.n	8004e90 <ETH_SetMACConfig+0x1f0>
 8004e8e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8004e90:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8004e98:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8004e9a:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8004ea2:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004eb0:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	68fa      	ldr	r2, [r7, #12]
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8004ec0:	bf00      	nop
 8004ec2:	3714      	adds	r7, #20
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr
 8004ecc:	00048083 	.word	0x00048083
 8004ed0:	c0f88000 	.word	0xc0f88000
 8004ed4:	fffffef0 	.word	0xfffffef0

08004ed8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b085      	sub	sp, #20
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	4b38      	ldr	r3, [pc, #224]	; (8004fd0 <ETH_SetDMAConfig+0xf8>)
 8004eee:	4013      	ands	r3, r2
 8004ef0:	683a      	ldr	r2, [r7, #0]
 8004ef2:	6812      	ldr	r2, [r2, #0]
 8004ef4:	6879      	ldr	r1, [r7, #4]
 8004ef6:	6809      	ldr	r1, [r1, #0]
 8004ef8:	431a      	orrs	r2, r3
 8004efa:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8004efe:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	791b      	ldrb	r3, [r3, #4]
 8004f04:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004f0a:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	7b1b      	ldrb	r3, [r3, #12]
 8004f10:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004f12:	4313      	orrs	r3, r2
 8004f14:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	f241 0304 	movw	r3, #4100	; 0x1004
 8004f1e:	4413      	add	r3, r2
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	4b2c      	ldr	r3, [pc, #176]	; (8004fd4 <ETH_SetDMAConfig+0xfc>)
 8004f24:	4013      	ands	r3, r2
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	6811      	ldr	r1, [r2, #0]
 8004f2a:	68fa      	ldr	r2, [r7, #12]
 8004f2c:	431a      	orrs	r2, r3
 8004f2e:	f241 0304 	movw	r3, #4100	; 0x1004
 8004f32:	440b      	add	r3, r1
 8004f34:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	7b5b      	ldrb	r3, [r3, #13]
 8004f3a:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8004f40:	4313      	orrs	r3, r2
 8004f42:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	4b22      	ldr	r3, [pc, #136]	; (8004fd8 <ETH_SetDMAConfig+0x100>)
 8004f50:	4013      	ands	r3, r2
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	6811      	ldr	r1, [r2, #0]
 8004f56:	68fa      	ldr	r2, [r7, #12]
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8004f5e:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	7d1b      	ldrb	r3, [r3, #20]
 8004f68:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8004f6a:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	7f5b      	ldrb	r3, [r3, #29]
 8004f70:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8004f72:	4313      	orrs	r3, r2
 8004f74:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	f241 1304 	movw	r3, #4356	; 0x1104
 8004f7e:	4413      	add	r3, r2
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	4b16      	ldr	r3, [pc, #88]	; (8004fdc <ETH_SetDMAConfig+0x104>)
 8004f84:	4013      	ands	r3, r2
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	6811      	ldr	r1, [r2, #0]
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	431a      	orrs	r2, r3
 8004f8e:	f241 1304 	movw	r3, #4356	; 0x1104
 8004f92:	440b      	add	r3, r1
 8004f94:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	7f1b      	ldrb	r3, [r3, #28]
 8004f9a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	f241 1308 	movw	r3, #4360	; 0x1108
 8004fac:	4413      	add	r3, r2
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	4b0b      	ldr	r3, [pc, #44]	; (8004fe0 <ETH_SetDMAConfig+0x108>)
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	6811      	ldr	r1, [r2, #0]
 8004fb8:	68fa      	ldr	r2, [r7, #12]
 8004fba:	431a      	orrs	r2, r3
 8004fbc:	f241 1308 	movw	r3, #4360	; 0x1108
 8004fc0:	440b      	add	r3, r1
 8004fc2:	601a      	str	r2, [r3, #0]
}
 8004fc4:	bf00      	nop
 8004fc6:	3714      	adds	r7, #20
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr
 8004fd0:	ffff87fd 	.word	0xffff87fd
 8004fd4:	ffff2ffe 	.word	0xffff2ffe
 8004fd8:	fffec000 	.word	0xfffec000
 8004fdc:	ffc0efef 	.word	0xffc0efef
 8004fe0:	7fc0ffff 	.word	0x7fc0ffff

08004fe4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b0a4      	sub	sp, #144	; 0x90
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8004fec:	2301      	movs	r3, #1
 8004fee:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8005002:	2301      	movs	r3, #1
 8005004:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8005008:	2301      	movs	r3, #1
 800500a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800500e:	2301      	movs	r3, #1
 8005010:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8005014:	2300      	movs	r3, #0
 8005016:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800501a:	2301      	movs	r3, #1
 800501c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8005020:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005024:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8005026:	2300      	movs	r3, #0
 8005028:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 800502c:	2300      	movs	r3, #0
 800502e:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8005030:	2300      	movs	r3, #0
 8005032:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8005036:	2300      	movs	r3, #0
 8005038:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 800503c:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8005040:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8005042:	2300      	movs	r3, #0
 8005044:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8005048:	2300      	movs	r3, #0
 800504a:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 800504c:	2301      	movs	r3, #1
 800504e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8005052:	2300      	movs	r3, #0
 8005054:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8005058:	2300      	movs	r3, #0
 800505a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800505e:	2300      	movs	r3, #0
 8005060:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8005062:	2300      	movs	r3, #0
 8005064:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8005066:	2300      	movs	r3, #0
 8005068:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800506a:	2300      	movs	r3, #0
 800506c:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005070:	2300      	movs	r3, #0
 8005072:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8005076:	2301      	movs	r3, #1
 8005078:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800507c:	2320      	movs	r3, #32
 800507e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8005082:	2301      	movs	r3, #1
 8005084:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8005088:	2300      	movs	r3, #0
 800508a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800508e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8005092:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005094:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005098:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800509a:	2300      	movs	r3, #0
 800509c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80050a0:	2302      	movs	r3, #2
 80050a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80050a6:	2300      	movs	r3, #0
 80050a8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80050ac:	2300      	movs	r3, #0
 80050ae:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80050b2:	2300      	movs	r3, #0
 80050b4:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80050b8:	2301      	movs	r3, #1
 80050ba:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80050be:	2300      	movs	r3, #0
 80050c0:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80050c2:	2301      	movs	r3, #1
 80050c4:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80050c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80050cc:	4619      	mov	r1, r3
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f7ff fde6 	bl	8004ca0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80050d4:	2301      	movs	r3, #1
 80050d6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80050d8:	2301      	movs	r3, #1
 80050da:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80050dc:	2300      	movs	r3, #0
 80050de:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80050e0:	2300      	movs	r3, #0
 80050e2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 80050e6:	2300      	movs	r3, #0
 80050e8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 80050ea:	2300      	movs	r3, #0
 80050ec:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80050ee:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80050f2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80050f4:	2300      	movs	r3, #0
 80050f6:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80050f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80050fc:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80050fe:	2300      	movs	r3, #0
 8005100:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8005104:	f44f 7306 	mov.w	r3, #536	; 0x218
 8005108:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800510a:	f107 0308 	add.w	r3, r7, #8
 800510e:	4619      	mov	r1, r3
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f7ff fee1 	bl	8004ed8 <ETH_SetDMAConfig>
}
 8005116:	bf00      	nop
 8005118:	3790      	adds	r7, #144	; 0x90
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
	...

08005120 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005130:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005138:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800513a:	f001 fcf9 	bl	8006b30 <HAL_RCC_GetHCLKFreq>
 800513e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	4a1e      	ldr	r2, [pc, #120]	; (80051bc <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d908      	bls.n	800515a <ETH_MAC_MDIO_ClkConfig+0x3a>
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	4a1d      	ldr	r2, [pc, #116]	; (80051c0 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d804      	bhi.n	800515a <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005156:	60fb      	str	r3, [r7, #12]
 8005158:	e027      	b.n	80051aa <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	4a18      	ldr	r2, [pc, #96]	; (80051c0 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d908      	bls.n	8005174 <ETH_MAC_MDIO_ClkConfig+0x54>
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	4a17      	ldr	r2, [pc, #92]	; (80051c4 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d804      	bhi.n	8005174 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005170:	60fb      	str	r3, [r7, #12]
 8005172:	e01a      	b.n	80051aa <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	4a13      	ldr	r2, [pc, #76]	; (80051c4 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d903      	bls.n	8005184 <ETH_MAC_MDIO_ClkConfig+0x64>
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	4a12      	ldr	r2, [pc, #72]	; (80051c8 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d911      	bls.n	80051a8 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	4a10      	ldr	r2, [pc, #64]	; (80051c8 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d908      	bls.n	800519e <ETH_MAC_MDIO_ClkConfig+0x7e>
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	4a0f      	ldr	r2, [pc, #60]	; (80051cc <ETH_MAC_MDIO_ClkConfig+0xac>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d804      	bhi.n	800519e <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800519a:	60fb      	str	r3, [r7, #12]
 800519c:	e005      	b.n	80051aa <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80051a4:	60fb      	str	r3, [r7, #12]
 80051a6:	e000      	b.n	80051aa <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 80051a8:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68fa      	ldr	r2, [r7, #12]
 80051b0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80051b4:	bf00      	nop
 80051b6:	3710      	adds	r7, #16
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	01312cff 	.word	0x01312cff
 80051c0:	02160ebf 	.word	0x02160ebf
 80051c4:	039386ff 	.word	0x039386ff
 80051c8:	05f5e0ff 	.word	0x05f5e0ff
 80051cc:	08f0d17f 	.word	0x08f0d17f

080051d0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80051d8:	2300      	movs	r3, #0
 80051da:	60fb      	str	r3, [r7, #12]
 80051dc:	e01d      	b.n	800521a <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	68d9      	ldr	r1, [r3, #12]
 80051e2:	68fa      	ldr	r2, [r7, #12]
 80051e4:	4613      	mov	r3, r2
 80051e6:	005b      	lsls	r3, r3, #1
 80051e8:	4413      	add	r3, r2
 80051ea:	00db      	lsls	r3, r3, #3
 80051ec:	440b      	add	r3, r1
 80051ee:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	2200      	movs	r2, #0
 80051f4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	2200      	movs	r2, #0
 80051fa:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	2200      	movs	r2, #0
 8005200:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	2200      	movs	r2, #0
 8005206:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005208:	68b9      	ldr	r1, [r7, #8]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	3206      	adds	r2, #6
 8005210:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	3301      	adds	r3, #1
 8005218:	60fb      	str	r3, [r7, #12]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2b03      	cmp	r3, #3
 800521e:	d9de      	bls.n	80051de <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	f241 132c 	movw	r3, #4396	; 0x112c
 800522e:	4413      	add	r3, r2
 8005230:	2203      	movs	r2, #3
 8005232:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	68d9      	ldr	r1, [r3, #12]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	f241 1314 	movw	r3, #4372	; 0x1114
 8005240:	4413      	add	r3, r2
 8005242:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	68da      	ldr	r2, [r3, #12]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8005250:	601a      	str	r2, [r3, #0]
}
 8005252:	bf00      	nop
 8005254:	3714      	adds	r7, #20
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800525e:	b480      	push	{r7}
 8005260:	b085      	sub	sp, #20
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005266:	2300      	movs	r3, #0
 8005268:	60fb      	str	r3, [r7, #12]
 800526a:	e024      	b.n	80052b6 <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6919      	ldr	r1, [r3, #16]
 8005270:	68fa      	ldr	r2, [r7, #12]
 8005272:	4613      	mov	r3, r2
 8005274:	005b      	lsls	r3, r3, #1
 8005276:	4413      	add	r3, r2
 8005278:	00db      	lsls	r3, r3, #3
 800527a:	440b      	add	r3, r1
 800527c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	2200      	movs	r2, #0
 8005282:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	2200      	movs	r2, #0
 8005288:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	2200      	movs	r2, #0
 800528e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	2200      	movs	r2, #0
 8005294:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	2200      	movs	r2, #0
 800529a:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	2200      	movs	r2, #0
 80052a0:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors adresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80052a2:	68ba      	ldr	r2, [r7, #8]
 80052a4:	6879      	ldr	r1, [r7, #4]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	330a      	adds	r3, #10
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	440b      	add	r3, r1
 80052ae:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	3301      	adds	r3, #1
 80052b4:	60fb      	str	r3, [r7, #12]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2b03      	cmp	r3, #3
 80052ba:	d9d7      	bls.n	800526c <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	63da      	str	r2, [r3, #60]	; 0x3c
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	64da      	str	r2, [r3, #76]	; 0x4c
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	f241 1330 	movw	r3, #4400	; 0x1130
 80052e2:	4413      	add	r3, r2
 80052e4:	2203      	movs	r2, #3
 80052e6:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6919      	ldr	r1, [r3, #16]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	f241 131c 	movw	r3, #4380	; 0x111c
 80052f4:	4413      	add	r3, r2
 80052f6:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	f241 1328 	movw	r3, #4392	; 0x1128
 8005308:	4413      	add	r3, r2
 800530a:	6019      	str	r1, [r3, #0]
}
 800530c:	bf00      	nop
 800530e:	3714      	adds	r7, #20
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr

08005318 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8005318:	b480      	push	{r7}
 800531a:	b08d      	sub	sp, #52	; 0x34
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	3318      	adds	r3, #24
 8005328:	61bb      	str	r3, [r7, #24]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	691b      	ldr	r3, [r3, #16]
 8005334:	617b      	str	r3, [r7, #20]
  uint32_t descnbr = 0, idx;
 8005336:	2300      	movs	r3, #0
 8005338:	62bb      	str	r3, [r7, #40]	; 0x28
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800533a:	69bb      	ldr	r3, [r7, #24]
 800533c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800533e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005342:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	61fb      	str	r3, [r7, #28]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 800534a:	6a3b      	ldr	r3, [r7, #32]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005352:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005356:	d101      	bne.n	800535c <ETH_Prepare_Tx_Descriptors+0x44>
  {
    return HAL_ETH_ERROR_BUSY;
 8005358:	2302      	movs	r3, #2
 800535a:	e223      	b.n	80057a4 <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 0304 	and.w	r3, r3, #4
 8005364:	2b00      	cmp	r3, #0
 8005366:	d044      	beq.n	80053f2 <ETH_Prepare_Tx_Descriptors+0xda>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8005368:	6a3b      	ldr	r3, [r7, #32]
 800536a:	68da      	ldr	r2, [r3, #12]
 800536c:	4b72      	ldr	r3, [pc, #456]	; (8005538 <ETH_Prepare_Tx_Descriptors+0x220>)
 800536e:	4013      	ands	r3, r2
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005374:	431a      	orrs	r2, r3
 8005376:	6a3b      	ldr	r3, [r7, #32]
 8005378:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 800537a:	6a3b      	ldr	r3, [r7, #32]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005382:	6a3b      	ldr	r3, [r7, #32]
 8005384:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005394:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != 0U)
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0308 	and.w	r3, r3, #8
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d027      	beq.n	80053f2 <ETH_Prepare_Tx_Descriptors+0xda>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 80053a2:	6a3b      	ldr	r3, [r7, #32]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ac:	041b      	lsls	r3, r3, #16
 80053ae:	431a      	orrs	r2, r3
 80053b0:	6a3b      	ldr	r3, [r7, #32]
 80053b2:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 80053b4:	6a3b      	ldr	r3, [r7, #32]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80053bc:	6a3b      	ldr	r3, [r7, #32]
 80053be:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 80053c0:	6a3b      	ldr	r3, [r7, #32]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053cc:	431a      	orrs	r2, r3
 80053ce:	6a3b      	ldr	r3, [r7, #32]
 80053d0:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80053e0:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80053f0:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segementation is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0310 	and.w	r3, r3, #16
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00e      	beq.n	800541c <ETH_Prepare_Tx_Descriptors+0x104>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80053fe:	6a3b      	ldr	r3, [r7, #32]
 8005400:	689a      	ldr	r2, [r3, #8]
 8005402:	4b4e      	ldr	r3, [pc, #312]	; (800553c <ETH_Prepare_Tx_Descriptors+0x224>)
 8005404:	4013      	ands	r3, r2
 8005406:	68ba      	ldr	r2, [r7, #8]
 8005408:	6992      	ldr	r2, [r2, #24]
 800540a:	431a      	orrs	r2, r3
 800540c:	6a3b      	ldr	r3, [r7, #32]
 800540e:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8005410:	6a3b      	ldr	r3, [r7, #32]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	60da      	str	r2, [r3, #12]
  }

  if((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)|| (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U))
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f003 0304 	and.w	r3, r3, #4
 8005424:	2b00      	cmp	r3, #0
 8005426:	d105      	bne.n	8005434 <ETH_Prepare_Tx_Descriptors+0x11c>
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0310 	and.w	r3, r3, #16
 8005430:	2b00      	cmp	r3, #0
 8005432:	d030      	beq.n	8005496 <ETH_Prepare_Tx_Descriptors+0x17e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8005434:	6a3b      	ldr	r3, [r7, #32]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800543c:	6a3b      	ldr	r3, [r7, #32]
 800543e:	60da      	str	r2, [r3, #12]
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8005440:	6a3b      	ldr	r3, [r7, #32]
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005448:	6a3b      	ldr	r3, [r7, #32]
 800544a:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800544c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800544e:	3301      	adds	r3, #1
 8005450:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005454:	2b03      	cmp	r3, #3
 8005456:	d902      	bls.n	800545e <ETH_Prepare_Tx_Descriptors+0x146>
 8005458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800545a:	3b04      	subs	r3, #4
 800545c:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005466:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 8005468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800546a:	3301      	adds	r3, #1
 800546c:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 800546e:	6a3b      	ldr	r3, [r7, #32]
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005476:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800547a:	d10c      	bne.n	8005496 <ETH_Prepare_Tx_Descriptors+0x17e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005484:	623b      	str	r3, [r7, #32]
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8005486:	6a3b      	ldr	r3, [r7, #32]
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800548e:	6a3b      	ldr	r3, [r7, #32]
 8005490:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8005492:	2302      	movs	r3, #2
 8005494:	e186      	b.n	80057a4 <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8005496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005498:	3301      	adds	r3, #1
 800549a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	461a      	mov	r2, r3
 80054a2:	6a3b      	ldr	r3, [r7, #32]
 80054a4:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80054a6:	6a3b      	ldr	r3, [r7, #32]
 80054a8:	689a      	ldr	r2, [r3, #8]
 80054aa:	4b24      	ldr	r3, [pc, #144]	; (800553c <ETH_Prepare_Tx_Descriptors+0x224>)
 80054ac:	4013      	ands	r3, r2
 80054ae:	69fa      	ldr	r2, [r7, #28]
 80054b0:	6852      	ldr	r2, [r2, #4]
 80054b2:	431a      	orrs	r2, r3
 80054b4:	6a3b      	ldr	r3, [r7, #32]
 80054b6:	609a      	str	r2, [r3, #8]

  if(txbuffer->next != NULL)
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d012      	beq.n	80054e6 <ETH_Prepare_Tx_Descriptors+0x1ce>
  {
    txbuffer = txbuffer->next;
 80054c0:	69fb      	ldr	r3, [r7, #28]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	461a      	mov	r2, r3
 80054cc:	6a3b      	ldr	r3, [r7, #32]
 80054ce:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80054d0:	6a3b      	ldr	r3, [r7, #32]
 80054d2:	689a      	ldr	r2, [r3, #8]
 80054d4:	4b1a      	ldr	r3, [pc, #104]	; (8005540 <ETH_Prepare_Tx_Descriptors+0x228>)
 80054d6:	4013      	ands	r3, r2
 80054d8:	69fa      	ldr	r2, [r7, #28]
 80054da:	6852      	ldr	r2, [r2, #4]
 80054dc:	0412      	lsls	r2, r2, #16
 80054de:	431a      	orrs	r2, r3
 80054e0:	6a3b      	ldr	r3, [r7, #32]
 80054e2:	609a      	str	r2, [r3, #8]
 80054e4:	e008      	b.n	80054f8 <ETH_Prepare_Tx_Descriptors+0x1e0>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80054e6:	6a3b      	ldr	r3, [r7, #32]
 80054e8:	2200      	movs	r2, #0
 80054ea:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80054ec:	6a3b      	ldr	r3, [r7, #32]
 80054ee:	689a      	ldr	r2, [r3, #8]
 80054f0:	4b13      	ldr	r3, [pc, #76]	; (8005540 <ETH_Prepare_Tx_Descriptors+0x228>)
 80054f2:	4013      	ands	r3, r2
 80054f4:	6a3a      	ldr	r2, [r7, #32]
 80054f6:	6093      	str	r3, [r2, #8]
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0310 	and.w	r3, r3, #16
 8005500:	2b00      	cmp	r3, #0
 8005502:	d021      	beq.n	8005548 <ETH_Prepare_Tx_Descriptors+0x230>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8005504:	6a3b      	ldr	r3, [r7, #32]
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	6a1b      	ldr	r3, [r3, #32]
 8005510:	04db      	lsls	r3, r3, #19
 8005512:	431a      	orrs	r2, r3
 8005514:	6a3b      	ldr	r3, [r7, #32]
 8005516:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8005518:	6a3b      	ldr	r3, [r7, #32]
 800551a:	68da      	ldr	r2, [r3, #12]
 800551c:	4b09      	ldr	r3, [pc, #36]	; (8005544 <ETH_Prepare_Tx_Descriptors+0x22c>)
 800551e:	4013      	ands	r3, r2
 8005520:	68ba      	ldr	r2, [r7, #8]
 8005522:	69d2      	ldr	r2, [r2, #28]
 8005524:	431a      	orrs	r2, r3
 8005526:	6a3b      	ldr	r3, [r7, #32]
 8005528:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 800552a:	6a3b      	ldr	r3, [r7, #32]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005532:	6a3b      	ldr	r3, [r7, #32]
 8005534:	60da      	str	r2, [r3, #12]
 8005536:	e02e      	b.n	8005596 <ETH_Prepare_Tx_Descriptors+0x27e>
 8005538:	ffff0000 	.word	0xffff0000
 800553c:	ffffc000 	.word	0xffffc000
 8005540:	c000ffff 	.word	0xc000ffff
 8005544:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8005548:	6a3b      	ldr	r3, [r7, #32]
 800554a:	68da      	ldr	r2, [r3, #12]
 800554c:	4b98      	ldr	r3, [pc, #608]	; (80057b0 <ETH_Prepare_Tx_Descriptors+0x498>)
 800554e:	4013      	ands	r3, r2
 8005550:	68ba      	ldr	r2, [r7, #8]
 8005552:	6852      	ldr	r2, [r2, #4]
 8005554:	431a      	orrs	r2, r3
 8005556:	6a3b      	ldr	r3, [r7, #32]
 8005558:	60da      	str	r2, [r3, #12]

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d008      	beq.n	8005578 <ETH_Prepare_Tx_Descriptors+0x260>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8005566:	6a3b      	ldr	r3, [r7, #32]
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	431a      	orrs	r2, r3
 8005574:	6a3b      	ldr	r3, [r7, #32]
 8005576:	60da      	str	r2, [r3, #12]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 0320 	and.w	r3, r3, #32
 8005580:	2b00      	cmp	r3, #0
 8005582:	d008      	beq.n	8005596 <ETH_Prepare_Tx_Descriptors+0x27e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8005584:	6a3b      	ldr	r3, [r7, #32]
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	691b      	ldr	r3, [r3, #16]
 8005590:	431a      	orrs	r2, r3
 8005592:	6a3b      	ldr	r3, [r7, #32]
 8005594:	60da      	str	r2, [r3, #12]
    }
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0304 	and.w	r3, r3, #4
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d008      	beq.n	80055b4 <ETH_Prepare_Tx_Descriptors+0x29c>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 80055a2:	6a3b      	ldr	r3, [r7, #32]
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ae:	431a      	orrs	r2, r3
 80055b0:	6a3b      	ldr	r3, [r7, #32]
 80055b2:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80055b4:	6a3b      	ldr	r3, [r7, #32]
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80055bc:	6a3b      	ldr	r3, [r7, #32]
 80055be:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80055c0:	6a3b      	ldr	r3, [r7, #32]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80055c8:	6a3b      	ldr	r3, [r7, #32]
 80055ca:	60da      	str	r2, [r3, #12]
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80055cc:	6a3b      	ldr	r3, [r7, #32]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80055d4:	6a3b      	ldr	r3, [r7, #32]
 80055d6:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != 0U)
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0302 	and.w	r3, r3, #2
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	f000 80c0 	beq.w	8005766 <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 80055e6:	6a3b      	ldr	r3, [r7, #32]
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	68db      	ldr	r3, [r3, #12]
 80055f2:	431a      	orrs	r2, r3
 80055f4:	6a3b      	ldr	r3, [r7, #32]
 80055f6:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is splitted into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80055f8:	e0b5      	b.n	8005766 <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80055fa:	6a3b      	ldr	r3, [r7, #32]
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005602:	6a3b      	ldr	r3, [r7, #32]
 8005604:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005608:	3301      	adds	r3, #1
 800560a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800560c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800560e:	2b03      	cmp	r3, #3
 8005610:	d902      	bls.n	8005618 <ETH_Prepare_Tx_Descriptors+0x300>
 8005612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005614:	3b04      	subs	r3, #4
 8005616:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800561c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005620:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8005622:	6a3b      	ldr	r3, [r7, #32]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 800562e:	6a3b      	ldr	r3, [r7, #32]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005636:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800563a:	d126      	bne.n	800568a <ETH_Prepare_Tx_Descriptors+0x372>
    {
      descidx = firstdescidx;
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005644:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005648:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for(idx = 0; idx < descnbr; idx ++)
 800564a:	2300      	movs	r3, #0
 800564c:	627b      	str	r3, [r7, #36]	; 0x24
 800564e:	e016      	b.n	800567e <ETH_Prepare_Tx_Descriptors+0x366>
      {
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8005650:	6a3b      	ldr	r3, [r7, #32]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005658:	6a3b      	ldr	r3, [r7, #32]
 800565a:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 800565c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800565e:	3301      	adds	r3, #1
 8005660:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005664:	2b03      	cmp	r3, #3
 8005666:	d902      	bls.n	800566e <ETH_Prepare_Tx_Descriptors+0x356>
 8005668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800566a:	3b04      	subs	r3, #4
 800566c:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800566e:	69bb      	ldr	r3, [r7, #24]
 8005670:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005672:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005676:	623b      	str	r3, [r7, #32]
      for(idx = 0; idx < descnbr; idx ++)
 8005678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800567a:	3301      	adds	r3, #1
 800567c:	627b      	str	r3, [r7, #36]	; 0x24
 800567e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005682:	429a      	cmp	r2, r3
 8005684:	d3e4      	bcc.n	8005650 <ETH_Prepare_Tx_Descriptors+0x338>
      }

      return HAL_ETH_ERROR_BUSY;
 8005686:	2302      	movs	r3, #2
 8005688:	e08c      	b.n	80057a4 <ETH_Prepare_Tx_Descriptors+0x48c>
    }

    descnbr += 1U;
 800568a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800568c:	3301      	adds	r3, #1
 800568e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	461a      	mov	r2, r3
 800569c:	6a3b      	ldr	r3, [r7, #32]
 800569e:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80056a0:	6a3b      	ldr	r3, [r7, #32]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	4b43      	ldr	r3, [pc, #268]	; (80057b4 <ETH_Prepare_Tx_Descriptors+0x49c>)
 80056a6:	4013      	ands	r3, r2
 80056a8:	69fa      	ldr	r2, [r7, #28]
 80056aa:	6852      	ldr	r2, [r2, #4]
 80056ac:	431a      	orrs	r2, r3
 80056ae:	6a3b      	ldr	r3, [r7, #32]
 80056b0:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d012      	beq.n	80056e0 <ETH_Prepare_Tx_Descriptors+0x3c8>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 80056ba:	69fb      	ldr	r3, [r7, #28]
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	461a      	mov	r2, r3
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80056ca:	6a3b      	ldr	r3, [r7, #32]
 80056cc:	689a      	ldr	r2, [r3, #8]
 80056ce:	4b3a      	ldr	r3, [pc, #232]	; (80057b8 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 80056d0:	4013      	ands	r3, r2
 80056d2:	69fa      	ldr	r2, [r7, #28]
 80056d4:	6852      	ldr	r2, [r2, #4]
 80056d6:	0412      	lsls	r2, r2, #16
 80056d8:	431a      	orrs	r2, r3
 80056da:	6a3b      	ldr	r3, [r7, #32]
 80056dc:	609a      	str	r2, [r3, #8]
 80056de:	e008      	b.n	80056f2 <ETH_Prepare_Tx_Descriptors+0x3da>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	2200      	movs	r2, #0
 80056e4:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80056e6:	6a3b      	ldr	r3, [r7, #32]
 80056e8:	689a      	ldr	r2, [r3, #8]
 80056ea:	4b33      	ldr	r3, [pc, #204]	; (80057b8 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 80056ec:	4013      	ands	r3, r2
 80056ee:	6a3a      	ldr	r2, [r7, #32]
 80056f0:	6093      	str	r3, [r2, #8]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 0310 	and.w	r3, r3, #16
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d00f      	beq.n	800571e <ETH_Prepare_Tx_Descriptors+0x406>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80056fe:	6a3b      	ldr	r3, [r7, #32]
 8005700:	68da      	ldr	r2, [r3, #12]
 8005702:	4b2e      	ldr	r3, [pc, #184]	; (80057bc <ETH_Prepare_Tx_Descriptors+0x4a4>)
 8005704:	4013      	ands	r3, r2
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	69d2      	ldr	r2, [r2, #28]
 800570a:	431a      	orrs	r2, r3
 800570c:	6a3b      	ldr	r3, [r7, #32]
 800570e:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8005710:	6a3b      	ldr	r3, [r7, #32]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005718:	6a3b      	ldr	r3, [r7, #32]
 800571a:	60da      	str	r2, [r3, #12]
 800571c:	e017      	b.n	800574e <ETH_Prepare_Tx_Descriptors+0x436>
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 800571e:	6a3b      	ldr	r3, [r7, #32]
 8005720:	68da      	ldr	r2, [r3, #12]
 8005722:	4b23      	ldr	r3, [pc, #140]	; (80057b0 <ETH_Prepare_Tx_Descriptors+0x498>)
 8005724:	4013      	ands	r3, r2
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	6852      	ldr	r2, [r2, #4]
 800572a:	431a      	orrs	r2, r3
 800572c:	6a3b      	ldr	r3, [r7, #32]
 800572e:	60da      	str	r2, [r3, #12]

      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	2b00      	cmp	r3, #0
 800573a:	d008      	beq.n	800574e <ETH_Prepare_Tx_Descriptors+0x436>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 800573c:	6a3b      	ldr	r3, [r7, #32]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	695b      	ldr	r3, [r3, #20]
 8005748:	431a      	orrs	r2, r3
 800574a:	6a3b      	ldr	r3, [r7, #32]
 800574c:	60da      	str	r2, [r3, #12]
      }
    }

    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 800574e:	6a3b      	ldr	r3, [r7, #32]
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005756:	6a3b      	ldr	r3, [r7, #32]
 8005758:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 800575a:	6a3b      	ldr	r3, [r7, #32]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005762:	6a3b      	ldr	r3, [r7, #32]
 8005764:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	2b00      	cmp	r3, #0
 800576c:	f47f af45 	bne.w	80055fa <ETH_Prepare_Tx_Descriptors+0x2e2>
  }

  if(ItMode != ((uint32_t)RESET))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d006      	beq.n	8005784 <ETH_Prepare_Tx_Descriptors+0x46c>
  {
    /* Set Interrupt on completition bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8005776:	6a3b      	ldr	r3, [r7, #32]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800577e:	6a3b      	ldr	r3, [r7, #32]
 8005780:	609a      	str	r2, [r3, #8]
 8005782:	e005      	b.n	8005790 <ETH_Prepare_Tx_Descriptors+0x478>
  }
  else
  {
    /* Clear Interrupt on completition bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8005784:	6a3b      	ldr	r3, [r7, #32]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800578c:	6a3b      	ldr	r3, [r7, #32]
 800578e:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8005790:	6a3b      	ldr	r3, [r7, #32]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005798:	6a3b      	ldr	r3, [r7, #32]
 800579a:	60da      	str	r2, [r3, #12]

  dmatxdesclist->CurTxDesc = descidx;
 800579c:	69bb      	ldr	r3, [r7, #24]
 800579e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057a0:	611a      	str	r2, [r3, #16]

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3734      	adds	r7, #52	; 0x34
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr
 80057b0:	ffff8000 	.word	0xffff8000
 80057b4:	ffffc000 	.word	0xffffc000
 80057b8:	c000ffff 	.word	0xc000ffff
 80057bc:	fffc0000 	.word	0xfffc0000

080057c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b089      	sub	sp, #36	; 0x24
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80057ca:	2300      	movs	r3, #0
 80057cc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80057ce:	4b89      	ldr	r3, [pc, #548]	; (80059f4 <HAL_GPIO_Init+0x234>)
 80057d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80057d2:	e194      	b.n	8005afe <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	2101      	movs	r1, #1
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	fa01 f303 	lsl.w	r3, r1, r3
 80057e0:	4013      	ands	r3, r2
 80057e2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	f000 8186 	beq.w	8005af8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d00b      	beq.n	800580c <HAL_GPIO_Init+0x4c>
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d007      	beq.n	800580c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005800:	2b11      	cmp	r3, #17
 8005802:	d003      	beq.n	800580c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	2b12      	cmp	r3, #18
 800580a:	d130      	bne.n	800586e <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	005b      	lsls	r3, r3, #1
 8005816:	2203      	movs	r2, #3
 8005818:	fa02 f303 	lsl.w	r3, r2, r3
 800581c:	43db      	mvns	r3, r3
 800581e:	69ba      	ldr	r2, [r7, #24]
 8005820:	4013      	ands	r3, r2
 8005822:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	68da      	ldr	r2, [r3, #12]
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	005b      	lsls	r3, r3, #1
 800582c:	fa02 f303 	lsl.w	r3, r2, r3
 8005830:	69ba      	ldr	r2, [r7, #24]
 8005832:	4313      	orrs	r3, r2
 8005834:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	69ba      	ldr	r2, [r7, #24]
 800583a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005842:	2201      	movs	r2, #1
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	fa02 f303 	lsl.w	r3, r2, r3
 800584a:	43db      	mvns	r3, r3
 800584c:	69ba      	ldr	r2, [r7, #24]
 800584e:	4013      	ands	r3, r2
 8005850:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	091b      	lsrs	r3, r3, #4
 8005858:	f003 0201 	and.w	r2, r3, #1
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	fa02 f303 	lsl.w	r3, r2, r3
 8005862:	69ba      	ldr	r2, [r7, #24]
 8005864:	4313      	orrs	r3, r2
 8005866:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	69ba      	ldr	r2, [r7, #24]
 800586c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	005b      	lsls	r3, r3, #1
 8005878:	2203      	movs	r2, #3
 800587a:	fa02 f303 	lsl.w	r3, r2, r3
 800587e:	43db      	mvns	r3, r3
 8005880:	69ba      	ldr	r2, [r7, #24]
 8005882:	4013      	ands	r3, r2
 8005884:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	689a      	ldr	r2, [r3, #8]
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	005b      	lsls	r3, r3, #1
 800588e:	fa02 f303 	lsl.w	r3, r2, r3
 8005892:	69ba      	ldr	r2, [r7, #24]
 8005894:	4313      	orrs	r3, r2
 8005896:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	69ba      	ldr	r2, [r7, #24]
 800589c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d003      	beq.n	80058ae <HAL_GPIO_Init+0xee>
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	2b12      	cmp	r3, #18
 80058ac:	d123      	bne.n	80058f6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	08da      	lsrs	r2, r3, #3
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	3208      	adds	r2, #8
 80058b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	f003 0307 	and.w	r3, r3, #7
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	220f      	movs	r2, #15
 80058c6:	fa02 f303 	lsl.w	r3, r2, r3
 80058ca:	43db      	mvns	r3, r3
 80058cc:	69ba      	ldr	r2, [r7, #24]
 80058ce:	4013      	ands	r3, r2
 80058d0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	691a      	ldr	r2, [r3, #16]
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	f003 0307 	and.w	r3, r3, #7
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	fa02 f303 	lsl.w	r3, r2, r3
 80058e2:	69ba      	ldr	r2, [r7, #24]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	08da      	lsrs	r2, r3, #3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	3208      	adds	r2, #8
 80058f0:	69b9      	ldr	r1, [r7, #24]
 80058f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	005b      	lsls	r3, r3, #1
 8005900:	2203      	movs	r2, #3
 8005902:	fa02 f303 	lsl.w	r3, r2, r3
 8005906:	43db      	mvns	r3, r3
 8005908:	69ba      	ldr	r2, [r7, #24]
 800590a:	4013      	ands	r3, r2
 800590c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	f003 0203 	and.w	r2, r3, #3
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	005b      	lsls	r3, r3, #1
 800591a:	fa02 f303 	lsl.w	r3, r2, r3
 800591e:	69ba      	ldr	r2, [r7, #24]
 8005920:	4313      	orrs	r3, r2
 8005922:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	69ba      	ldr	r2, [r7, #24]
 8005928:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005932:	2b00      	cmp	r3, #0
 8005934:	f000 80e0 	beq.w	8005af8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005938:	4b2f      	ldr	r3, [pc, #188]	; (80059f8 <HAL_GPIO_Init+0x238>)
 800593a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800593e:	4a2e      	ldr	r2, [pc, #184]	; (80059f8 <HAL_GPIO_Init+0x238>)
 8005940:	f043 0302 	orr.w	r3, r3, #2
 8005944:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005948:	4b2b      	ldr	r3, [pc, #172]	; (80059f8 <HAL_GPIO_Init+0x238>)
 800594a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800594e:	f003 0302 	and.w	r3, r3, #2
 8005952:	60fb      	str	r3, [r7, #12]
 8005954:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005956:	4a29      	ldr	r2, [pc, #164]	; (80059fc <HAL_GPIO_Init+0x23c>)
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	089b      	lsrs	r3, r3, #2
 800595c:	3302      	adds	r3, #2
 800595e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005962:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	f003 0303 	and.w	r3, r3, #3
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	220f      	movs	r2, #15
 800596e:	fa02 f303 	lsl.w	r3, r2, r3
 8005972:	43db      	mvns	r3, r3
 8005974:	69ba      	ldr	r2, [r7, #24]
 8005976:	4013      	ands	r3, r2
 8005978:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a20      	ldr	r2, [pc, #128]	; (8005a00 <HAL_GPIO_Init+0x240>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d052      	beq.n	8005a28 <HAL_GPIO_Init+0x268>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a1f      	ldr	r2, [pc, #124]	; (8005a04 <HAL_GPIO_Init+0x244>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d031      	beq.n	80059ee <HAL_GPIO_Init+0x22e>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a1e      	ldr	r2, [pc, #120]	; (8005a08 <HAL_GPIO_Init+0x248>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d02b      	beq.n	80059ea <HAL_GPIO_Init+0x22a>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a1d      	ldr	r2, [pc, #116]	; (8005a0c <HAL_GPIO_Init+0x24c>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d025      	beq.n	80059e6 <HAL_GPIO_Init+0x226>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a1c      	ldr	r2, [pc, #112]	; (8005a10 <HAL_GPIO_Init+0x250>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d01f      	beq.n	80059e2 <HAL_GPIO_Init+0x222>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a1b      	ldr	r2, [pc, #108]	; (8005a14 <HAL_GPIO_Init+0x254>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d019      	beq.n	80059de <HAL_GPIO_Init+0x21e>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a1a      	ldr	r2, [pc, #104]	; (8005a18 <HAL_GPIO_Init+0x258>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d013      	beq.n	80059da <HAL_GPIO_Init+0x21a>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a19      	ldr	r2, [pc, #100]	; (8005a1c <HAL_GPIO_Init+0x25c>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d00d      	beq.n	80059d6 <HAL_GPIO_Init+0x216>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a18      	ldr	r2, [pc, #96]	; (8005a20 <HAL_GPIO_Init+0x260>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d007      	beq.n	80059d2 <HAL_GPIO_Init+0x212>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a17      	ldr	r2, [pc, #92]	; (8005a24 <HAL_GPIO_Init+0x264>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d101      	bne.n	80059ce <HAL_GPIO_Init+0x20e>
 80059ca:	2309      	movs	r3, #9
 80059cc:	e02d      	b.n	8005a2a <HAL_GPIO_Init+0x26a>
 80059ce:	230a      	movs	r3, #10
 80059d0:	e02b      	b.n	8005a2a <HAL_GPIO_Init+0x26a>
 80059d2:	2308      	movs	r3, #8
 80059d4:	e029      	b.n	8005a2a <HAL_GPIO_Init+0x26a>
 80059d6:	2307      	movs	r3, #7
 80059d8:	e027      	b.n	8005a2a <HAL_GPIO_Init+0x26a>
 80059da:	2306      	movs	r3, #6
 80059dc:	e025      	b.n	8005a2a <HAL_GPIO_Init+0x26a>
 80059de:	2305      	movs	r3, #5
 80059e0:	e023      	b.n	8005a2a <HAL_GPIO_Init+0x26a>
 80059e2:	2304      	movs	r3, #4
 80059e4:	e021      	b.n	8005a2a <HAL_GPIO_Init+0x26a>
 80059e6:	2303      	movs	r3, #3
 80059e8:	e01f      	b.n	8005a2a <HAL_GPIO_Init+0x26a>
 80059ea:	2302      	movs	r3, #2
 80059ec:	e01d      	b.n	8005a2a <HAL_GPIO_Init+0x26a>
 80059ee:	2301      	movs	r3, #1
 80059f0:	e01b      	b.n	8005a2a <HAL_GPIO_Init+0x26a>
 80059f2:	bf00      	nop
 80059f4:	58000080 	.word	0x58000080
 80059f8:	58024400 	.word	0x58024400
 80059fc:	58000400 	.word	0x58000400
 8005a00:	58020000 	.word	0x58020000
 8005a04:	58020400 	.word	0x58020400
 8005a08:	58020800 	.word	0x58020800
 8005a0c:	58020c00 	.word	0x58020c00
 8005a10:	58021000 	.word	0x58021000
 8005a14:	58021400 	.word	0x58021400
 8005a18:	58021800 	.word	0x58021800
 8005a1c:	58021c00 	.word	0x58021c00
 8005a20:	58022000 	.word	0x58022000
 8005a24:	58022400 	.word	0x58022400
 8005a28:	2300      	movs	r3, #0
 8005a2a:	69fa      	ldr	r2, [r7, #28]
 8005a2c:	f002 0203 	and.w	r2, r2, #3
 8005a30:	0092      	lsls	r2, r2, #2
 8005a32:	4093      	lsls	r3, r2
 8005a34:	69ba      	ldr	r2, [r7, #24]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005a3a:	4938      	ldr	r1, [pc, #224]	; (8005b1c <HAL_GPIO_Init+0x35c>)
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	089b      	lsrs	r3, r3, #2
 8005a40:	3302      	adds	r3, #2
 8005a42:	69ba      	ldr	r2, [r7, #24]
 8005a44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	43db      	mvns	r3, r3
 8005a52:	69ba      	ldr	r2, [r7, #24]
 8005a54:	4013      	ands	r3, r2
 8005a56:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d003      	beq.n	8005a6c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005a64:	69ba      	ldr	r2, [r7, #24]
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	69ba      	ldr	r2, [r7, #24]
 8005a70:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	43db      	mvns	r3, r3
 8005a7c:	69ba      	ldr	r2, [r7, #24]
 8005a7e:	4013      	ands	r3, r2
 8005a80:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d003      	beq.n	8005a96 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005a8e:	69ba      	ldr	r2, [r7, #24]
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	4313      	orrs	r3, r2
 8005a94:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	69ba      	ldr	r2, [r7, #24]
 8005a9a:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	43db      	mvns	r3, r3
 8005aa8:	69ba      	ldr	r2, [r7, #24]
 8005aaa:	4013      	ands	r3, r2
 8005aac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d003      	beq.n	8005ac2 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8005aba:	69ba      	ldr	r2, [r7, #24]
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005ac2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005aca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	43db      	mvns	r3, r3
 8005ad6:	69ba      	ldr	r2, [r7, #24]
 8005ad8:	4013      	ands	r3, r2
 8005ada:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d003      	beq.n	8005af0 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8005ae8:	69ba      	ldr	r2, [r7, #24]
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005af0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	3301      	adds	r3, #1
 8005afc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	fa22 f303 	lsr.w	r3, r2, r3
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	f47f ae63 	bne.w	80057d4 <HAL_GPIO_Init+0x14>
  }
}
 8005b0e:	bf00      	nop
 8005b10:	3724      	adds	r7, #36	; 0x24
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	58000400 	.word	0x58000400

08005b20 <HAL_HSEM_Take>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_HSEM_Take(uint32_t SemID, uint32_t ProcessID)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
  }
#else
  /* First step  write R register with MasterID, processID and take bit=1*/
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK);
 8005b2a:	490c      	ldr	r1, [pc, #48]	; (8005b5c <HAL_HSEM_Take+0x3c>)
 8005b2c:	683a      	ldr	r2, [r7, #0]
 8005b2e:	4b0c      	ldr	r3, [pc, #48]	; (8005b60 <HAL_HSEM_Take+0x40>)
 8005b30:	4313      	orrs	r3, r2
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  /* second step : read the R register . Take achieved if MasterID and processID match and take bit set to 1 */
  if (HSEM->R[SemID] == (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK))
 8005b38:	4a08      	ldr	r2, [pc, #32]	; (8005b5c <HAL_HSEM_Take+0x3c>)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005b40:	6839      	ldr	r1, [r7, #0]
 8005b42:	4b07      	ldr	r3, [pc, #28]	; (8005b60 <HAL_HSEM_Take+0x40>)
 8005b44:	430b      	orrs	r3, r1
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d101      	bne.n	8005b4e <HAL_HSEM_Take+0x2e>
  {
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	e000      	b.n	8005b50 <HAL_HSEM_Take+0x30>
  }
#endif

  /* Semaphore take fails*/
  return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr
 8005b5c:	58026400 	.word	0x58026400
 8005b60:	80000300 	.word	0x80000300

08005b64 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8005b6c:	4a08      	ldr	r2, [pc, #32]	; (8005b90 <HAL_HSEM_FastTake+0x2c>)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	3320      	adds	r3, #32
 8005b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b76:	4a07      	ldr	r2, [pc, #28]	; (8005b94 <HAL_HSEM_FastTake+0x30>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d101      	bne.n	8005b80 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	e000      	b.n	8005b82 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	370c      	adds	r7, #12
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr
 8005b8e:	bf00      	nop
 8005b90:	58026400 	.word	0x58026400
 8005b94:	80000300 	.word	0x80000300

08005b98 <HAL_HSEM_IsSemTaken>:
  * @brief  Check semaphore state Taken or not.
  * @param  SemID: semaphore ID
  * @retval HAL HSEM state
  */
uint32_t HAL_HSEM_IsSemTaken(uint32_t SemID)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b083      	sub	sp, #12
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  return (((HSEM->R[SemID] & HSEM_R_LOCK) != 0U) ? 1UL : 0UL);
 8005ba0:	4a07      	ldr	r2, [pc, #28]	; (8005bc0 <HAL_HSEM_IsSemTaken+0x28>)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	da01      	bge.n	8005bb0 <HAL_HSEM_IsSemTaken+0x18>
 8005bac:	2301      	movs	r3, #1
 8005bae:	e000      	b.n	8005bb2 <HAL_HSEM_IsSemTaken+0x1a>
 8005bb0:	2300      	movs	r3, #0
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	370c      	adds	r7, #12
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	58026400 	.word	0x58026400

08005bc4 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b083      	sub	sp, #12
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8005bce:	4906      	ldr	r1, [pc, #24]	; (8005be8 <HAL_HSEM_Release+0x24>)
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8005bdc:	bf00      	nop
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr
 8005be8:	58026400 	.word	0x58026400

08005bec <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005bfc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	370c      	adds	r7, #12
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8005c14:	4b29      	ldr	r3, [pc, #164]	; (8005cbc <HAL_PWREx_ConfigSupply+0xb0>)
 8005c16:	68db      	ldr	r3, [r3, #12]
 8005c18:	f003 0307 	and.w	r3, r3, #7
 8005c1c:	2b06      	cmp	r3, #6
 8005c1e:	d00a      	beq.n	8005c36 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005c20:	4b26      	ldr	r3, [pc, #152]	; (8005cbc <HAL_PWREx_ConfigSupply+0xb0>)
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c28:	687a      	ldr	r2, [r7, #4]
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d001      	beq.n	8005c32 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e040      	b.n	8005cb4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005c32:	2300      	movs	r3, #0
 8005c34:	e03e      	b.n	8005cb4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005c36:	4b21      	ldr	r3, [pc, #132]	; (8005cbc <HAL_PWREx_ConfigSupply+0xb0>)
 8005c38:	68db      	ldr	r3, [r3, #12]
 8005c3a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8005c3e:	491f      	ldr	r1, [pc, #124]	; (8005cbc <HAL_PWREx_ConfigSupply+0xb0>)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005c46:	f7fb fe8b 	bl	8001960 <HAL_GetTick>
 8005c4a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005c4c:	e009      	b.n	8005c62 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005c4e:	f7fb fe87 	bl	8001960 <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c5c:	d901      	bls.n	8005c62 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e028      	b.n	8005cb4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005c62:	4b16      	ldr	r3, [pc, #88]	; (8005cbc <HAL_PWREx_ConfigSupply+0xb0>)
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c6e:	d1ee      	bne.n	8005c4e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2b1e      	cmp	r3, #30
 8005c74:	d008      	beq.n	8005c88 <HAL_PWREx_ConfigSupply+0x7c>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2b2e      	cmp	r3, #46	; 0x2e
 8005c7a:	d005      	beq.n	8005c88 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2b1d      	cmp	r3, #29
 8005c80:	d002      	beq.n	8005c88 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2b2d      	cmp	r3, #45	; 0x2d
 8005c86:	d114      	bne.n	8005cb2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005c88:	f7fb fe6a 	bl	8001960 <HAL_GetTick>
 8005c8c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005c8e:	e009      	b.n	8005ca4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005c90:	f7fb fe66 	bl	8001960 <HAL_GetTick>
 8005c94:	4602      	mov	r2, r0
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c9e:	d901      	bls.n	8005ca4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e007      	b.n	8005cb4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005ca4:	4b05      	ldr	r3, [pc, #20]	; (8005cbc <HAL_PWREx_ConfigSupply+0xb0>)
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cb0:	d1ee      	bne.n	8005c90 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005cb2:	2300      	movs	r3, #0
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3710      	adds	r7, #16
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	58024800 	.word	0x58024800

08005cc0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b08c      	sub	sp, #48	; 0x30
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d101      	bne.n	8005cd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e3ff      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0301 	and.w	r3, r3, #1
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	f000 8087 	beq.w	8005dee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ce0:	4b99      	ldr	r3, [pc, #612]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005cea:	4b97      	ldr	r3, [pc, #604]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cee:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf2:	2b10      	cmp	r3, #16
 8005cf4:	d007      	beq.n	8005d06 <HAL_RCC_OscConfig+0x46>
 8005cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf8:	2b18      	cmp	r3, #24
 8005cfa:	d110      	bne.n	8005d1e <HAL_RCC_OscConfig+0x5e>
 8005cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cfe:	f003 0303 	and.w	r3, r3, #3
 8005d02:	2b02      	cmp	r3, #2
 8005d04:	d10b      	bne.n	8005d1e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d06:	4b90      	ldr	r3, [pc, #576]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d06c      	beq.n	8005dec <HAL_RCC_OscConfig+0x12c>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d168      	bne.n	8005dec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e3d9      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d26:	d106      	bne.n	8005d36 <HAL_RCC_OscConfig+0x76>
 8005d28:	4b87      	ldr	r3, [pc, #540]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a86      	ldr	r2, [pc, #536]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d32:	6013      	str	r3, [r2, #0]
 8005d34:	e02e      	b.n	8005d94 <HAL_RCC_OscConfig+0xd4>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d10c      	bne.n	8005d58 <HAL_RCC_OscConfig+0x98>
 8005d3e:	4b82      	ldr	r3, [pc, #520]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a81      	ldr	r2, [pc, #516]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d48:	6013      	str	r3, [r2, #0]
 8005d4a:	4b7f      	ldr	r3, [pc, #508]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a7e      	ldr	r2, [pc, #504]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d54:	6013      	str	r3, [r2, #0]
 8005d56:	e01d      	b.n	8005d94 <HAL_RCC_OscConfig+0xd4>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d60:	d10c      	bne.n	8005d7c <HAL_RCC_OscConfig+0xbc>
 8005d62:	4b79      	ldr	r3, [pc, #484]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a78      	ldr	r2, [pc, #480]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d6c:	6013      	str	r3, [r2, #0]
 8005d6e:	4b76      	ldr	r3, [pc, #472]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a75      	ldr	r2, [pc, #468]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d78:	6013      	str	r3, [r2, #0]
 8005d7a:	e00b      	b.n	8005d94 <HAL_RCC_OscConfig+0xd4>
 8005d7c:	4b72      	ldr	r3, [pc, #456]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a71      	ldr	r2, [pc, #452]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d86:	6013      	str	r3, [r2, #0]
 8005d88:	4b6f      	ldr	r3, [pc, #444]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a6e      	ldr	r2, [pc, #440]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005d8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d013      	beq.n	8005dc4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d9c:	f7fb fde0 	bl	8001960 <HAL_GetTick>
 8005da0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005da2:	e008      	b.n	8005db6 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005da4:	f7fb fddc 	bl	8001960 <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	2b64      	cmp	r3, #100	; 0x64
 8005db0:	d901      	bls.n	8005db6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e38d      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005db6:	4b64      	ldr	r3, [pc, #400]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d0f0      	beq.n	8005da4 <HAL_RCC_OscConfig+0xe4>
 8005dc2:	e014      	b.n	8005dee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc4:	f7fb fdcc 	bl	8001960 <HAL_GetTick>
 8005dc8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005dca:	e008      	b.n	8005dde <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005dcc:	f7fb fdc8 	bl	8001960 <HAL_GetTick>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	2b64      	cmp	r3, #100	; 0x64
 8005dd8:	d901      	bls.n	8005dde <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e379      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005dde:	4b5a      	ldr	r3, [pc, #360]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1f0      	bne.n	8005dcc <HAL_RCC_OscConfig+0x10c>
 8005dea:	e000      	b.n	8005dee <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005dec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 0302 	and.w	r3, r3, #2
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	f000 80ae 	beq.w	8005f58 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005dfc:	4b52      	ldr	r3, [pc, #328]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005dfe:	691b      	ldr	r3, [r3, #16]
 8005e00:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e04:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005e06:	4b50      	ldr	r3, [pc, #320]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e0a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005e0c:	6a3b      	ldr	r3, [r7, #32]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d007      	beq.n	8005e22 <HAL_RCC_OscConfig+0x162>
 8005e12:	6a3b      	ldr	r3, [r7, #32]
 8005e14:	2b18      	cmp	r3, #24
 8005e16:	d13a      	bne.n	8005e8e <HAL_RCC_OscConfig+0x1ce>
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	f003 0303 	and.w	r3, r3, #3
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d135      	bne.n	8005e8e <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e22:	4b49      	ldr	r3, [pc, #292]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0304 	and.w	r3, r3, #4
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d005      	beq.n	8005e3a <HAL_RCC_OscConfig+0x17a>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d101      	bne.n	8005e3a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e34b      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e3a:	f7fb fd9d 	bl	8001978 <HAL_GetREVID>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	f241 0303 	movw	r3, #4099	; 0x1003
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d817      	bhi.n	8005e78 <HAL_RCC_OscConfig+0x1b8>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	691b      	ldr	r3, [r3, #16]
 8005e4c:	2b40      	cmp	r3, #64	; 0x40
 8005e4e:	d108      	bne.n	8005e62 <HAL_RCC_OscConfig+0x1a2>
 8005e50:	4b3d      	ldr	r3, [pc, #244]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005e58:	4a3b      	ldr	r2, [pc, #236]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005e5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e5e:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e60:	e07a      	b.n	8005f58 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e62:	4b39      	ldr	r3, [pc, #228]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	691b      	ldr	r3, [r3, #16]
 8005e6e:	031b      	lsls	r3, r3, #12
 8005e70:	4935      	ldr	r1, [pc, #212]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005e72:	4313      	orrs	r3, r2
 8005e74:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e76:	e06f      	b.n	8005f58 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e78:	4b33      	ldr	r3, [pc, #204]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	061b      	lsls	r3, r3, #24
 8005e86:	4930      	ldr	r1, [pc, #192]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e8c:	e064      	b.n	8005f58 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d045      	beq.n	8005f22 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005e96:	4b2c      	ldr	r3, [pc, #176]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f023 0219 	bic.w	r2, r3, #25
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	4929      	ldr	r1, [pc, #164]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ea8:	f7fb fd5a 	bl	8001960 <HAL_GetTick>
 8005eac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005eae:	e008      	b.n	8005ec2 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005eb0:	f7fb fd56 	bl	8001960 <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	2b02      	cmp	r3, #2
 8005ebc:	d901      	bls.n	8005ec2 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e307      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005ec2:	4b21      	ldr	r3, [pc, #132]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0304 	and.w	r3, r3, #4
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d0f0      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ece:	f7fb fd53 	bl	8001978 <HAL_GetREVID>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	f241 0303 	movw	r3, #4099	; 0x1003
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d817      	bhi.n	8005f0c <HAL_RCC_OscConfig+0x24c>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	691b      	ldr	r3, [r3, #16]
 8005ee0:	2b40      	cmp	r3, #64	; 0x40
 8005ee2:	d108      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x236>
 8005ee4:	4b18      	ldr	r3, [pc, #96]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005eec:	4a16      	ldr	r2, [pc, #88]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005eee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ef2:	6053      	str	r3, [r2, #4]
 8005ef4:	e030      	b.n	8005f58 <HAL_RCC_OscConfig+0x298>
 8005ef6:	4b14      	ldr	r3, [pc, #80]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	031b      	lsls	r3, r3, #12
 8005f04:	4910      	ldr	r1, [pc, #64]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	604b      	str	r3, [r1, #4]
 8005f0a:	e025      	b.n	8005f58 <HAL_RCC_OscConfig+0x298>
 8005f0c:	4b0e      	ldr	r3, [pc, #56]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	061b      	lsls	r3, r3, #24
 8005f1a:	490b      	ldr	r1, [pc, #44]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	604b      	str	r3, [r1, #4]
 8005f20:	e01a      	b.n	8005f58 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f22:	4b09      	ldr	r3, [pc, #36]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a08      	ldr	r2, [pc, #32]	; (8005f48 <HAL_RCC_OscConfig+0x288>)
 8005f28:	f023 0301 	bic.w	r3, r3, #1
 8005f2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f2e:	f7fb fd17 	bl	8001960 <HAL_GetTick>
 8005f32:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005f34:	e00a      	b.n	8005f4c <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f36:	f7fb fd13 	bl	8001960 <HAL_GetTick>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	d903      	bls.n	8005f4c <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e2c4      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
 8005f48:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005f4c:	4ba4      	ldr	r3, [pc, #656]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f003 0304 	and.w	r3, r3, #4
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d1ee      	bne.n	8005f36 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 0310 	and.w	r3, r3, #16
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	f000 80a9 	beq.w	80060b8 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f66:	4b9e      	ldr	r3, [pc, #632]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005f6e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005f70:	4b9b      	ldr	r3, [pc, #620]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8005f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f74:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005f76:	69bb      	ldr	r3, [r7, #24]
 8005f78:	2b08      	cmp	r3, #8
 8005f7a:	d007      	beq.n	8005f8c <HAL_RCC_OscConfig+0x2cc>
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	2b18      	cmp	r3, #24
 8005f80:	d13a      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x338>
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	f003 0303 	and.w	r3, r3, #3
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d135      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005f8c:	4b94      	ldr	r3, [pc, #592]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d005      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x2e4>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	69db      	ldr	r3, [r3, #28]
 8005f9c:	2b80      	cmp	r3, #128	; 0x80
 8005f9e:	d001      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e296      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005fa4:	f7fb fce8 	bl	8001978 <HAL_GetREVID>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	f241 0303 	movw	r3, #4099	; 0x1003
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d817      	bhi.n	8005fe2 <HAL_RCC_OscConfig+0x322>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a1b      	ldr	r3, [r3, #32]
 8005fb6:	2b20      	cmp	r3, #32
 8005fb8:	d108      	bne.n	8005fcc <HAL_RCC_OscConfig+0x30c>
 8005fba:	4b89      	ldr	r3, [pc, #548]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005fc2:	4a87      	ldr	r2, [pc, #540]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8005fc4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005fc8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005fca:	e075      	b.n	80060b8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005fcc:	4b84      	ldr	r3, [pc, #528]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6a1b      	ldr	r3, [r3, #32]
 8005fd8:	069b      	lsls	r3, r3, #26
 8005fda:	4981      	ldr	r1, [pc, #516]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005fe0:	e06a      	b.n	80060b8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005fe2:	4b7f      	ldr	r3, [pc, #508]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a1b      	ldr	r3, [r3, #32]
 8005fee:	061b      	lsls	r3, r3, #24
 8005ff0:	497b      	ldr	r1, [pc, #492]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005ff6:	e05f      	b.n	80060b8 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	69db      	ldr	r3, [r3, #28]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d042      	beq.n	8006086 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006000:	4b77      	ldr	r3, [pc, #476]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a76      	ldr	r2, [pc, #472]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8006006:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800600a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800600c:	f7fb fca8 	bl	8001960 <HAL_GetTick>
 8006010:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006012:	e008      	b.n	8006026 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006014:	f7fb fca4 	bl	8001960 <HAL_GetTick>
 8006018:	4602      	mov	r2, r0
 800601a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601c:	1ad3      	subs	r3, r2, r3
 800601e:	2b02      	cmp	r3, #2
 8006020:	d901      	bls.n	8006026 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006022:	2303      	movs	r3, #3
 8006024:	e255      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006026:	4b6e      	ldr	r3, [pc, #440]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800602e:	2b00      	cmp	r3, #0
 8006030:	d0f0      	beq.n	8006014 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006032:	f7fb fca1 	bl	8001978 <HAL_GetREVID>
 8006036:	4602      	mov	r2, r0
 8006038:	f241 0303 	movw	r3, #4099	; 0x1003
 800603c:	429a      	cmp	r2, r3
 800603e:	d817      	bhi.n	8006070 <HAL_RCC_OscConfig+0x3b0>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a1b      	ldr	r3, [r3, #32]
 8006044:	2b20      	cmp	r3, #32
 8006046:	d108      	bne.n	800605a <HAL_RCC_OscConfig+0x39a>
 8006048:	4b65      	ldr	r3, [pc, #404]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006050:	4a63      	ldr	r2, [pc, #396]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8006052:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006056:	6053      	str	r3, [r2, #4]
 8006058:	e02e      	b.n	80060b8 <HAL_RCC_OscConfig+0x3f8>
 800605a:	4b61      	ldr	r3, [pc, #388]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a1b      	ldr	r3, [r3, #32]
 8006066:	069b      	lsls	r3, r3, #26
 8006068:	495d      	ldr	r1, [pc, #372]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 800606a:	4313      	orrs	r3, r2
 800606c:	604b      	str	r3, [r1, #4]
 800606e:	e023      	b.n	80060b8 <HAL_RCC_OscConfig+0x3f8>
 8006070:	4b5b      	ldr	r3, [pc, #364]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8006072:	68db      	ldr	r3, [r3, #12]
 8006074:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6a1b      	ldr	r3, [r3, #32]
 800607c:	061b      	lsls	r3, r3, #24
 800607e:	4958      	ldr	r1, [pc, #352]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8006080:	4313      	orrs	r3, r2
 8006082:	60cb      	str	r3, [r1, #12]
 8006084:	e018      	b.n	80060b8 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006086:	4b56      	ldr	r3, [pc, #344]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a55      	ldr	r2, [pc, #340]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 800608c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006090:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006092:	f7fb fc65 	bl	8001960 <HAL_GetTick>
 8006096:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006098:	e008      	b.n	80060ac <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800609a:	f7fb fc61 	bl	8001960 <HAL_GetTick>
 800609e:	4602      	mov	r2, r0
 80060a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a2:	1ad3      	subs	r3, r2, r3
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d901      	bls.n	80060ac <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 80060a8:	2303      	movs	r3, #3
 80060aa:	e212      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80060ac:	4b4c      	ldr	r3, [pc, #304]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d1f0      	bne.n	800609a <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 0308 	and.w	r3, r3, #8
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d036      	beq.n	8006132 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	695b      	ldr	r3, [r3, #20]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d019      	beq.n	8006100 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80060cc:	4b44      	ldr	r3, [pc, #272]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 80060ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060d0:	4a43      	ldr	r2, [pc, #268]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 80060d2:	f043 0301 	orr.w	r3, r3, #1
 80060d6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060d8:	f7fb fc42 	bl	8001960 <HAL_GetTick>
 80060dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80060de:	e008      	b.n	80060f2 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80060e0:	f7fb fc3e 	bl	8001960 <HAL_GetTick>
 80060e4:	4602      	mov	r2, r0
 80060e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	2b02      	cmp	r3, #2
 80060ec:	d901      	bls.n	80060f2 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	e1ef      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80060f2:	4b3b      	ldr	r3, [pc, #236]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 80060f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060f6:	f003 0302 	and.w	r3, r3, #2
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d0f0      	beq.n	80060e0 <HAL_RCC_OscConfig+0x420>
 80060fe:	e018      	b.n	8006132 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006100:	4b37      	ldr	r3, [pc, #220]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8006102:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006104:	4a36      	ldr	r2, [pc, #216]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8006106:	f023 0301 	bic.w	r3, r3, #1
 800610a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800610c:	f7fb fc28 	bl	8001960 <HAL_GetTick>
 8006110:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006112:	e008      	b.n	8006126 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006114:	f7fb fc24 	bl	8001960 <HAL_GetTick>
 8006118:	4602      	mov	r2, r0
 800611a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	2b02      	cmp	r3, #2
 8006120:	d901      	bls.n	8006126 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8006122:	2303      	movs	r3, #3
 8006124:	e1d5      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006126:	4b2e      	ldr	r3, [pc, #184]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8006128:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800612a:	f003 0302 	and.w	r3, r3, #2
 800612e:	2b00      	cmp	r3, #0
 8006130:	d1f0      	bne.n	8006114 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 0320 	and.w	r3, r3, #32
 800613a:	2b00      	cmp	r3, #0
 800613c:	d036      	beq.n	80061ac <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	699b      	ldr	r3, [r3, #24]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d019      	beq.n	800617a <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006146:	4b26      	ldr	r3, [pc, #152]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a25      	ldr	r2, [pc, #148]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 800614c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006150:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006152:	f7fb fc05 	bl	8001960 <HAL_GetTick>
 8006156:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006158:	e008      	b.n	800616c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800615a:	f7fb fc01 	bl	8001960 <HAL_GetTick>
 800615e:	4602      	mov	r2, r0
 8006160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006162:	1ad3      	subs	r3, r2, r3
 8006164:	2b02      	cmp	r3, #2
 8006166:	d901      	bls.n	800616c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006168:	2303      	movs	r3, #3
 800616a:	e1b2      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800616c:	4b1c      	ldr	r3, [pc, #112]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d0f0      	beq.n	800615a <HAL_RCC_OscConfig+0x49a>
 8006178:	e018      	b.n	80061ac <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800617a:	4b19      	ldr	r3, [pc, #100]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a18      	ldr	r2, [pc, #96]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 8006180:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006184:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006186:	f7fb fbeb 	bl	8001960 <HAL_GetTick>
 800618a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800618c:	e008      	b.n	80061a0 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800618e:	f7fb fbe7 	bl	8001960 <HAL_GetTick>
 8006192:	4602      	mov	r2, r0
 8006194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006196:	1ad3      	subs	r3, r2, r3
 8006198:	2b02      	cmp	r3, #2
 800619a:	d901      	bls.n	80061a0 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 800619c:	2303      	movs	r3, #3
 800619e:	e198      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80061a0:	4b0f      	ldr	r3, [pc, #60]	; (80061e0 <HAL_RCC_OscConfig+0x520>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d1f0      	bne.n	800618e <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0304 	and.w	r3, r3, #4
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f000 8085 	beq.w	80062c4 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80061ba:	4b0a      	ldr	r3, [pc, #40]	; (80061e4 <HAL_RCC_OscConfig+0x524>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a09      	ldr	r2, [pc, #36]	; (80061e4 <HAL_RCC_OscConfig+0x524>)
 80061c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061c4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80061c6:	f7fb fbcb 	bl	8001960 <HAL_GetTick>
 80061ca:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061cc:	e00c      	b.n	80061e8 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80061ce:	f7fb fbc7 	bl	8001960 <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	2b64      	cmp	r3, #100	; 0x64
 80061da:	d905      	bls.n	80061e8 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 80061dc:	2303      	movs	r3, #3
 80061de:	e178      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
 80061e0:	58024400 	.word	0x58024400
 80061e4:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061e8:	4b96      	ldr	r3, [pc, #600]	; (8006444 <HAL_RCC_OscConfig+0x784>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d0ec      	beq.n	80061ce <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d106      	bne.n	800620a <HAL_RCC_OscConfig+0x54a>
 80061fc:	4b92      	ldr	r3, [pc, #584]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80061fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006200:	4a91      	ldr	r2, [pc, #580]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006202:	f043 0301 	orr.w	r3, r3, #1
 8006206:	6713      	str	r3, [r2, #112]	; 0x70
 8006208:	e02d      	b.n	8006266 <HAL_RCC_OscConfig+0x5a6>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d10c      	bne.n	800622c <HAL_RCC_OscConfig+0x56c>
 8006212:	4b8d      	ldr	r3, [pc, #564]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006216:	4a8c      	ldr	r2, [pc, #560]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006218:	f023 0301 	bic.w	r3, r3, #1
 800621c:	6713      	str	r3, [r2, #112]	; 0x70
 800621e:	4b8a      	ldr	r3, [pc, #552]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006222:	4a89      	ldr	r2, [pc, #548]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006224:	f023 0304 	bic.w	r3, r3, #4
 8006228:	6713      	str	r3, [r2, #112]	; 0x70
 800622a:	e01c      	b.n	8006266 <HAL_RCC_OscConfig+0x5a6>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	2b05      	cmp	r3, #5
 8006232:	d10c      	bne.n	800624e <HAL_RCC_OscConfig+0x58e>
 8006234:	4b84      	ldr	r3, [pc, #528]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006236:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006238:	4a83      	ldr	r2, [pc, #524]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 800623a:	f043 0304 	orr.w	r3, r3, #4
 800623e:	6713      	str	r3, [r2, #112]	; 0x70
 8006240:	4b81      	ldr	r3, [pc, #516]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006242:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006244:	4a80      	ldr	r2, [pc, #512]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006246:	f043 0301 	orr.w	r3, r3, #1
 800624a:	6713      	str	r3, [r2, #112]	; 0x70
 800624c:	e00b      	b.n	8006266 <HAL_RCC_OscConfig+0x5a6>
 800624e:	4b7e      	ldr	r3, [pc, #504]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006252:	4a7d      	ldr	r2, [pc, #500]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006254:	f023 0301 	bic.w	r3, r3, #1
 8006258:	6713      	str	r3, [r2, #112]	; 0x70
 800625a:	4b7b      	ldr	r3, [pc, #492]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 800625c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800625e:	4a7a      	ldr	r2, [pc, #488]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006260:	f023 0304 	bic.w	r3, r3, #4
 8006264:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d015      	beq.n	800629a <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800626e:	f7fb fb77 	bl	8001960 <HAL_GetTick>
 8006272:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006274:	e00a      	b.n	800628c <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006276:	f7fb fb73 	bl	8001960 <HAL_GetTick>
 800627a:	4602      	mov	r2, r0
 800627c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627e:	1ad3      	subs	r3, r2, r3
 8006280:	f241 3288 	movw	r2, #5000	; 0x1388
 8006284:	4293      	cmp	r3, r2
 8006286:	d901      	bls.n	800628c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8006288:	2303      	movs	r3, #3
 800628a:	e122      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800628c:	4b6e      	ldr	r3, [pc, #440]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 800628e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006290:	f003 0302 	and.w	r3, r3, #2
 8006294:	2b00      	cmp	r3, #0
 8006296:	d0ee      	beq.n	8006276 <HAL_RCC_OscConfig+0x5b6>
 8006298:	e014      	b.n	80062c4 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800629a:	f7fb fb61 	bl	8001960 <HAL_GetTick>
 800629e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80062a0:	e00a      	b.n	80062b8 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062a2:	f7fb fb5d 	bl	8001960 <HAL_GetTick>
 80062a6:	4602      	mov	r2, r0
 80062a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d901      	bls.n	80062b8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 80062b4:	2303      	movs	r3, #3
 80062b6:	e10c      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80062b8:	4b63      	ldr	r3, [pc, #396]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80062ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062bc:	f003 0302 	and.w	r3, r3, #2
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d1ee      	bne.n	80062a2 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	f000 8101 	beq.w	80064d0 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80062ce:	4b5e      	ldr	r3, [pc, #376]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80062d0:	691b      	ldr	r3, [r3, #16]
 80062d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80062d6:	2b18      	cmp	r3, #24
 80062d8:	f000 80bc 	beq.w	8006454 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e0:	2b02      	cmp	r3, #2
 80062e2:	f040 8095 	bne.w	8006410 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062e6:	4b58      	ldr	r3, [pc, #352]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a57      	ldr	r2, [pc, #348]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80062ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80062f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062f2:	f7fb fb35 	bl	8001960 <HAL_GetTick>
 80062f6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80062f8:	e008      	b.n	800630c <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062fa:	f7fb fb31 	bl	8001960 <HAL_GetTick>
 80062fe:	4602      	mov	r2, r0
 8006300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006302:	1ad3      	subs	r3, r2, r3
 8006304:	2b02      	cmp	r3, #2
 8006306:	d901      	bls.n	800630c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8006308:	2303      	movs	r3, #3
 800630a:	e0e2      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800630c:	4b4e      	ldr	r3, [pc, #312]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006314:	2b00      	cmp	r3, #0
 8006316:	d1f0      	bne.n	80062fa <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006318:	4b4b      	ldr	r3, [pc, #300]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 800631a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800631c:	4b4b      	ldr	r3, [pc, #300]	; (800644c <HAL_RCC_OscConfig+0x78c>)
 800631e:	4013      	ands	r3, r2
 8006320:	687a      	ldr	r2, [r7, #4]
 8006322:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006328:	0112      	lsls	r2, r2, #4
 800632a:	430a      	orrs	r2, r1
 800632c:	4946      	ldr	r1, [pc, #280]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 800632e:	4313      	orrs	r3, r2
 8006330:	628b      	str	r3, [r1, #40]	; 0x28
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006336:	3b01      	subs	r3, #1
 8006338:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006340:	3b01      	subs	r3, #1
 8006342:	025b      	lsls	r3, r3, #9
 8006344:	b29b      	uxth	r3, r3
 8006346:	431a      	orrs	r2, r3
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800634c:	3b01      	subs	r3, #1
 800634e:	041b      	lsls	r3, r3, #16
 8006350:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006354:	431a      	orrs	r2, r3
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800635a:	3b01      	subs	r3, #1
 800635c:	061b      	lsls	r3, r3, #24
 800635e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006362:	4939      	ldr	r1, [pc, #228]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006364:	4313      	orrs	r3, r2
 8006366:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8006368:	4b37      	ldr	r3, [pc, #220]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 800636a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800636c:	4a36      	ldr	r2, [pc, #216]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 800636e:	f023 0301 	bic.w	r3, r3, #1
 8006372:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006374:	4b34      	ldr	r3, [pc, #208]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006376:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006378:	4b35      	ldr	r3, [pc, #212]	; (8006450 <HAL_RCC_OscConfig+0x790>)
 800637a:	4013      	ands	r3, r2
 800637c:	687a      	ldr	r2, [r7, #4]
 800637e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006380:	00d2      	lsls	r2, r2, #3
 8006382:	4931      	ldr	r1, [pc, #196]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006384:	4313      	orrs	r3, r2
 8006386:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006388:	4b2f      	ldr	r3, [pc, #188]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 800638a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800638c:	f023 020c 	bic.w	r2, r3, #12
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006394:	492c      	ldr	r1, [pc, #176]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006396:	4313      	orrs	r3, r2
 8006398:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800639a:	4b2b      	ldr	r3, [pc, #172]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 800639c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800639e:	f023 0202 	bic.w	r2, r3, #2
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063a6:	4928      	ldr	r1, [pc, #160]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80063a8:	4313      	orrs	r3, r2
 80063aa:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80063ac:	4b26      	ldr	r3, [pc, #152]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80063ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063b0:	4a25      	ldr	r2, [pc, #148]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80063b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063b6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063b8:	4b23      	ldr	r3, [pc, #140]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80063ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063bc:	4a22      	ldr	r2, [pc, #136]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80063be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063c2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80063c4:	4b20      	ldr	r3, [pc, #128]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80063c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c8:	4a1f      	ldr	r2, [pc, #124]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80063ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063ce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80063d0:	4b1d      	ldr	r3, [pc, #116]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80063d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d4:	4a1c      	ldr	r2, [pc, #112]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80063d6:	f043 0301 	orr.w	r3, r3, #1
 80063da:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063dc:	4b1a      	ldr	r3, [pc, #104]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a19      	ldr	r2, [pc, #100]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 80063e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80063e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063e8:	f7fb faba 	bl	8001960 <HAL_GetTick>
 80063ec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80063ee:	e008      	b.n	8006402 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063f0:	f7fb fab6 	bl	8001960 <HAL_GetTick>
 80063f4:	4602      	mov	r2, r0
 80063f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f8:	1ad3      	subs	r3, r2, r3
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d901      	bls.n	8006402 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e067      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006402:	4b11      	ldr	r3, [pc, #68]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800640a:	2b00      	cmp	r3, #0
 800640c:	d0f0      	beq.n	80063f0 <HAL_RCC_OscConfig+0x730>
 800640e:	e05f      	b.n	80064d0 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006410:	4b0d      	ldr	r3, [pc, #52]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a0c      	ldr	r2, [pc, #48]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006416:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800641a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800641c:	f7fb faa0 	bl	8001960 <HAL_GetTick>
 8006420:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006422:	e008      	b.n	8006436 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006424:	f7fb fa9c 	bl	8001960 <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	2b02      	cmp	r3, #2
 8006430:	d901      	bls.n	8006436 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e04d      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006436:	4b04      	ldr	r3, [pc, #16]	; (8006448 <HAL_RCC_OscConfig+0x788>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800643e:	2b00      	cmp	r3, #0
 8006440:	d1f0      	bne.n	8006424 <HAL_RCC_OscConfig+0x764>
 8006442:	e045      	b.n	80064d0 <HAL_RCC_OscConfig+0x810>
 8006444:	58024800 	.word	0x58024800
 8006448:	58024400 	.word	0x58024400
 800644c:	fffffc0c 	.word	0xfffffc0c
 8006450:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006454:	4b21      	ldr	r3, [pc, #132]	; (80064dc <HAL_RCC_OscConfig+0x81c>)
 8006456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006458:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800645a:	4b20      	ldr	r3, [pc, #128]	; (80064dc <HAL_RCC_OscConfig+0x81c>)
 800645c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800645e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006464:	2b01      	cmp	r3, #1
 8006466:	d031      	beq.n	80064cc <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	f003 0203 	and.w	r2, r3, #3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006472:	429a      	cmp	r2, r3
 8006474:	d12a      	bne.n	80064cc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	091b      	lsrs	r3, r3, #4
 800647a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006482:	429a      	cmp	r2, r3
 8006484:	d122      	bne.n	80064cc <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006490:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006492:	429a      	cmp	r2, r3
 8006494:	d11a      	bne.n	80064cc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	0a5b      	lsrs	r3, r3, #9
 800649a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064a2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d111      	bne.n	80064cc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	0c1b      	lsrs	r3, r3, #16
 80064ac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d108      	bne.n	80064cc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	0e1b      	lsrs	r3, r3, #24
 80064be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064c6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d001      	beq.n	80064d0 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	e000      	b.n	80064d2 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3730      	adds	r7, #48	; 0x30
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	bf00      	nop
 80064dc:	58024400 	.word	0x58024400

080064e0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b086      	sub	sp, #24
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d101      	bne.n	80064f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	e19c      	b.n	800682e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80064f4:	4b8a      	ldr	r3, [pc, #552]	; (8006720 <HAL_RCC_ClockConfig+0x240>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f003 030f 	and.w	r3, r3, #15
 80064fc:	683a      	ldr	r2, [r7, #0]
 80064fe:	429a      	cmp	r2, r3
 8006500:	d910      	bls.n	8006524 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006502:	4b87      	ldr	r3, [pc, #540]	; (8006720 <HAL_RCC_ClockConfig+0x240>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f023 020f 	bic.w	r2, r3, #15
 800650a:	4985      	ldr	r1, [pc, #532]	; (8006720 <HAL_RCC_ClockConfig+0x240>)
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	4313      	orrs	r3, r2
 8006510:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006512:	4b83      	ldr	r3, [pc, #524]	; (8006720 <HAL_RCC_ClockConfig+0x240>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f003 030f 	and.w	r3, r3, #15
 800651a:	683a      	ldr	r2, [r7, #0]
 800651c:	429a      	cmp	r2, r3
 800651e:	d001      	beq.n	8006524 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e184      	b.n	800682e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 0304 	and.w	r3, r3, #4
 800652c:	2b00      	cmp	r3, #0
 800652e:	d010      	beq.n	8006552 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	691a      	ldr	r2, [r3, #16]
 8006534:	4b7b      	ldr	r3, [pc, #492]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 8006536:	699b      	ldr	r3, [r3, #24]
 8006538:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800653c:	429a      	cmp	r2, r3
 800653e:	d908      	bls.n	8006552 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006540:	4b78      	ldr	r3, [pc, #480]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 8006542:	699b      	ldr	r3, [r3, #24]
 8006544:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	4975      	ldr	r1, [pc, #468]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 800654e:	4313      	orrs	r3, r2
 8006550:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f003 0308 	and.w	r3, r3, #8
 800655a:	2b00      	cmp	r3, #0
 800655c:	d010      	beq.n	8006580 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	695a      	ldr	r2, [r3, #20]
 8006562:	4b70      	ldr	r3, [pc, #448]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 8006564:	69db      	ldr	r3, [r3, #28]
 8006566:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800656a:	429a      	cmp	r2, r3
 800656c:	d908      	bls.n	8006580 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800656e:	4b6d      	ldr	r3, [pc, #436]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 8006570:	69db      	ldr	r3, [r3, #28]
 8006572:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	695b      	ldr	r3, [r3, #20]
 800657a:	496a      	ldr	r1, [pc, #424]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 800657c:	4313      	orrs	r3, r2
 800657e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 0310 	and.w	r3, r3, #16
 8006588:	2b00      	cmp	r3, #0
 800658a:	d010      	beq.n	80065ae <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	699a      	ldr	r2, [r3, #24]
 8006590:	4b64      	ldr	r3, [pc, #400]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 8006592:	69db      	ldr	r3, [r3, #28]
 8006594:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006598:	429a      	cmp	r2, r3
 800659a:	d908      	bls.n	80065ae <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800659c:	4b61      	ldr	r3, [pc, #388]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 800659e:	69db      	ldr	r3, [r3, #28]
 80065a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	699b      	ldr	r3, [r3, #24]
 80065a8:	495e      	ldr	r1, [pc, #376]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 80065aa:	4313      	orrs	r3, r2
 80065ac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f003 0320 	and.w	r3, r3, #32
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d010      	beq.n	80065dc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	69da      	ldr	r2, [r3, #28]
 80065be:	4b59      	ldr	r3, [pc, #356]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 80065c0:	6a1b      	ldr	r3, [r3, #32]
 80065c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d908      	bls.n	80065dc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80065ca:	4b56      	ldr	r3, [pc, #344]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 80065cc:	6a1b      	ldr	r3, [r3, #32]
 80065ce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	4953      	ldr	r1, [pc, #332]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 80065d8:	4313      	orrs	r3, r2
 80065da:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f003 0302 	and.w	r3, r3, #2
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d010      	beq.n	800660a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	68da      	ldr	r2, [r3, #12]
 80065ec:	4b4d      	ldr	r3, [pc, #308]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 80065ee:	699b      	ldr	r3, [r3, #24]
 80065f0:	f003 030f 	and.w	r3, r3, #15
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d908      	bls.n	800660a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065f8:	4b4a      	ldr	r3, [pc, #296]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 80065fa:	699b      	ldr	r3, [r3, #24]
 80065fc:	f023 020f 	bic.w	r2, r3, #15
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	68db      	ldr	r3, [r3, #12]
 8006604:	4947      	ldr	r1, [pc, #284]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 8006606:	4313      	orrs	r3, r2
 8006608:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f003 0301 	and.w	r3, r3, #1
 8006612:	2b00      	cmp	r3, #0
 8006614:	d055      	beq.n	80066c2 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006616:	4b43      	ldr	r3, [pc, #268]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 8006618:	699b      	ldr	r3, [r3, #24]
 800661a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	4940      	ldr	r1, [pc, #256]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 8006624:	4313      	orrs	r3, r2
 8006626:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	2b02      	cmp	r3, #2
 800662e:	d107      	bne.n	8006640 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006630:	4b3c      	ldr	r3, [pc, #240]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006638:	2b00      	cmp	r3, #0
 800663a:	d121      	bne.n	8006680 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e0f6      	b.n	800682e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	2b03      	cmp	r3, #3
 8006646:	d107      	bne.n	8006658 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006648:	4b36      	ldr	r3, [pc, #216]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006650:	2b00      	cmp	r3, #0
 8006652:	d115      	bne.n	8006680 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e0ea      	b.n	800682e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	2b01      	cmp	r3, #1
 800665e:	d107      	bne.n	8006670 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006660:	4b30      	ldr	r3, [pc, #192]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006668:	2b00      	cmp	r3, #0
 800666a:	d109      	bne.n	8006680 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	e0de      	b.n	800682e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006670:	4b2c      	ldr	r3, [pc, #176]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 0304 	and.w	r3, r3, #4
 8006678:	2b00      	cmp	r3, #0
 800667a:	d101      	bne.n	8006680 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	e0d6      	b.n	800682e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006680:	4b28      	ldr	r3, [pc, #160]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 8006682:	691b      	ldr	r3, [r3, #16]
 8006684:	f023 0207 	bic.w	r2, r3, #7
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	4925      	ldr	r1, [pc, #148]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 800668e:	4313      	orrs	r3, r2
 8006690:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006692:	f7fb f965 	bl	8001960 <HAL_GetTick>
 8006696:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006698:	e00a      	b.n	80066b0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800669a:	f7fb f961 	bl	8001960 <HAL_GetTick>
 800669e:	4602      	mov	r2, r0
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d901      	bls.n	80066b0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80066ac:	2303      	movs	r3, #3
 80066ae:	e0be      	b.n	800682e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066b0:	4b1c      	ldr	r3, [pc, #112]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 80066b2:	691b      	ldr	r3, [r3, #16]
 80066b4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	00db      	lsls	r3, r3, #3
 80066be:	429a      	cmp	r2, r3
 80066c0:	d1eb      	bne.n	800669a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f003 0302 	and.w	r3, r3, #2
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d010      	beq.n	80066f0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	68da      	ldr	r2, [r3, #12]
 80066d2:	4b14      	ldr	r3, [pc, #80]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 80066d4:	699b      	ldr	r3, [r3, #24]
 80066d6:	f003 030f 	and.w	r3, r3, #15
 80066da:	429a      	cmp	r2, r3
 80066dc:	d208      	bcs.n	80066f0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066de:	4b11      	ldr	r3, [pc, #68]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	f023 020f 	bic.w	r2, r3, #15
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	68db      	ldr	r3, [r3, #12]
 80066ea:	490e      	ldr	r1, [pc, #56]	; (8006724 <HAL_RCC_ClockConfig+0x244>)
 80066ec:	4313      	orrs	r3, r2
 80066ee:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80066f0:	4b0b      	ldr	r3, [pc, #44]	; (8006720 <HAL_RCC_ClockConfig+0x240>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 030f 	and.w	r3, r3, #15
 80066f8:	683a      	ldr	r2, [r7, #0]
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d214      	bcs.n	8006728 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066fe:	4b08      	ldr	r3, [pc, #32]	; (8006720 <HAL_RCC_ClockConfig+0x240>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f023 020f 	bic.w	r2, r3, #15
 8006706:	4906      	ldr	r1, [pc, #24]	; (8006720 <HAL_RCC_ClockConfig+0x240>)
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	4313      	orrs	r3, r2
 800670c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800670e:	4b04      	ldr	r3, [pc, #16]	; (8006720 <HAL_RCC_ClockConfig+0x240>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f003 030f 	and.w	r3, r3, #15
 8006716:	683a      	ldr	r2, [r7, #0]
 8006718:	429a      	cmp	r2, r3
 800671a:	d005      	beq.n	8006728 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e086      	b.n	800682e <HAL_RCC_ClockConfig+0x34e>
 8006720:	52002000 	.word	0x52002000
 8006724:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0304 	and.w	r3, r3, #4
 8006730:	2b00      	cmp	r3, #0
 8006732:	d010      	beq.n	8006756 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	691a      	ldr	r2, [r3, #16]
 8006738:	4b3f      	ldr	r3, [pc, #252]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 800673a:	699b      	ldr	r3, [r3, #24]
 800673c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006740:	429a      	cmp	r2, r3
 8006742:	d208      	bcs.n	8006756 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006744:	4b3c      	ldr	r3, [pc, #240]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 8006746:	699b      	ldr	r3, [r3, #24]
 8006748:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	691b      	ldr	r3, [r3, #16]
 8006750:	4939      	ldr	r1, [pc, #228]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 8006752:	4313      	orrs	r3, r2
 8006754:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 0308 	and.w	r3, r3, #8
 800675e:	2b00      	cmp	r3, #0
 8006760:	d010      	beq.n	8006784 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	695a      	ldr	r2, [r3, #20]
 8006766:	4b34      	ldr	r3, [pc, #208]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 8006768:	69db      	ldr	r3, [r3, #28]
 800676a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800676e:	429a      	cmp	r2, r3
 8006770:	d208      	bcs.n	8006784 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006772:	4b31      	ldr	r3, [pc, #196]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 8006774:	69db      	ldr	r3, [r3, #28]
 8006776:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	695b      	ldr	r3, [r3, #20]
 800677e:	492e      	ldr	r1, [pc, #184]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 8006780:	4313      	orrs	r3, r2
 8006782:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 0310 	and.w	r3, r3, #16
 800678c:	2b00      	cmp	r3, #0
 800678e:	d010      	beq.n	80067b2 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	699a      	ldr	r2, [r3, #24]
 8006794:	4b28      	ldr	r3, [pc, #160]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 8006796:	69db      	ldr	r3, [r3, #28]
 8006798:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800679c:	429a      	cmp	r2, r3
 800679e:	d208      	bcs.n	80067b2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80067a0:	4b25      	ldr	r3, [pc, #148]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 80067a2:	69db      	ldr	r3, [r3, #28]
 80067a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	699b      	ldr	r3, [r3, #24]
 80067ac:	4922      	ldr	r1, [pc, #136]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 80067ae:	4313      	orrs	r3, r2
 80067b0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0320 	and.w	r3, r3, #32
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d010      	beq.n	80067e0 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	69da      	ldr	r2, [r3, #28]
 80067c2:	4b1d      	ldr	r3, [pc, #116]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 80067c4:	6a1b      	ldr	r3, [r3, #32]
 80067c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d208      	bcs.n	80067e0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80067ce:	4b1a      	ldr	r3, [pc, #104]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 80067d0:	6a1b      	ldr	r3, [r3, #32]
 80067d2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	69db      	ldr	r3, [r3, #28]
 80067da:	4917      	ldr	r1, [pc, #92]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 80067dc:	4313      	orrs	r3, r2
 80067de:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80067e0:	f000 f834 	bl	800684c <HAL_RCC_GetSysClockFreq>
 80067e4:	4601      	mov	r1, r0
 80067e6:	4b14      	ldr	r3, [pc, #80]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	0a1b      	lsrs	r3, r3, #8
 80067ec:	f003 030f 	and.w	r3, r3, #15
 80067f0:	4a12      	ldr	r2, [pc, #72]	; (800683c <HAL_RCC_ClockConfig+0x35c>)
 80067f2:	5cd3      	ldrb	r3, [r2, r3]
 80067f4:	f003 031f 	and.w	r3, r3, #31
 80067f8:	fa21 f303 	lsr.w	r3, r1, r3
 80067fc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80067fe:	4b0e      	ldr	r3, [pc, #56]	; (8006838 <HAL_RCC_ClockConfig+0x358>)
 8006800:	699b      	ldr	r3, [r3, #24]
 8006802:	f003 030f 	and.w	r3, r3, #15
 8006806:	4a0d      	ldr	r2, [pc, #52]	; (800683c <HAL_RCC_ClockConfig+0x35c>)
 8006808:	5cd3      	ldrb	r3, [r2, r3]
 800680a:	f003 031f 	and.w	r3, r3, #31
 800680e:	693a      	ldr	r2, [r7, #16]
 8006810:	fa22 f303 	lsr.w	r3, r2, r3
 8006814:	4a0a      	ldr	r2, [pc, #40]	; (8006840 <HAL_RCC_ClockConfig+0x360>)
 8006816:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006818:	4a0a      	ldr	r2, [pc, #40]	; (8006844 <HAL_RCC_ClockConfig+0x364>)
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800681e:	4b0a      	ldr	r3, [pc, #40]	; (8006848 <HAL_RCC_ClockConfig+0x368>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4618      	mov	r0, r3
 8006824:	f7fa fa1a 	bl	8000c5c <HAL_InitTick>
 8006828:	4603      	mov	r3, r0
 800682a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800682c:	7bfb      	ldrb	r3, [r7, #15]
}
 800682e:	4618      	mov	r0, r3
 8006830:	3718      	adds	r7, #24
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
 8006836:	bf00      	nop
 8006838:	58024400 	.word	0x58024400
 800683c:	0801fe10 	.word	0x0801fe10
 8006840:	24000004 	.word	0x24000004
 8006844:	24000000 	.word	0x24000000
 8006848:	24000008 	.word	0x24000008

0800684c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800684c:	b480      	push	{r7}
 800684e:	b089      	sub	sp, #36	; 0x24
 8006850:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006852:	4baf      	ldr	r3, [pc, #700]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800685a:	2b18      	cmp	r3, #24
 800685c:	f200 814e 	bhi.w	8006afc <HAL_RCC_GetSysClockFreq+0x2b0>
 8006860:	a201      	add	r2, pc, #4	; (adr r2, 8006868 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006866:	bf00      	nop
 8006868:	080068cd 	.word	0x080068cd
 800686c:	08006afd 	.word	0x08006afd
 8006870:	08006afd 	.word	0x08006afd
 8006874:	08006afd 	.word	0x08006afd
 8006878:	08006afd 	.word	0x08006afd
 800687c:	08006afd 	.word	0x08006afd
 8006880:	08006afd 	.word	0x08006afd
 8006884:	08006afd 	.word	0x08006afd
 8006888:	080068f3 	.word	0x080068f3
 800688c:	08006afd 	.word	0x08006afd
 8006890:	08006afd 	.word	0x08006afd
 8006894:	08006afd 	.word	0x08006afd
 8006898:	08006afd 	.word	0x08006afd
 800689c:	08006afd 	.word	0x08006afd
 80068a0:	08006afd 	.word	0x08006afd
 80068a4:	08006afd 	.word	0x08006afd
 80068a8:	080068f9 	.word	0x080068f9
 80068ac:	08006afd 	.word	0x08006afd
 80068b0:	08006afd 	.word	0x08006afd
 80068b4:	08006afd 	.word	0x08006afd
 80068b8:	08006afd 	.word	0x08006afd
 80068bc:	08006afd 	.word	0x08006afd
 80068c0:	08006afd 	.word	0x08006afd
 80068c4:	08006afd 	.word	0x08006afd
 80068c8:	080068ff 	.word	0x080068ff
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80068cc:	4b90      	ldr	r3, [pc, #576]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 0320 	and.w	r3, r3, #32
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d009      	beq.n	80068ec <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80068d8:	4b8d      	ldr	r3, [pc, #564]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	08db      	lsrs	r3, r3, #3
 80068de:	f003 0303 	and.w	r3, r3, #3
 80068e2:	4a8c      	ldr	r2, [pc, #560]	; (8006b14 <HAL_RCC_GetSysClockFreq+0x2c8>)
 80068e4:	fa22 f303 	lsr.w	r3, r2, r3
 80068e8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80068ea:	e10a      	b.n	8006b02 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80068ec:	4b89      	ldr	r3, [pc, #548]	; (8006b14 <HAL_RCC_GetSysClockFreq+0x2c8>)
 80068ee:	61bb      	str	r3, [r7, #24]
    break;
 80068f0:	e107      	b.n	8006b02 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80068f2:	4b89      	ldr	r3, [pc, #548]	; (8006b18 <HAL_RCC_GetSysClockFreq+0x2cc>)
 80068f4:	61bb      	str	r3, [r7, #24]
    break;
 80068f6:	e104      	b.n	8006b02 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80068f8:	4b88      	ldr	r3, [pc, #544]	; (8006b1c <HAL_RCC_GetSysClockFreq+0x2d0>)
 80068fa:	61bb      	str	r3, [r7, #24]
    break;
 80068fc:	e101      	b.n	8006b02 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80068fe:	4b84      	ldr	r3, [pc, #528]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006902:	f003 0303 	and.w	r3, r3, #3
 8006906:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006908:	4b81      	ldr	r3, [pc, #516]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800690a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800690c:	091b      	lsrs	r3, r3, #4
 800690e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006912:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006914:	4b7e      	ldr	r3, [pc, #504]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006918:	f003 0301 	and.w	r3, r3, #1
 800691c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800691e:	4b7c      	ldr	r3, [pc, #496]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006922:	08db      	lsrs	r3, r3, #3
 8006924:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	fb02 f303 	mul.w	r3, r2, r3
 800692e:	ee07 3a90 	vmov	s15, r3
 8006932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006936:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	2b00      	cmp	r3, #0
 800693e:	f000 80da 	beq.w	8006af6 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	2b01      	cmp	r3, #1
 8006946:	d05a      	beq.n	80069fe <HAL_RCC_GetSysClockFreq+0x1b2>
 8006948:	2b01      	cmp	r3, #1
 800694a:	d302      	bcc.n	8006952 <HAL_RCC_GetSysClockFreq+0x106>
 800694c:	2b02      	cmp	r3, #2
 800694e:	d078      	beq.n	8006a42 <HAL_RCC_GetSysClockFreq+0x1f6>
 8006950:	e099      	b.n	8006a86 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006952:	4b6f      	ldr	r3, [pc, #444]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f003 0320 	and.w	r3, r3, #32
 800695a:	2b00      	cmp	r3, #0
 800695c:	d02d      	beq.n	80069ba <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800695e:	4b6c      	ldr	r3, [pc, #432]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	08db      	lsrs	r3, r3, #3
 8006964:	f003 0303 	and.w	r3, r3, #3
 8006968:	4a6a      	ldr	r2, [pc, #424]	; (8006b14 <HAL_RCC_GetSysClockFreq+0x2c8>)
 800696a:	fa22 f303 	lsr.w	r3, r2, r3
 800696e:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	ee07 3a90 	vmov	s15, r3
 8006976:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	ee07 3a90 	vmov	s15, r3
 8006980:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006984:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006988:	4b61      	ldr	r3, [pc, #388]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800698a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800698c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006990:	ee07 3a90 	vmov	s15, r3
 8006994:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006998:	ed97 6a02 	vldr	s12, [r7, #8]
 800699c:	eddf 5a60 	vldr	s11, [pc, #384]	; 8006b20 <HAL_RCC_GetSysClockFreq+0x2d4>
 80069a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069a8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80069ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069b4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80069b8:	e087      	b.n	8006aca <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	ee07 3a90 	vmov	s15, r3
 80069c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069c4:	eddf 6a57 	vldr	s13, [pc, #348]	; 8006b24 <HAL_RCC_GetSysClockFreq+0x2d8>
 80069c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069cc:	4b50      	ldr	r3, [pc, #320]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80069ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069d4:	ee07 3a90 	vmov	s15, r3
 80069d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069dc:	ed97 6a02 	vldr	s12, [r7, #8]
 80069e0:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8006b20 <HAL_RCC_GetSysClockFreq+0x2d4>
 80069e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069ec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80069f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069f8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80069fc:	e065      	b.n	8006aca <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	ee07 3a90 	vmov	s15, r3
 8006a04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a08:	eddf 6a47 	vldr	s13, [pc, #284]	; 8006b28 <HAL_RCC_GetSysClockFreq+0x2dc>
 8006a0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a10:	4b3f      	ldr	r3, [pc, #252]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a18:	ee07 3a90 	vmov	s15, r3
 8006a1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a20:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a24:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8006b20 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006a28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a30:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006a34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a3c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a40:	e043      	b.n	8006aca <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006a42:	693b      	ldr	r3, [r7, #16]
 8006a44:	ee07 3a90 	vmov	s15, r3
 8006a48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a4c:	eddf 6a37 	vldr	s13, [pc, #220]	; 8006b2c <HAL_RCC_GetSysClockFreq+0x2e0>
 8006a50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a54:	4b2e      	ldr	r3, [pc, #184]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a5c:	ee07 3a90 	vmov	s15, r3
 8006a60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a64:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a68:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8006b20 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006a6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a74:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006a78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a80:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a84:	e021      	b.n	8006aca <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	ee07 3a90 	vmov	s15, r3
 8006a8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a90:	eddf 6a25 	vldr	s13, [pc, #148]	; 8006b28 <HAL_RCC_GetSysClockFreq+0x2dc>
 8006a94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a98:	4b1d      	ldr	r3, [pc, #116]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aa0:	ee07 3a90 	vmov	s15, r3
 8006aa4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006aa8:	ed97 6a02 	vldr	s12, [r7, #8]
 8006aac:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8006b20 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006ab0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ab4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ab8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006abc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ac0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ac4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ac8:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006aca:	4b11      	ldr	r3, [pc, #68]	; (8006b10 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ace:	0a5b      	lsrs	r3, r3, #9
 8006ad0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	ee07 3a90 	vmov	s15, r3
 8006ade:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006ae2:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ae6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006aea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006aee:	ee17 3a90 	vmov	r3, s15
 8006af2:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8006af4:	e005      	b.n	8006b02 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8006af6:	2300      	movs	r3, #0
 8006af8:	61bb      	str	r3, [r7, #24]
    break;
 8006afa:	e002      	b.n	8006b02 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8006afc:	4b06      	ldr	r3, [pc, #24]	; (8006b18 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8006afe:	61bb      	str	r3, [r7, #24]
    break;
 8006b00:	bf00      	nop
  }

  return sysclockfreq;
 8006b02:	69bb      	ldr	r3, [r7, #24]
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3724      	adds	r7, #36	; 0x24
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr
 8006b10:	58024400 	.word	0x58024400
 8006b14:	03d09000 	.word	0x03d09000
 8006b18:	003d0900 	.word	0x003d0900
 8006b1c:	017d7840 	.word	0x017d7840
 8006b20:	46000000 	.word	0x46000000
 8006b24:	4c742400 	.word	0x4c742400
 8006b28:	4a742400 	.word	0x4a742400
 8006b2c:	4bbebc20 	.word	0x4bbebc20

08006b30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b082      	sub	sp, #8
 8006b34:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006b36:	f7ff fe89 	bl	800684c <HAL_RCC_GetSysClockFreq>
 8006b3a:	4601      	mov	r1, r0
 8006b3c:	4b10      	ldr	r3, [pc, #64]	; (8006b80 <HAL_RCC_GetHCLKFreq+0x50>)
 8006b3e:	699b      	ldr	r3, [r3, #24]
 8006b40:	0a1b      	lsrs	r3, r3, #8
 8006b42:	f003 030f 	and.w	r3, r3, #15
 8006b46:	4a0f      	ldr	r2, [pc, #60]	; (8006b84 <HAL_RCC_GetHCLKFreq+0x54>)
 8006b48:	5cd3      	ldrb	r3, [r2, r3]
 8006b4a:	f003 031f 	and.w	r3, r3, #31
 8006b4e:	fa21 f303 	lsr.w	r3, r1, r3
 8006b52:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006b54:	4b0a      	ldr	r3, [pc, #40]	; (8006b80 <HAL_RCC_GetHCLKFreq+0x50>)
 8006b56:	699b      	ldr	r3, [r3, #24]
 8006b58:	f003 030f 	and.w	r3, r3, #15
 8006b5c:	4a09      	ldr	r2, [pc, #36]	; (8006b84 <HAL_RCC_GetHCLKFreq+0x54>)
 8006b5e:	5cd3      	ldrb	r3, [r2, r3]
 8006b60:	f003 031f 	and.w	r3, r3, #31
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	fa22 f303 	lsr.w	r3, r2, r3
 8006b6a:	4a07      	ldr	r2, [pc, #28]	; (8006b88 <HAL_RCC_GetHCLKFreq+0x58>)
 8006b6c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006b6e:	4a07      	ldr	r2, [pc, #28]	; (8006b8c <HAL_RCC_GetHCLKFreq+0x5c>)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006b74:	4b04      	ldr	r3, [pc, #16]	; (8006b88 <HAL_RCC_GetHCLKFreq+0x58>)
 8006b76:	681b      	ldr	r3, [r3, #0]
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3708      	adds	r7, #8
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	58024400 	.word	0x58024400
 8006b84:	0801fe10 	.word	0x0801fe10
 8006b88:	24000004 	.word	0x24000004
 8006b8c:	24000000 	.word	0x24000000

08006b90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006b94:	f7ff ffcc 	bl	8006b30 <HAL_RCC_GetHCLKFreq>
 8006b98:	4601      	mov	r1, r0
 8006b9a:	4b06      	ldr	r3, [pc, #24]	; (8006bb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b9c:	69db      	ldr	r3, [r3, #28]
 8006b9e:	091b      	lsrs	r3, r3, #4
 8006ba0:	f003 0307 	and.w	r3, r3, #7
 8006ba4:	4a04      	ldr	r2, [pc, #16]	; (8006bb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006ba6:	5cd3      	ldrb	r3, [r2, r3]
 8006ba8:	f003 031f 	and.w	r3, r3, #31
 8006bac:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	bd80      	pop	{r7, pc}
 8006bb4:	58024400 	.word	0x58024400
 8006bb8:	0801fe10 	.word	0x0801fe10

08006bbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006bc0:	f7ff ffb6 	bl	8006b30 <HAL_RCC_GetHCLKFreq>
 8006bc4:	4601      	mov	r1, r0
 8006bc6:	4b06      	ldr	r3, [pc, #24]	; (8006be0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006bc8:	69db      	ldr	r3, [r3, #28]
 8006bca:	0a1b      	lsrs	r3, r3, #8
 8006bcc:	f003 0307 	and.w	r3, r3, #7
 8006bd0:	4a04      	ldr	r2, [pc, #16]	; (8006be4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006bd2:	5cd3      	ldrb	r3, [r2, r3]
 8006bd4:	f003 031f 	and.w	r3, r3, #31
 8006bd8:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	bd80      	pop	{r7, pc}
 8006be0:	58024400 	.word	0x58024400
 8006be4:	0801fe10 	.word	0x0801fe10

08006be8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	223f      	movs	r2, #63	; 0x3f
 8006bf6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006bf8:	4b1a      	ldr	r3, [pc, #104]	; (8006c64 <HAL_RCC_GetClockConfig+0x7c>)
 8006bfa:	691b      	ldr	r3, [r3, #16]
 8006bfc:	f003 0207 	and.w	r2, r3, #7
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8006c04:	4b17      	ldr	r3, [pc, #92]	; (8006c64 <HAL_RCC_GetClockConfig+0x7c>)
 8006c06:	699b      	ldr	r3, [r3, #24]
 8006c08:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8006c10:	4b14      	ldr	r3, [pc, #80]	; (8006c64 <HAL_RCC_GetClockConfig+0x7c>)
 8006c12:	699b      	ldr	r3, [r3, #24]
 8006c14:	f003 020f 	and.w	r2, r3, #15
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8006c1c:	4b11      	ldr	r3, [pc, #68]	; (8006c64 <HAL_RCC_GetClockConfig+0x7c>)
 8006c1e:	699b      	ldr	r3, [r3, #24]
 8006c20:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8006c28:	4b0e      	ldr	r3, [pc, #56]	; (8006c64 <HAL_RCC_GetClockConfig+0x7c>)
 8006c2a:	69db      	ldr	r3, [r3, #28]
 8006c2c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8006c34:	4b0b      	ldr	r3, [pc, #44]	; (8006c64 <HAL_RCC_GetClockConfig+0x7c>)
 8006c36:	69db      	ldr	r3, [r3, #28]
 8006c38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8006c40:	4b08      	ldr	r3, [pc, #32]	; (8006c64 <HAL_RCC_GetClockConfig+0x7c>)
 8006c42:	6a1b      	ldr	r3, [r3, #32]
 8006c44:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006c4c:	4b06      	ldr	r3, [pc, #24]	; (8006c68 <HAL_RCC_GetClockConfig+0x80>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f003 020f 	and.w	r2, r3, #15
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	601a      	str	r2, [r3, #0]
}
 8006c58:	bf00      	nop
 8006c5a:	370c      	adds	r7, #12
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr
 8006c64:	58024400 	.word	0x58024400
 8006c68:	52002000 	.word	0x52002000

08006c6c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b086      	sub	sp, #24
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006c74:	2300      	movs	r3, #0
 8006c76:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006c78:	2300      	movs	r3, #0
 8006c7a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d03d      	beq.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c8c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c90:	d013      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8006c92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c96:	d802      	bhi.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d007      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x40>
 8006c9c:	e01f      	b.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x72>
 8006c9e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006ca2:	d013      	beq.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x60>
 8006ca4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006ca8:	d01c      	beq.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8006caa:	e018      	b.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cac:	4baf      	ldr	r3, [pc, #700]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cb0:	4aae      	ldr	r2, [pc, #696]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006cb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cb6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006cb8:	e015      	b.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	3304      	adds	r3, #4
 8006cbe:	2102      	movs	r1, #2
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f001 f96f 	bl	8007fa4 <RCCEx_PLL2_Config>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006cca:	e00c      	b.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	3324      	adds	r3, #36	; 0x24
 8006cd0:	2102      	movs	r1, #2
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f001 fa18 	bl	8008108 <RCCEx_PLL3_Config>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006cdc:	e003      	b.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	75fb      	strb	r3, [r7, #23]
      break;
 8006ce2:	e000      	b.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8006ce4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ce6:	7dfb      	ldrb	r3, [r7, #23]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d109      	bne.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006cec:	4b9f      	ldr	r3, [pc, #636]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006cee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cf0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006cf8:	499c      	ldr	r1, [pc, #624]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	650b      	str	r3, [r1, #80]	; 0x50
 8006cfe:	e001      	b.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d00:	7dfb      	ldrb	r3, [r7, #23]
 8006d02:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d03d      	beq.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d14:	2b04      	cmp	r3, #4
 8006d16:	d826      	bhi.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8006d18:	a201      	add	r2, pc, #4	; (adr r2, 8006d20 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 8006d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d1e:	bf00      	nop
 8006d20:	08006d35 	.word	0x08006d35
 8006d24:	08006d43 	.word	0x08006d43
 8006d28:	08006d55 	.word	0x08006d55
 8006d2c:	08006d6d 	.word	0x08006d6d
 8006d30:	08006d6d 	.word	0x08006d6d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d34:	4b8d      	ldr	r3, [pc, #564]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d38:	4a8c      	ldr	r2, [pc, #560]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006d3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d3e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006d40:	e015      	b.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	3304      	adds	r3, #4
 8006d46:	2100      	movs	r1, #0
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f001 f92b 	bl	8007fa4 <RCCEx_PLL2_Config>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006d52:	e00c      	b.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	3324      	adds	r3, #36	; 0x24
 8006d58:	2100      	movs	r1, #0
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f001 f9d4 	bl	8008108 <RCCEx_PLL3_Config>
 8006d60:	4603      	mov	r3, r0
 8006d62:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006d64:	e003      	b.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d66:	2301      	movs	r3, #1
 8006d68:	75fb      	strb	r3, [r7, #23]
      break;
 8006d6a:	e000      	b.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 8006d6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d6e:	7dfb      	ldrb	r3, [r7, #23]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d109      	bne.n	8006d88 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006d74:	4b7d      	ldr	r3, [pc, #500]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006d76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d78:	f023 0207 	bic.w	r2, r3, #7
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d80:	497a      	ldr	r1, [pc, #488]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006d82:	4313      	orrs	r3, r2
 8006d84:	650b      	str	r3, [r1, #80]	; 0x50
 8006d86:	e001      	b.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d88:	7dfb      	ldrb	r3, [r7, #23]
 8006d8a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d03e      	beq.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d9c:	2b80      	cmp	r3, #128	; 0x80
 8006d9e:	d01c      	beq.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8006da0:	2b80      	cmp	r3, #128	; 0x80
 8006da2:	d804      	bhi.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x142>
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d008      	beq.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006da8:	2b40      	cmp	r3, #64	; 0x40
 8006daa:	d00d      	beq.n	8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006dac:	e01e      	b.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x180>
 8006dae:	2bc0      	cmp	r3, #192	; 0xc0
 8006db0:	d01f      	beq.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8006db2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006db6:	d01e      	beq.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006db8:	e018      	b.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006dba:	4b6c      	ldr	r3, [pc, #432]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dbe:	4a6b      	ldr	r2, [pc, #428]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006dc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006dc4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006dc6:	e017      	b.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	3304      	adds	r3, #4
 8006dcc:	2100      	movs	r1, #0
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f001 f8e8 	bl	8007fa4 <RCCEx_PLL2_Config>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006dd8:	e00e      	b.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	3324      	adds	r3, #36	; 0x24
 8006dde:	2100      	movs	r1, #0
 8006de0:	4618      	mov	r0, r3
 8006de2:	f001 f991 	bl	8008108 <RCCEx_PLL3_Config>
 8006de6:	4603      	mov	r3, r0
 8006de8:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006dea:	e005      	b.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	75fb      	strb	r3, [r7, #23]
      break;
 8006df0:	e002      	b.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8006df2:	bf00      	nop
 8006df4:	e000      	b.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8006df6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006df8:	7dfb      	ldrb	r3, [r7, #23]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d109      	bne.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006dfe:	4b5b      	ldr	r3, [pc, #364]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e02:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e0a:	4958      	ldr	r1, [pc, #352]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	650b      	str	r3, [r1, #80]	; 0x50
 8006e10:	e001      	b.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e12:	7dfb      	ldrb	r3, [r7, #23]
 8006e14:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d044      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006e28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e2c:	d01f      	beq.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006e2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e32:	d805      	bhi.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d00a      	beq.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006e38:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006e3c:	d00e      	beq.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 8006e3e:	e01f      	b.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x214>
 8006e40:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006e44:	d01f      	beq.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8006e46:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006e4a:	d01e      	beq.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8006e4c:	e018      	b.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e4e:	4b47      	ldr	r3, [pc, #284]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e52:	4a46      	ldr	r2, [pc, #280]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006e54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e58:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006e5a:	e017      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	3304      	adds	r3, #4
 8006e60:	2100      	movs	r1, #0
 8006e62:	4618      	mov	r0, r3
 8006e64:	f001 f89e 	bl	8007fa4 <RCCEx_PLL2_Config>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006e6c:	e00e      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	3324      	adds	r3, #36	; 0x24
 8006e72:	2100      	movs	r1, #0
 8006e74:	4618      	mov	r0, r3
 8006e76:	f001 f947 	bl	8008108 <RCCEx_PLL3_Config>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006e7e:	e005      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	75fb      	strb	r3, [r7, #23]
      break;
 8006e84:	e002      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8006e86:	bf00      	nop
 8006e88:	e000      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8006e8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e8c:	7dfb      	ldrb	r3, [r7, #23]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d10a      	bne.n	8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006e92:	4b36      	ldr	r3, [pc, #216]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e96:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006ea0:	4932      	ldr	r1, [pc, #200]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	658b      	str	r3, [r1, #88]	; 0x58
 8006ea6:	e001      	b.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ea8:	7dfb      	ldrb	r3, [r7, #23]
 8006eaa:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d044      	beq.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006ebe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ec2:	d01f      	beq.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006ec4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ec8:	d805      	bhi.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d00a      	beq.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x278>
 8006ece:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006ed2:	d00e      	beq.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8006ed4:	e01f      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8006ed6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006eda:	d01f      	beq.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006edc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ee0:	d01e      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006ee2:	e018      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ee4:	4b21      	ldr	r3, [pc, #132]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee8:	4a20      	ldr	r2, [pc, #128]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006eea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006eee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006ef0:	e017      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	3304      	adds	r3, #4
 8006ef6:	2100      	movs	r1, #0
 8006ef8:	4618      	mov	r0, r3
 8006efa:	f001 f853 	bl	8007fa4 <RCCEx_PLL2_Config>
 8006efe:	4603      	mov	r3, r0
 8006f00:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006f02:	e00e      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	3324      	adds	r3, #36	; 0x24
 8006f08:	2100      	movs	r1, #0
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f001 f8fc 	bl	8008108 <RCCEx_PLL3_Config>
 8006f10:	4603      	mov	r3, r0
 8006f12:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006f14:	e005      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	75fb      	strb	r3, [r7, #23]
      break;
 8006f1a:	e002      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8006f1c:	bf00      	nop
 8006f1e:	e000      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8006f20:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f22:	7dfb      	ldrb	r3, [r7, #23]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d10a      	bne.n	8006f3e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006f28:	4b10      	ldr	r3, [pc, #64]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006f2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f2c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006f36:	490d      	ldr	r1, [pc, #52]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	658b      	str	r3, [r1, #88]	; 0x58
 8006f3c:	e001      	b.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f3e:	7dfb      	ldrb	r3, [r7, #23]
 8006f40:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d035      	beq.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f52:	2b10      	cmp	r3, #16
 8006f54:	d00c      	beq.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8006f56:	2b10      	cmp	r3, #16
 8006f58:	d802      	bhi.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d01b      	beq.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8006f5e:	e017      	b.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8006f60:	2b20      	cmp	r3, #32
 8006f62:	d00c      	beq.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x312>
 8006f64:	2b30      	cmp	r3, #48	; 0x30
 8006f66:	d018      	beq.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8006f68:	e012      	b.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8006f6a:	bf00      	nop
 8006f6c:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f70:	4baf      	ldr	r3, [pc, #700]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f74:	4aae      	ldr	r2, [pc, #696]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006f76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f7a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006f7c:	e00e      	b.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	3304      	adds	r3, #4
 8006f82:	2102      	movs	r1, #2
 8006f84:	4618      	mov	r0, r3
 8006f86:	f001 f80d 	bl	8007fa4 <RCCEx_PLL2_Config>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006f8e:	e005      	b.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	75fb      	strb	r3, [r7, #23]
      break;
 8006f94:	e002      	b.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8006f96:	bf00      	nop
 8006f98:	e000      	b.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8006f9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f9c:	7dfb      	ldrb	r3, [r7, #23]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d109      	bne.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006fa2:	4ba3      	ldr	r3, [pc, #652]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fa6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fae:	49a0      	ldr	r1, [pc, #640]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006fb4:	e001      	b.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fb6:	7dfb      	ldrb	r3, [r7, #23]
 8006fb8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d042      	beq.n	800704c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fce:	d01f      	beq.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8006fd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fd4:	d805      	bhi.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d00a      	beq.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x384>
 8006fda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fde:	d00e      	beq.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x392>
 8006fe0:	e01f      	b.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 8006fe2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006fe6:	d01f      	beq.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8006fe8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006fec:	d01e      	beq.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8006fee:	e018      	b.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ff0:	4b8f      	ldr	r3, [pc, #572]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ff4:	4a8e      	ldr	r2, [pc, #568]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006ff6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ffa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006ffc:	e017      	b.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	3304      	adds	r3, #4
 8007002:	2100      	movs	r1, #0
 8007004:	4618      	mov	r0, r3
 8007006:	f000 ffcd 	bl	8007fa4 <RCCEx_PLL2_Config>
 800700a:	4603      	mov	r3, r0
 800700c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800700e:	e00e      	b.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	3324      	adds	r3, #36	; 0x24
 8007014:	2100      	movs	r1, #0
 8007016:	4618      	mov	r0, r3
 8007018:	f001 f876 	bl	8008108 <RCCEx_PLL3_Config>
 800701c:	4603      	mov	r3, r0
 800701e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007020:	e005      	b.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	75fb      	strb	r3, [r7, #23]
      break;
 8007026:	e002      	b.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8007028:	bf00      	nop
 800702a:	e000      	b.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 800702c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800702e:	7dfb      	ldrb	r3, [r7, #23]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d109      	bne.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007034:	4b7e      	ldr	r3, [pc, #504]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007036:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007038:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007040:	497b      	ldr	r1, [pc, #492]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007042:	4313      	orrs	r3, r2
 8007044:	650b      	str	r3, [r1, #80]	; 0x50
 8007046:	e001      	b.n	800704c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007048:	7dfb      	ldrb	r3, [r7, #23]
 800704a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007054:	2b00      	cmp	r3, #0
 8007056:	d042      	beq.n	80070de <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800705c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007060:	d01b      	beq.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8007062:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007066:	d805      	bhi.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8007068:	2b00      	cmp	r3, #0
 800706a:	d022      	beq.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x446>
 800706c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007070:	d00a      	beq.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8007072:	e01b      	b.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x440>
 8007074:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007078:	d01d      	beq.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
 800707a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800707e:	d01c      	beq.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8007080:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007084:	d01b      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x452>
 8007086:	e011      	b.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	3304      	adds	r3, #4
 800708c:	2101      	movs	r1, #1
 800708e:	4618      	mov	r0, r3
 8007090:	f000 ff88 	bl	8007fa4 <RCCEx_PLL2_Config>
 8007094:	4603      	mov	r3, r0
 8007096:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007098:	e012      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	3324      	adds	r3, #36	; 0x24
 800709e:	2101      	movs	r1, #1
 80070a0:	4618      	mov	r0, r3
 80070a2:	f001 f831 	bl	8008108 <RCCEx_PLL3_Config>
 80070a6:	4603      	mov	r3, r0
 80070a8:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80070aa:	e009      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80070ac:	2301      	movs	r3, #1
 80070ae:	75fb      	strb	r3, [r7, #23]
      break;
 80070b0:	e006      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80070b2:	bf00      	nop
 80070b4:	e004      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80070b6:	bf00      	nop
 80070b8:	e002      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80070ba:	bf00      	nop
 80070bc:	e000      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80070be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80070c0:	7dfb      	ldrb	r3, [r7, #23]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d109      	bne.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80070c6:	4b5a      	ldr	r3, [pc, #360]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80070c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070ca:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070d2:	4957      	ldr	r1, [pc, #348]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80070d4:	4313      	orrs	r3, r2
 80070d6:	650b      	str	r3, [r1, #80]	; 0x50
 80070d8:	e001      	b.n	80070de <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070da:	7dfb      	ldrb	r3, [r7, #23]
 80070dc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d044      	beq.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80070f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070f4:	d01b      	beq.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80070f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070fa:	d805      	bhi.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d022      	beq.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8007100:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007104:	d00a      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8007106:	e01b      	b.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8007108:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800710c:	d01d      	beq.n	800714a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800710e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007112:	d01c      	beq.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 8007114:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007118:	d01b      	beq.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800711a:	e011      	b.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	3304      	adds	r3, #4
 8007120:	2101      	movs	r1, #1
 8007122:	4618      	mov	r0, r3
 8007124:	f000 ff3e 	bl	8007fa4 <RCCEx_PLL2_Config>
 8007128:	4603      	mov	r3, r0
 800712a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800712c:	e012      	b.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	3324      	adds	r3, #36	; 0x24
 8007132:	2101      	movs	r1, #1
 8007134:	4618      	mov	r0, r3
 8007136:	f000 ffe7 	bl	8008108 <RCCEx_PLL3_Config>
 800713a:	4603      	mov	r3, r0
 800713c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800713e:	e009      	b.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	75fb      	strb	r3, [r7, #23]
      break;
 8007144:	e006      	b.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8007146:	bf00      	nop
 8007148:	e004      	b.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800714a:	bf00      	nop
 800714c:	e002      	b.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800714e:	bf00      	nop
 8007150:	e000      	b.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8007152:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007154:	7dfb      	ldrb	r3, [r7, #23]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d10a      	bne.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800715a:	4b35      	ldr	r3, [pc, #212]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800715c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800715e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007168:	4931      	ldr	r1, [pc, #196]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800716a:	4313      	orrs	r3, r2
 800716c:	658b      	str	r3, [r1, #88]	; 0x58
 800716e:	e001      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007170:	7dfb      	ldrb	r3, [r7, #23]
 8007172:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800717c:	2b00      	cmp	r3, #0
 800717e:	d02d      	beq.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007184:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007188:	d005      	beq.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800718a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800718e:	d009      	beq.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x538>
 8007190:	2b00      	cmp	r3, #0
 8007192:	d013      	beq.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x550>
 8007194:	e00f      	b.n	80071b6 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007196:	4b26      	ldr	r3, [pc, #152]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8007198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800719a:	4a25      	ldr	r2, [pc, #148]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800719c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071a0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80071a2:	e00c      	b.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	3304      	adds	r3, #4
 80071a8:	2101      	movs	r1, #1
 80071aa:	4618      	mov	r0, r3
 80071ac:	f000 fefa 	bl	8007fa4 <RCCEx_PLL2_Config>
 80071b0:	4603      	mov	r3, r0
 80071b2:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80071b4:	e003      	b.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071b6:	2301      	movs	r3, #1
 80071b8:	75fb      	strb	r3, [r7, #23]
      break;
 80071ba:	e000      	b.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 80071bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071be:	7dfb      	ldrb	r3, [r7, #23]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d109      	bne.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80071c4:	4b1a      	ldr	r3, [pc, #104]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80071c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071c8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80071d0:	4917      	ldr	r1, [pc, #92]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80071d2:	4313      	orrs	r3, r2
 80071d4:	650b      	str	r3, [r1, #80]	; 0x50
 80071d6:	e001      	b.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071d8:	7dfb      	ldrb	r3, [r7, #23]
 80071da:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d035      	beq.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071ec:	2b03      	cmp	r3, #3
 80071ee:	d81b      	bhi.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80071f0:	a201      	add	r2, pc, #4	; (adr r2, 80071f8 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 80071f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071f6:	bf00      	nop
 80071f8:	08007235 	.word	0x08007235
 80071fc:	08007209 	.word	0x08007209
 8007200:	08007217 	.word	0x08007217
 8007204:	08007235 	.word	0x08007235
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007208:	4b09      	ldr	r3, [pc, #36]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800720a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800720c:	4a08      	ldr	r2, [pc, #32]	; (8007230 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800720e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007212:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007214:	e00f      	b.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	3304      	adds	r3, #4
 800721a:	2102      	movs	r1, #2
 800721c:	4618      	mov	r0, r3
 800721e:	f000 fec1 	bl	8007fa4 <RCCEx_PLL2_Config>
 8007222:	4603      	mov	r3, r0
 8007224:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007226:	e006      	b.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007228:	2301      	movs	r3, #1
 800722a:	75fb      	strb	r3, [r7, #23]
      break;
 800722c:	e003      	b.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 800722e:	bf00      	nop
 8007230:	58024400 	.word	0x58024400
      break;
 8007234:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007236:	7dfb      	ldrb	r3, [r7, #23]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d109      	bne.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800723c:	4bba      	ldr	r3, [pc, #744]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800723e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007240:	f023 0203 	bic.w	r2, r3, #3
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007248:	49b7      	ldr	r1, [pc, #732]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800724a:	4313      	orrs	r3, r2
 800724c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800724e:	e001      	b.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007250:	7dfb      	ldrb	r3, [r7, #23]
 8007252:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800725c:	2b00      	cmp	r3, #0
 800725e:	f000 8086 	beq.w	800736e <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007262:	4bb2      	ldr	r3, [pc, #712]	; (800752c <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4ab1      	ldr	r2, [pc, #708]	; (800752c <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8007268:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800726c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800726e:	f7fa fb77 	bl	8001960 <HAL_GetTick>
 8007272:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007274:	e009      	b.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007276:	f7fa fb73 	bl	8001960 <HAL_GetTick>
 800727a:	4602      	mov	r2, r0
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	2b64      	cmp	r3, #100	; 0x64
 8007282:	d902      	bls.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8007284:	2303      	movs	r3, #3
 8007286:	75fb      	strb	r3, [r7, #23]
        break;
 8007288:	e005      	b.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800728a:	4ba8      	ldr	r3, [pc, #672]	; (800752c <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007292:	2b00      	cmp	r3, #0
 8007294:	d0ef      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 8007296:	7dfb      	ldrb	r3, [r7, #23]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d166      	bne.n	800736a <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800729c:	4ba2      	ldr	r3, [pc, #648]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800729e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80072a6:	4053      	eors	r3, r2
 80072a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d013      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80072b0:	4b9d      	ldr	r3, [pc, #628]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80072b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072b8:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80072ba:	4b9b      	ldr	r3, [pc, #620]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80072bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072be:	4a9a      	ldr	r2, [pc, #616]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80072c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072c4:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80072c6:	4b98      	ldr	r3, [pc, #608]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80072c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072ca:	4a97      	ldr	r2, [pc, #604]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80072cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072d0:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80072d2:	4a95      	ldr	r2, [pc, #596]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80072de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072e2:	d115      	bne.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072e4:	f7fa fb3c 	bl	8001960 <HAL_GetTick>
 80072e8:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80072ea:	e00b      	b.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072ec:	f7fa fb38 	bl	8001960 <HAL_GetTick>
 80072f0:	4602      	mov	r2, r0
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d902      	bls.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 80072fe:	2303      	movs	r3, #3
 8007300:	75fb      	strb	r3, [r7, #23]
            break;
 8007302:	e005      	b.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007304:	4b88      	ldr	r3, [pc, #544]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007308:	f003 0302 	and.w	r3, r3, #2
 800730c:	2b00      	cmp	r3, #0
 800730e:	d0ed      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 8007310:	7dfb      	ldrb	r3, [r7, #23]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d126      	bne.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800731c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007320:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007324:	d10d      	bne.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8007326:	4b80      	ldr	r3, [pc, #512]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007328:	691b      	ldr	r3, [r3, #16]
 800732a:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007334:	0919      	lsrs	r1, r3, #4
 8007336:	4b7e      	ldr	r3, [pc, #504]	; (8007530 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8007338:	400b      	ands	r3, r1
 800733a:	497b      	ldr	r1, [pc, #492]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800733c:	4313      	orrs	r3, r2
 800733e:	610b      	str	r3, [r1, #16]
 8007340:	e005      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8007342:	4b79      	ldr	r3, [pc, #484]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007344:	691b      	ldr	r3, [r3, #16]
 8007346:	4a78      	ldr	r2, [pc, #480]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007348:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800734c:	6113      	str	r3, [r2, #16]
 800734e:	4b76      	ldr	r3, [pc, #472]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007350:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007358:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800735c:	4972      	ldr	r1, [pc, #456]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800735e:	4313      	orrs	r3, r2
 8007360:	670b      	str	r3, [r1, #112]	; 0x70
 8007362:	e004      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007364:	7dfb      	ldrb	r3, [r7, #23]
 8007366:	75bb      	strb	r3, [r7, #22]
 8007368:	e001      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800736a:	7dfb      	ldrb	r3, [r7, #23]
 800736c:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f003 0301 	and.w	r3, r3, #1
 8007376:	2b00      	cmp	r3, #0
 8007378:	d07d      	beq.n	8007476 <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800737e:	2b28      	cmp	r3, #40	; 0x28
 8007380:	d866      	bhi.n	8007450 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8007382:	a201      	add	r2, pc, #4	; (adr r2, 8007388 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8007384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007388:	08007457 	.word	0x08007457
 800738c:	08007451 	.word	0x08007451
 8007390:	08007451 	.word	0x08007451
 8007394:	08007451 	.word	0x08007451
 8007398:	08007451 	.word	0x08007451
 800739c:	08007451 	.word	0x08007451
 80073a0:	08007451 	.word	0x08007451
 80073a4:	08007451 	.word	0x08007451
 80073a8:	0800742d 	.word	0x0800742d
 80073ac:	08007451 	.word	0x08007451
 80073b0:	08007451 	.word	0x08007451
 80073b4:	08007451 	.word	0x08007451
 80073b8:	08007451 	.word	0x08007451
 80073bc:	08007451 	.word	0x08007451
 80073c0:	08007451 	.word	0x08007451
 80073c4:	08007451 	.word	0x08007451
 80073c8:	0800743f 	.word	0x0800743f
 80073cc:	08007451 	.word	0x08007451
 80073d0:	08007451 	.word	0x08007451
 80073d4:	08007451 	.word	0x08007451
 80073d8:	08007451 	.word	0x08007451
 80073dc:	08007451 	.word	0x08007451
 80073e0:	08007451 	.word	0x08007451
 80073e4:	08007451 	.word	0x08007451
 80073e8:	08007457 	.word	0x08007457
 80073ec:	08007451 	.word	0x08007451
 80073f0:	08007451 	.word	0x08007451
 80073f4:	08007451 	.word	0x08007451
 80073f8:	08007451 	.word	0x08007451
 80073fc:	08007451 	.word	0x08007451
 8007400:	08007451 	.word	0x08007451
 8007404:	08007451 	.word	0x08007451
 8007408:	08007457 	.word	0x08007457
 800740c:	08007451 	.word	0x08007451
 8007410:	08007451 	.word	0x08007451
 8007414:	08007451 	.word	0x08007451
 8007418:	08007451 	.word	0x08007451
 800741c:	08007451 	.word	0x08007451
 8007420:	08007451 	.word	0x08007451
 8007424:	08007451 	.word	0x08007451
 8007428:	08007457 	.word	0x08007457
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	3304      	adds	r3, #4
 8007430:	2101      	movs	r1, #1
 8007432:	4618      	mov	r0, r3
 8007434:	f000 fdb6 	bl	8007fa4 <RCCEx_PLL2_Config>
 8007438:	4603      	mov	r3, r0
 800743a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800743c:	e00c      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	3324      	adds	r3, #36	; 0x24
 8007442:	2101      	movs	r1, #1
 8007444:	4618      	mov	r0, r3
 8007446:	f000 fe5f 	bl	8008108 <RCCEx_PLL3_Config>
 800744a:	4603      	mov	r3, r0
 800744c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800744e:	e003      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	75fb      	strb	r3, [r7, #23]
      break;
 8007454:	e000      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8007456:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007458:	7dfb      	ldrb	r3, [r7, #23]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d109      	bne.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800745e:	4b32      	ldr	r3, [pc, #200]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8007460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007462:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800746a:	492f      	ldr	r1, [pc, #188]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800746c:	4313      	orrs	r3, r2
 800746e:	654b      	str	r3, [r1, #84]	; 0x54
 8007470:	e001      	b.n	8007476 <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007472:	7dfb      	ldrb	r3, [r7, #23]
 8007474:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f003 0302 	and.w	r3, r3, #2
 800747e:	2b00      	cmp	r3, #0
 8007480:	d037      	beq.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007486:	2b05      	cmp	r3, #5
 8007488:	d820      	bhi.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x860>
 800748a:	a201      	add	r2, pc, #4	; (adr r2, 8007490 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800748c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007490:	080074d3 	.word	0x080074d3
 8007494:	080074a9 	.word	0x080074a9
 8007498:	080074bb 	.word	0x080074bb
 800749c:	080074d3 	.word	0x080074d3
 80074a0:	080074d3 	.word	0x080074d3
 80074a4:	080074d3 	.word	0x080074d3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	3304      	adds	r3, #4
 80074ac:	2101      	movs	r1, #1
 80074ae:	4618      	mov	r0, r3
 80074b0:	f000 fd78 	bl	8007fa4 <RCCEx_PLL2_Config>
 80074b4:	4603      	mov	r3, r0
 80074b6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80074b8:	e00c      	b.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	3324      	adds	r3, #36	; 0x24
 80074be:	2101      	movs	r1, #1
 80074c0:	4618      	mov	r0, r3
 80074c2:	f000 fe21 	bl	8008108 <RCCEx_PLL3_Config>
 80074c6:	4603      	mov	r3, r0
 80074c8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80074ca:	e003      	b.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80074cc:	2301      	movs	r3, #1
 80074ce:	75fb      	strb	r3, [r7, #23]
      break;
 80074d0:	e000      	b.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 80074d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80074d4:	7dfb      	ldrb	r3, [r7, #23]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d109      	bne.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80074da:	4b13      	ldr	r3, [pc, #76]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80074dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074de:	f023 0207 	bic.w	r2, r3, #7
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074e6:	4910      	ldr	r1, [pc, #64]	; (8007528 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80074e8:	4313      	orrs	r3, r2
 80074ea:	654b      	str	r3, [r1, #84]	; 0x54
 80074ec:	e001      	b.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074ee:	7dfb      	ldrb	r3, [r7, #23]
 80074f0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f003 0304 	and.w	r3, r3, #4
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d040      	beq.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007504:	2b05      	cmp	r3, #5
 8007506:	d827      	bhi.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8007508:	a201      	add	r2, pc, #4	; (adr r2, 8007510 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 800750a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800750e:	bf00      	nop
 8007510:	0800755f 	.word	0x0800755f
 8007514:	08007535 	.word	0x08007535
 8007518:	08007547 	.word	0x08007547
 800751c:	0800755f 	.word	0x0800755f
 8007520:	0800755f 	.word	0x0800755f
 8007524:	0800755f 	.word	0x0800755f
 8007528:	58024400 	.word	0x58024400
 800752c:	58024800 	.word	0x58024800
 8007530:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	3304      	adds	r3, #4
 8007538:	2101      	movs	r1, #1
 800753a:	4618      	mov	r0, r3
 800753c:	f000 fd32 	bl	8007fa4 <RCCEx_PLL2_Config>
 8007540:	4603      	mov	r3, r0
 8007542:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007544:	e00c      	b.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	3324      	adds	r3, #36	; 0x24
 800754a:	2101      	movs	r1, #1
 800754c:	4618      	mov	r0, r3
 800754e:	f000 fddb 	bl	8008108 <RCCEx_PLL3_Config>
 8007552:	4603      	mov	r3, r0
 8007554:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007556:	e003      	b.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	75fb      	strb	r3, [r7, #23]
      break;
 800755c:	e000      	b.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 800755e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007560:	7dfb      	ldrb	r3, [r7, #23]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d10a      	bne.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007566:	4bb2      	ldr	r3, [pc, #712]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800756a:	f023 0207 	bic.w	r2, r3, #7
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007574:	49ae      	ldr	r1, [pc, #696]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007576:	4313      	orrs	r3, r2
 8007578:	658b      	str	r3, [r1, #88]	; 0x58
 800757a:	e001      	b.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800757c:	7dfb      	ldrb	r3, [r7, #23]
 800757e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f003 0320 	and.w	r3, r3, #32
 8007588:	2b00      	cmp	r3, #0
 800758a:	d044      	beq.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007592:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007596:	d01b      	beq.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x964>
 8007598:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800759c:	d805      	bhi.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0x93e>
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d022      	beq.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 80075a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80075a6:	d00a      	beq.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x952>
 80075a8:	e01b      	b.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0x976>
 80075aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075ae:	d01d      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x980>
 80075b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80075b4:	d01c      	beq.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x984>
 80075b6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80075ba:	d01b      	beq.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x988>
 80075bc:	e011      	b.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	3304      	adds	r3, #4
 80075c2:	2100      	movs	r1, #0
 80075c4:	4618      	mov	r0, r3
 80075c6:	f000 fced 	bl	8007fa4 <RCCEx_PLL2_Config>
 80075ca:	4603      	mov	r3, r0
 80075cc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80075ce:	e012      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	3324      	adds	r3, #36	; 0x24
 80075d4:	2102      	movs	r1, #2
 80075d6:	4618      	mov	r0, r3
 80075d8:	f000 fd96 	bl	8008108 <RCCEx_PLL3_Config>
 80075dc:	4603      	mov	r3, r0
 80075de:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80075e0:	e009      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80075e2:	2301      	movs	r3, #1
 80075e4:	75fb      	strb	r3, [r7, #23]
      break;
 80075e6:	e006      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80075e8:	bf00      	nop
 80075ea:	e004      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80075ec:	bf00      	nop
 80075ee:	e002      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80075f0:	bf00      	nop
 80075f2:	e000      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80075f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80075f6:	7dfb      	ldrb	r3, [r7, #23]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d10a      	bne.n	8007612 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80075fc:	4b8c      	ldr	r3, [pc, #560]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80075fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007600:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800760a:	4989      	ldr	r1, [pc, #548]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800760c:	4313      	orrs	r3, r2
 800760e:	654b      	str	r3, [r1, #84]	; 0x54
 8007610:	e001      	b.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007612:	7dfb      	ldrb	r3, [r7, #23]
 8007614:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800761e:	2b00      	cmp	r3, #0
 8007620:	d044      	beq.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007628:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800762c:	d01b      	beq.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 800762e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007632:	d805      	bhi.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8007634:	2b00      	cmp	r3, #0
 8007636:	d022      	beq.n	800767e <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8007638:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800763c:	d00a      	beq.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 800763e:	e01b      	b.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8007640:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007644:	d01d      	beq.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8007646:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800764a:	d01c      	beq.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 800764c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007650:	d01b      	beq.n	800768a <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8007652:	e011      	b.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	3304      	adds	r3, #4
 8007658:	2100      	movs	r1, #0
 800765a:	4618      	mov	r0, r3
 800765c:	f000 fca2 	bl	8007fa4 <RCCEx_PLL2_Config>
 8007660:	4603      	mov	r3, r0
 8007662:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007664:	e012      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	3324      	adds	r3, #36	; 0x24
 800766a:	2102      	movs	r1, #2
 800766c:	4618      	mov	r0, r3
 800766e:	f000 fd4b 	bl	8008108 <RCCEx_PLL3_Config>
 8007672:	4603      	mov	r3, r0
 8007674:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007676:	e009      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	75fb      	strb	r3, [r7, #23]
      break;
 800767c:	e006      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800767e:	bf00      	nop
 8007680:	e004      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8007682:	bf00      	nop
 8007684:	e002      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8007686:	bf00      	nop
 8007688:	e000      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800768a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800768c:	7dfb      	ldrb	r3, [r7, #23]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d10a      	bne.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007692:	4b67      	ldr	r3, [pc, #412]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007696:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80076a0:	4963      	ldr	r1, [pc, #396]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80076a2:	4313      	orrs	r3, r2
 80076a4:	658b      	str	r3, [r1, #88]	; 0x58
 80076a6:	e001      	b.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076a8:	7dfb      	ldrb	r3, [r7, #23]
 80076aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d044      	beq.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80076be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80076c2:	d01b      	beq.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0xa90>
 80076c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80076c8:	d805      	bhi.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d022      	beq.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80076ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076d2:	d00a      	beq.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80076d4:	e01b      	b.n	800770e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 80076d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076da:	d01d      	beq.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80076dc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80076e0:	d01c      	beq.n	800771c <HAL_RCCEx_PeriphCLKConfig+0xab0>
 80076e2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80076e6:	d01b      	beq.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 80076e8:	e011      	b.n	800770e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	3304      	adds	r3, #4
 80076ee:	2100      	movs	r1, #0
 80076f0:	4618      	mov	r0, r3
 80076f2:	f000 fc57 	bl	8007fa4 <RCCEx_PLL2_Config>
 80076f6:	4603      	mov	r3, r0
 80076f8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80076fa:	e012      	b.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	3324      	adds	r3, #36	; 0x24
 8007700:	2102      	movs	r1, #2
 8007702:	4618      	mov	r0, r3
 8007704:	f000 fd00 	bl	8008108 <RCCEx_PLL3_Config>
 8007708:	4603      	mov	r3, r0
 800770a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800770c:	e009      	b.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	75fb      	strb	r3, [r7, #23]
      break;
 8007712:	e006      	b.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8007714:	bf00      	nop
 8007716:	e004      	b.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8007718:	bf00      	nop
 800771a:	e002      	b.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 800771c:	bf00      	nop
 800771e:	e000      	b.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8007720:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007722:	7dfb      	ldrb	r3, [r7, #23]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d10a      	bne.n	800773e <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007728:	4b41      	ldr	r3, [pc, #260]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800772a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800772c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007736:	493e      	ldr	r1, [pc, #248]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007738:	4313      	orrs	r3, r2
 800773a:	658b      	str	r3, [r1, #88]	; 0x58
 800773c:	e001      	b.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800773e:	7dfb      	ldrb	r3, [r7, #23]
 8007740:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f003 0308 	and.w	r3, r3, #8
 800774a:	2b00      	cmp	r3, #0
 800774c:	d01a      	beq.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007754:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007758:	d10a      	bne.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	3324      	adds	r3, #36	; 0x24
 800775e:	2102      	movs	r1, #2
 8007760:	4618      	mov	r0, r3
 8007762:	f000 fcd1 	bl	8008108 <RCCEx_PLL3_Config>
 8007766:	4603      	mov	r3, r0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d001      	beq.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007770:	4b2f      	ldr	r3, [pc, #188]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007774:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800777e:	492c      	ldr	r1, [pc, #176]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8007780:	4313      	orrs	r3, r2
 8007782:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f003 0310 	and.w	r3, r3, #16
 800778c:	2b00      	cmp	r3, #0
 800778e:	d01a      	beq.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007796:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800779a:	d10a      	bne.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	3324      	adds	r3, #36	; 0x24
 80077a0:	2102      	movs	r1, #2
 80077a2:	4618      	mov	r0, r3
 80077a4:	f000 fcb0 	bl	8008108 <RCCEx_PLL3_Config>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d001      	beq.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80077b2:	4b1f      	ldr	r3, [pc, #124]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80077b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80077c0:	491b      	ldr	r1, [pc, #108]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80077c2:	4313      	orrs	r3, r2
 80077c4:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d032      	beq.n	8007838 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80077d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077dc:	d00d      	beq.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 80077de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80077e2:	d016      	beq.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0xba6>
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d111      	bne.n	800780c <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	3304      	adds	r3, #4
 80077ec:	2100      	movs	r1, #0
 80077ee:	4618      	mov	r0, r3
 80077f0:	f000 fbd8 	bl	8007fa4 <RCCEx_PLL2_Config>
 80077f4:	4603      	mov	r3, r0
 80077f6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80077f8:	e00c      	b.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	3324      	adds	r3, #36	; 0x24
 80077fe:	2102      	movs	r1, #2
 8007800:	4618      	mov	r0, r3
 8007802:	f000 fc81 	bl	8008108 <RCCEx_PLL3_Config>
 8007806:	4603      	mov	r3, r0
 8007808:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800780a:	e003      	b.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800780c:	2301      	movs	r3, #1
 800780e:	75fb      	strb	r3, [r7, #23]
      break;
 8007810:	e000      	b.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 8007812:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007814:	7dfb      	ldrb	r3, [r7, #23]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d10c      	bne.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800781a:	4b05      	ldr	r3, [pc, #20]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800781c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800781e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007828:	4901      	ldr	r1, [pc, #4]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800782a:	4313      	orrs	r3, r2
 800782c:	658b      	str	r3, [r1, #88]	; 0x58
 800782e:	e003      	b.n	8007838 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 8007830:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007834:	7dfb      	ldrb	r3, [r7, #23]
 8007836:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007840:	2b00      	cmp	r3, #0
 8007842:	d02f      	beq.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800784a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800784e:	d00c      	beq.n	800786a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8007850:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007854:	d015      	beq.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0xc16>
 8007856:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800785a:	d10f      	bne.n	800787c <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800785c:	4b79      	ldr	r3, [pc, #484]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800785e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007860:	4a78      	ldr	r2, [pc, #480]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007862:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007866:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8007868:	e00c      	b.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	3324      	adds	r3, #36	; 0x24
 800786e:	2101      	movs	r1, #1
 8007870:	4618      	mov	r0, r3
 8007872:	f000 fc49 	bl	8008108 <RCCEx_PLL3_Config>
 8007876:	4603      	mov	r3, r0
 8007878:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800787a:	e003      	b.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	75fb      	strb	r3, [r7, #23]
      break;
 8007880:	e000      	b.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 8007882:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007884:	7dfb      	ldrb	r3, [r7, #23]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d10a      	bne.n	80078a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800788a:	4b6e      	ldr	r3, [pc, #440]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800788c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800788e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007898:	496a      	ldr	r1, [pc, #424]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800789a:	4313      	orrs	r3, r2
 800789c:	654b      	str	r3, [r1, #84]	; 0x54
 800789e:	e001      	b.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078a0:	7dfb      	ldrb	r3, [r7, #23]
 80078a2:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d029      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d003      	beq.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 80078b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078bc:	d007      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0xc62>
 80078be:	e00f      	b.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078c0:	4b60      	ldr	r3, [pc, #384]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80078c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c4:	4a5f      	ldr	r2, [pc, #380]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80078c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80078ca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80078cc:	e00b      	b.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	3304      	adds	r3, #4
 80078d2:	2102      	movs	r1, #2
 80078d4:	4618      	mov	r0, r3
 80078d6:	f000 fb65 	bl	8007fa4 <RCCEx_PLL2_Config>
 80078da:	4603      	mov	r3, r0
 80078dc:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80078de:	e002      	b.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	75fb      	strb	r3, [r7, #23]
      break;
 80078e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80078e6:	7dfb      	ldrb	r3, [r7, #23]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d109      	bne.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80078ec:	4b55      	ldr	r3, [pc, #340]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80078ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078f0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078f8:	4952      	ldr	r1, [pc, #328]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80078fa:	4313      	orrs	r3, r2
 80078fc:	64cb      	str	r3, [r1, #76]	; 0x4c
 80078fe:	e001      	b.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007900:	7dfb      	ldrb	r3, [r7, #23]
 8007902:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800790c:	2b00      	cmp	r3, #0
 800790e:	d00a      	beq.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	3324      	adds	r3, #36	; 0x24
 8007914:	2102      	movs	r1, #2
 8007916:	4618      	mov	r0, r3
 8007918:	f000 fbf6 	bl	8008108 <RCCEx_PLL3_Config>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d001      	beq.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800792e:	2b00      	cmp	r3, #0
 8007930:	d02f      	beq.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007936:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800793a:	d00c      	beq.n	8007956 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800793c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007940:	d802      	bhi.n	8007948 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8007942:	2b00      	cmp	r3, #0
 8007944:	d011      	beq.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 8007946:	e00d      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 8007948:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800794c:	d00f      	beq.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xd02>
 800794e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007952:	d00e      	beq.n	8007972 <HAL_RCCEx_PeriphCLKConfig+0xd06>
 8007954:	e006      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007956:	4b3b      	ldr	r3, [pc, #236]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800795a:	4a3a      	ldr	r2, [pc, #232]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800795c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007960:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8007962:	e007      	b.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007964:	2301      	movs	r3, #1
 8007966:	75fb      	strb	r3, [r7, #23]
      break;
 8007968:	e004      	b.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 800796a:	bf00      	nop
 800796c:	e002      	b.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 800796e:	bf00      	nop
 8007970:	e000      	b.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8007972:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007974:	7dfb      	ldrb	r3, [r7, #23]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d109      	bne.n	800798e <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800797a:	4b32      	ldr	r3, [pc, #200]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800797c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800797e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007986:	492f      	ldr	r1, [pc, #188]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007988:	4313      	orrs	r3, r2
 800798a:	654b      	str	r3, [r1, #84]	; 0x54
 800798c:	e001      	b.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800798e:	7dfb      	ldrb	r3, [r7, #23]
 8007990:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800799a:	2b00      	cmp	r3, #0
 800799c:	d008      	beq.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800799e:	4b29      	ldr	r3, [pc, #164]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80079a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079a2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079aa:	4926      	ldr	r1, [pc, #152]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80079ac:	4313      	orrs	r3, r2
 80079ae:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d009      	beq.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80079bc:	4b21      	ldr	r3, [pc, #132]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80079be:	691b      	ldr	r3, [r3, #16]
 80079c0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80079ca:	491e      	ldr	r1, [pc, #120]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80079cc:	4313      	orrs	r3, r2
 80079ce:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d008      	beq.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0xd82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80079dc:	4b19      	ldr	r3, [pc, #100]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80079de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079e0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80079e8:	4916      	ldr	r1, [pc, #88]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80079ea:	4313      	orrs	r3, r2
 80079ec:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d00d      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80079fa:	4b12      	ldr	r3, [pc, #72]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80079fc:	691b      	ldr	r3, [r3, #16]
 80079fe:	4a11      	ldr	r2, [pc, #68]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007a00:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007a04:	6113      	str	r3, [r2, #16]
 8007a06:	4b0f      	ldr	r3, [pc, #60]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007a08:	691a      	ldr	r2, [r3, #16]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007a10:	490c      	ldr	r1, [pc, #48]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007a12:	4313      	orrs	r3, r2
 8007a14:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	da08      	bge.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0xdc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007a1e:	4b09      	ldr	r3, [pc, #36]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a22:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a2a:	4906      	ldr	r1, [pc, #24]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8007a30:	7dbb      	ldrb	r3, [r7, #22]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d101      	bne.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0xdce>
  {
    return HAL_OK;
 8007a36:	2300      	movs	r3, #0
 8007a38:	e000      	b.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  }
  return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3718      	adds	r7, #24
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}
 8007a44:	58024400 	.word	0x58024400

08007a48 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007a4c:	f7ff f870 	bl	8006b30 <HAL_RCC_GetHCLKFreq>
 8007a50:	4601      	mov	r1, r0
 8007a52:	4b06      	ldr	r3, [pc, #24]	; (8007a6c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007a54:	6a1b      	ldr	r3, [r3, #32]
 8007a56:	091b      	lsrs	r3, r3, #4
 8007a58:	f003 0307 	and.w	r3, r3, #7
 8007a5c:	4a04      	ldr	r2, [pc, #16]	; (8007a70 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007a5e:	5cd3      	ldrb	r3, [r2, r3]
 8007a60:	f003 031f 	and.w	r3, r3, #31
 8007a64:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	bd80      	pop	{r7, pc}
 8007a6c:	58024400 	.word	0x58024400
 8007a70:	0801fe10 	.word	0x0801fe10

08007a74 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b089      	sub	sp, #36	; 0x24
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a7c:	4b9d      	ldr	r3, [pc, #628]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a80:	f003 0303 	and.w	r3, r3, #3
 8007a84:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007a86:	4b9b      	ldr	r3, [pc, #620]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a8a:	0b1b      	lsrs	r3, r3, #12
 8007a8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007a90:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007a92:	4b98      	ldr	r3, [pc, #608]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a96:	091b      	lsrs	r3, r3, #4
 8007a98:	f003 0301 	and.w	r3, r3, #1
 8007a9c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007a9e:	4b95      	ldr	r3, [pc, #596]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aa2:	08db      	lsrs	r3, r3, #3
 8007aa4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007aa8:	693a      	ldr	r2, [r7, #16]
 8007aaa:	fb02 f303 	mul.w	r3, r2, r3
 8007aae:	ee07 3a90 	vmov	s15, r3
 8007ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ab6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	f000 810a 	beq.w	8007cd6 <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8007ac2:	69bb      	ldr	r3, [r7, #24]
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d05a      	beq.n	8007b7e <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d302      	bcc.n	8007ad2 <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8007acc:	2b02      	cmp	r3, #2
 8007ace:	d078      	beq.n	8007bc2 <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8007ad0:	e099      	b.n	8007c06 <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ad2:	4b88      	ldr	r3, [pc, #544]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f003 0320 	and.w	r3, r3, #32
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d02d      	beq.n	8007b3a <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007ade:	4b85      	ldr	r3, [pc, #532]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	08db      	lsrs	r3, r3, #3
 8007ae4:	f003 0303 	and.w	r3, r3, #3
 8007ae8:	4a83      	ldr	r2, [pc, #524]	; (8007cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8007aea:	fa22 f303 	lsr.w	r3, r2, r3
 8007aee:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	ee07 3a90 	vmov	s15, r3
 8007af6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	ee07 3a90 	vmov	s15, r3
 8007b00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b08:	4b7a      	ldr	r3, [pc, #488]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b10:	ee07 3a90 	vmov	s15, r3
 8007b14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b18:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b1c:	eddf 5a77 	vldr	s11, [pc, #476]	; 8007cfc <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007b20:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b24:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b28:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b34:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007b38:	e087      	b.n	8007c4a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	ee07 3a90 	vmov	s15, r3
 8007b40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b44:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8007d00 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8007b48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b4c:	4b69      	ldr	r3, [pc, #420]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b54:	ee07 3a90 	vmov	s15, r3
 8007b58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b5c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b60:	eddf 5a66 	vldr	s11, [pc, #408]	; 8007cfc <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007b64:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b68:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b6c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b70:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b78:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007b7c:	e065      	b.n	8007c4a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	ee07 3a90 	vmov	s15, r3
 8007b84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b88:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8007d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8007b8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b90:	4b58      	ldr	r3, [pc, #352]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007b92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b98:	ee07 3a90 	vmov	s15, r3
 8007b9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ba0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ba4:	eddf 5a55 	vldr	s11, [pc, #340]	; 8007cfc <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007ba8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bb0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007bb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bbc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007bc0:	e043      	b.n	8007c4a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	ee07 3a90 	vmov	s15, r3
 8007bc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bcc:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8007d08 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8007bd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bd4:	4b47      	ldr	r3, [pc, #284]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bdc:	ee07 3a90 	vmov	s15, r3
 8007be0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007be4:	ed97 6a03 	vldr	s12, [r7, #12]
 8007be8:	eddf 5a44 	vldr	s11, [pc, #272]	; 8007cfc <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007bec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bf0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bf4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007bf8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c00:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c04:	e021      	b.n	8007c4a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	ee07 3a90 	vmov	s15, r3
 8007c0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c10:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8007d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8007c14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c18:	4b36      	ldr	r3, [pc, #216]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c20:	ee07 3a90 	vmov	s15, r3
 8007c24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c28:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c2c:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007cfc <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007c30:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c38:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c44:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c48:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007c4a:	4b2a      	ldr	r3, [pc, #168]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c4e:	0a5b      	lsrs	r3, r3, #9
 8007c50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c54:	ee07 3a90 	vmov	s15, r3
 8007c58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c5c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007c60:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c64:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c70:	ee17 2a90 	vmov	r2, s15
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007c78:	4b1e      	ldr	r3, [pc, #120]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c7c:	0c1b      	lsrs	r3, r3, #16
 8007c7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c82:	ee07 3a90 	vmov	s15, r3
 8007c86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c8a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007c8e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c92:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c9e:	ee17 2a90 	vmov	r2, s15
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007ca6:	4b13      	ldr	r3, [pc, #76]	; (8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007caa:	0e1b      	lsrs	r3, r3, #24
 8007cac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cb0:	ee07 3a90 	vmov	s15, r3
 8007cb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cb8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007cbc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007cc0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007cc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cc8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ccc:	ee17 2a90 	vmov	r2, s15
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007cd4:	e008      	b.n	8007ce8 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	609a      	str	r2, [r3, #8]
}
 8007ce8:	bf00      	nop
 8007cea:	3724      	adds	r7, #36	; 0x24
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr
 8007cf4:	58024400 	.word	0x58024400
 8007cf8:	03d09000 	.word	0x03d09000
 8007cfc:	46000000 	.word	0x46000000
 8007d00:	4c742400 	.word	0x4c742400
 8007d04:	4a742400 	.word	0x4a742400
 8007d08:	4bbebc20 	.word	0x4bbebc20

08007d0c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b089      	sub	sp, #36	; 0x24
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007d14:	4b9d      	ldr	r3, [pc, #628]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d18:	f003 0303 	and.w	r3, r3, #3
 8007d1c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007d1e:	4b9b      	ldr	r3, [pc, #620]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d22:	0d1b      	lsrs	r3, r3, #20
 8007d24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d28:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007d2a:	4b98      	ldr	r3, [pc, #608]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d2e:	0a1b      	lsrs	r3, r3, #8
 8007d30:	f003 0301 	and.w	r3, r3, #1
 8007d34:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007d36:	4b95      	ldr	r3, [pc, #596]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d3a:	08db      	lsrs	r3, r3, #3
 8007d3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007d40:	693a      	ldr	r2, [r7, #16]
 8007d42:	fb02 f303 	mul.w	r3, r2, r3
 8007d46:	ee07 3a90 	vmov	s15, r3
 8007d4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d4e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	f000 810a 	beq.w	8007f6e <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8007d5a:	69bb      	ldr	r3, [r7, #24]
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	d05a      	beq.n	8007e16 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d302      	bcc.n	8007d6a <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8007d64:	2b02      	cmp	r3, #2
 8007d66:	d078      	beq.n	8007e5a <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8007d68:	e099      	b.n	8007e9e <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d6a:	4b88      	ldr	r3, [pc, #544]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f003 0320 	and.w	r3, r3, #32
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d02d      	beq.n	8007dd2 <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007d76:	4b85      	ldr	r3, [pc, #532]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	08db      	lsrs	r3, r3, #3
 8007d7c:	f003 0303 	and.w	r3, r3, #3
 8007d80:	4a83      	ldr	r2, [pc, #524]	; (8007f90 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8007d82:	fa22 f303 	lsr.w	r3, r2, r3
 8007d86:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	ee07 3a90 	vmov	s15, r3
 8007d8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	ee07 3a90 	vmov	s15, r3
 8007d98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007da0:	4b7a      	ldr	r3, [pc, #488]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007da4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007da8:	ee07 3a90 	vmov	s15, r3
 8007dac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007db0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007db4:	eddf 5a77 	vldr	s11, [pc, #476]	; 8007f94 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007db8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dbc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dc0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007dc4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dcc:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007dd0:	e087      	b.n	8007ee2 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	ee07 3a90 	vmov	s15, r3
 8007dd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ddc:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8007f98 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8007de0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007de4:	4b69      	ldr	r3, [pc, #420]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007de8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dec:	ee07 3a90 	vmov	s15, r3
 8007df0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007df4:	ed97 6a03 	vldr	s12, [r7, #12]
 8007df8:	eddf 5a66 	vldr	s11, [pc, #408]	; 8007f94 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007dfc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e00:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e04:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e08:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e10:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e14:	e065      	b.n	8007ee2 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	ee07 3a90 	vmov	s15, r3
 8007e1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e20:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8007f9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8007e24:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e28:	4b58      	ldr	r3, [pc, #352]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e30:	ee07 3a90 	vmov	s15, r3
 8007e34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e38:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e3c:	eddf 5a55 	vldr	s11, [pc, #340]	; 8007f94 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007e40:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e44:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e48:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e54:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e58:	e043      	b.n	8007ee2 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	ee07 3a90 	vmov	s15, r3
 8007e60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e64:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8007fa0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8007e68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e6c:	4b47      	ldr	r3, [pc, #284]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e74:	ee07 3a90 	vmov	s15, r3
 8007e78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e7c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e80:	eddf 5a44 	vldr	s11, [pc, #272]	; 8007f94 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007e84:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e8c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e98:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e9c:	e021      	b.n	8007ee2 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	ee07 3a90 	vmov	s15, r3
 8007ea4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ea8:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8007f9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8007eac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007eb0:	4b36      	ldr	r3, [pc, #216]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eb8:	ee07 3a90 	vmov	s15, r3
 8007ebc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ec0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ec4:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007f94 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007ec8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ecc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ed0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ed4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007edc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007ee0:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007ee2:	4b2a      	ldr	r3, [pc, #168]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee6:	0a5b      	lsrs	r3, r3, #9
 8007ee8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007eec:	ee07 3a90 	vmov	s15, r3
 8007ef0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ef4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ef8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007efc:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f08:	ee17 2a90 	vmov	r2, s15
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8007f10:	4b1e      	ldr	r3, [pc, #120]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f14:	0c1b      	lsrs	r3, r3, #16
 8007f16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f1a:	ee07 3a90 	vmov	s15, r3
 8007f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f22:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007f26:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f36:	ee17 2a90 	vmov	r2, s15
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007f3e:	4b13      	ldr	r3, [pc, #76]	; (8007f8c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f42:	0e1b      	lsrs	r3, r3, #24
 8007f44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f48:	ee07 3a90 	vmov	s15, r3
 8007f4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f50:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007f54:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f58:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f64:	ee17 2a90 	vmov	r2, s15
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007f6c:	e008      	b.n	8007f80 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2200      	movs	r2, #0
 8007f78:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	609a      	str	r2, [r3, #8]
}
 8007f80:	bf00      	nop
 8007f82:	3724      	adds	r7, #36	; 0x24
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr
 8007f8c:	58024400 	.word	0x58024400
 8007f90:	03d09000 	.word	0x03d09000
 8007f94:	46000000 	.word	0x46000000
 8007f98:	4c742400 	.word	0x4c742400
 8007f9c:	4a742400 	.word	0x4a742400
 8007fa0:	4bbebc20 	.word	0x4bbebc20

08007fa4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007fb2:	4b53      	ldr	r3, [pc, #332]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8007fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fb6:	f003 0303 	and.w	r3, r3, #3
 8007fba:	2b03      	cmp	r3, #3
 8007fbc:	d101      	bne.n	8007fc2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e099      	b.n	80080f6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007fc2:	4b4f      	ldr	r3, [pc, #316]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a4e      	ldr	r2, [pc, #312]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8007fc8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007fcc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fce:	f7f9 fcc7 	bl	8001960 <HAL_GetTick>
 8007fd2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007fd4:	e008      	b.n	8007fe8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007fd6:	f7f9 fcc3 	bl	8001960 <HAL_GetTick>
 8007fda:	4602      	mov	r2, r0
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	1ad3      	subs	r3, r2, r3
 8007fe0:	2b02      	cmp	r3, #2
 8007fe2:	d901      	bls.n	8007fe8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007fe4:	2303      	movs	r3, #3
 8007fe6:	e086      	b.n	80080f6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007fe8:	4b45      	ldr	r3, [pc, #276]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d1f0      	bne.n	8007fd6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007ff4:	4b42      	ldr	r3, [pc, #264]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8007ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ff8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	031b      	lsls	r3, r3, #12
 8008002:	493f      	ldr	r1, [pc, #252]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8008004:	4313      	orrs	r3, r2
 8008006:	628b      	str	r3, [r1, #40]	; 0x28
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	685b      	ldr	r3, [r3, #4]
 800800c:	3b01      	subs	r3, #1
 800800e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	3b01      	subs	r3, #1
 8008018:	025b      	lsls	r3, r3, #9
 800801a:	b29b      	uxth	r3, r3
 800801c:	431a      	orrs	r2, r3
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	68db      	ldr	r3, [r3, #12]
 8008022:	3b01      	subs	r3, #1
 8008024:	041b      	lsls	r3, r3, #16
 8008026:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800802a:	431a      	orrs	r2, r3
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	691b      	ldr	r3, [r3, #16]
 8008030:	3b01      	subs	r3, #1
 8008032:	061b      	lsls	r3, r3, #24
 8008034:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008038:	4931      	ldr	r1, [pc, #196]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 800803a:	4313      	orrs	r3, r2
 800803c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800803e:	4b30      	ldr	r3, [pc, #192]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8008040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008042:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	695b      	ldr	r3, [r3, #20]
 800804a:	492d      	ldr	r1, [pc, #180]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 800804c:	4313      	orrs	r3, r2
 800804e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008050:	4b2b      	ldr	r3, [pc, #172]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8008052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008054:	f023 0220 	bic.w	r2, r3, #32
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	699b      	ldr	r3, [r3, #24]
 800805c:	4928      	ldr	r1, [pc, #160]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 800805e:	4313      	orrs	r3, r2
 8008060:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008062:	4b27      	ldr	r3, [pc, #156]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8008064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008066:	4a26      	ldr	r2, [pc, #152]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8008068:	f023 0310 	bic.w	r3, r3, #16
 800806c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800806e:	4b24      	ldr	r3, [pc, #144]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8008070:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008072:	4b24      	ldr	r3, [pc, #144]	; (8008104 <RCCEx_PLL2_Config+0x160>)
 8008074:	4013      	ands	r3, r2
 8008076:	687a      	ldr	r2, [r7, #4]
 8008078:	69d2      	ldr	r2, [r2, #28]
 800807a:	00d2      	lsls	r2, r2, #3
 800807c:	4920      	ldr	r1, [pc, #128]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 800807e:	4313      	orrs	r3, r2
 8008080:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008082:	4b1f      	ldr	r3, [pc, #124]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8008084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008086:	4a1e      	ldr	r2, [pc, #120]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8008088:	f043 0310 	orr.w	r3, r3, #16
 800808c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d106      	bne.n	80080a2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008094:	4b1a      	ldr	r3, [pc, #104]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 8008096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008098:	4a19      	ldr	r2, [pc, #100]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 800809a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800809e:	62d3      	str	r3, [r2, #44]	; 0x2c
 80080a0:	e00f      	b.n	80080c2 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	d106      	bne.n	80080b6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80080a8:	4b15      	ldr	r3, [pc, #84]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 80080aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080ac:	4a14      	ldr	r2, [pc, #80]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 80080ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80080b2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80080b4:	e005      	b.n	80080c2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80080b6:	4b12      	ldr	r3, [pc, #72]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 80080b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080ba:	4a11      	ldr	r2, [pc, #68]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 80080bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80080c0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80080c2:	4b0f      	ldr	r3, [pc, #60]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a0e      	ldr	r2, [pc, #56]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 80080c8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80080cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080ce:	f7f9 fc47 	bl	8001960 <HAL_GetTick>
 80080d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80080d4:	e008      	b.n	80080e8 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80080d6:	f7f9 fc43 	bl	8001960 <HAL_GetTick>
 80080da:	4602      	mov	r2, r0
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	1ad3      	subs	r3, r2, r3
 80080e0:	2b02      	cmp	r3, #2
 80080e2:	d901      	bls.n	80080e8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80080e4:	2303      	movs	r3, #3
 80080e6:	e006      	b.n	80080f6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80080e8:	4b05      	ldr	r3, [pc, #20]	; (8008100 <RCCEx_PLL2_Config+0x15c>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d0f0      	beq.n	80080d6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80080f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3710      	adds	r7, #16
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	bf00      	nop
 8008100:	58024400 	.word	0x58024400
 8008104:	ffff0007 	.word	0xffff0007

08008108 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b084      	sub	sp, #16
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008112:	2300      	movs	r3, #0
 8008114:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008116:	4b53      	ldr	r3, [pc, #332]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 8008118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800811a:	f003 0303 	and.w	r3, r3, #3
 800811e:	2b03      	cmp	r3, #3
 8008120:	d101      	bne.n	8008126 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008122:	2301      	movs	r3, #1
 8008124:	e099      	b.n	800825a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008126:	4b4f      	ldr	r3, [pc, #316]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a4e      	ldr	r2, [pc, #312]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 800812c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008130:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008132:	f7f9 fc15 	bl	8001960 <HAL_GetTick>
 8008136:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008138:	e008      	b.n	800814c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800813a:	f7f9 fc11 	bl	8001960 <HAL_GetTick>
 800813e:	4602      	mov	r2, r0
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	1ad3      	subs	r3, r2, r3
 8008144:	2b02      	cmp	r3, #2
 8008146:	d901      	bls.n	800814c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008148:	2303      	movs	r3, #3
 800814a:	e086      	b.n	800825a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800814c:	4b45      	ldr	r3, [pc, #276]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008154:	2b00      	cmp	r3, #0
 8008156:	d1f0      	bne.n	800813a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008158:	4b42      	ldr	r3, [pc, #264]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 800815a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800815c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	051b      	lsls	r3, r3, #20
 8008166:	493f      	ldr	r1, [pc, #252]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 8008168:	4313      	orrs	r3, r2
 800816a:	628b      	str	r3, [r1, #40]	; 0x28
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	3b01      	subs	r3, #1
 8008172:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	689b      	ldr	r3, [r3, #8]
 800817a:	3b01      	subs	r3, #1
 800817c:	025b      	lsls	r3, r3, #9
 800817e:	b29b      	uxth	r3, r3
 8008180:	431a      	orrs	r2, r3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	3b01      	subs	r3, #1
 8008188:	041b      	lsls	r3, r3, #16
 800818a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800818e:	431a      	orrs	r2, r3
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	691b      	ldr	r3, [r3, #16]
 8008194:	3b01      	subs	r3, #1
 8008196:	061b      	lsls	r3, r3, #24
 8008198:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800819c:	4931      	ldr	r1, [pc, #196]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 800819e:	4313      	orrs	r3, r2
 80081a0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80081a2:	4b30      	ldr	r3, [pc, #192]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 80081a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	695b      	ldr	r3, [r3, #20]
 80081ae:	492d      	ldr	r1, [pc, #180]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 80081b0:	4313      	orrs	r3, r2
 80081b2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80081b4:	4b2b      	ldr	r3, [pc, #172]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 80081b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081b8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	699b      	ldr	r3, [r3, #24]
 80081c0:	4928      	ldr	r1, [pc, #160]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 80081c2:	4313      	orrs	r3, r2
 80081c4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80081c6:	4b27      	ldr	r3, [pc, #156]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 80081c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ca:	4a26      	ldr	r2, [pc, #152]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 80081cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80081d0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80081d2:	4b24      	ldr	r3, [pc, #144]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 80081d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081d6:	4b24      	ldr	r3, [pc, #144]	; (8008268 <RCCEx_PLL3_Config+0x160>)
 80081d8:	4013      	ands	r3, r2
 80081da:	687a      	ldr	r2, [r7, #4]
 80081dc:	69d2      	ldr	r2, [r2, #28]
 80081de:	00d2      	lsls	r2, r2, #3
 80081e0:	4920      	ldr	r1, [pc, #128]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 80081e2:	4313      	orrs	r3, r2
 80081e4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80081e6:	4b1f      	ldr	r3, [pc, #124]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 80081e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ea:	4a1e      	ldr	r2, [pc, #120]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 80081ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081f0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d106      	bne.n	8008206 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80081f8:	4b1a      	ldr	r3, [pc, #104]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 80081fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081fc:	4a19      	ldr	r2, [pc, #100]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 80081fe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008202:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008204:	e00f      	b.n	8008226 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	2b01      	cmp	r3, #1
 800820a:	d106      	bne.n	800821a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800820c:	4b15      	ldr	r3, [pc, #84]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 800820e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008210:	4a14      	ldr	r2, [pc, #80]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 8008212:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008216:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008218:	e005      	b.n	8008226 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800821a:	4b12      	ldr	r3, [pc, #72]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 800821c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800821e:	4a11      	ldr	r2, [pc, #68]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 8008220:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008224:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008226:	4b0f      	ldr	r3, [pc, #60]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a0e      	ldr	r2, [pc, #56]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 800822c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008230:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008232:	f7f9 fb95 	bl	8001960 <HAL_GetTick>
 8008236:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008238:	e008      	b.n	800824c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800823a:	f7f9 fb91 	bl	8001960 <HAL_GetTick>
 800823e:	4602      	mov	r2, r0
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	1ad3      	subs	r3, r2, r3
 8008244:	2b02      	cmp	r3, #2
 8008246:	d901      	bls.n	800824c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008248:	2303      	movs	r3, #3
 800824a:	e006      	b.n	800825a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800824c:	4b05      	ldr	r3, [pc, #20]	; (8008264 <RCCEx_PLL3_Config+0x15c>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008254:	2b00      	cmp	r3, #0
 8008256:	d0f0      	beq.n	800823a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008258:	7bfb      	ldrb	r3, [r7, #15]
}
 800825a:	4618      	mov	r0, r3
 800825c:	3710      	adds	r7, #16
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}
 8008262:	bf00      	nop
 8008264:	58024400 	.word	0x58024400
 8008268:	ffff0007 	.word	0xffff0007

0800826c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b08a      	sub	sp, #40	; 0x28
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	691b      	ldr	r3, [r3, #16]
 800827a:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	695b      	ldr	r3, [r3, #20]
 8008282:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8008284:	6a3a      	ldr	r2, [r7, #32]
 8008286:	69fb      	ldr	r3, [r7, #28]
 8008288:	4013      	ands	r3, r2
 800828a:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	689b      	ldr	r3, [r3, #8]
 8008292:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8008294:	2300      	movs	r3, #0
 8008296:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800829e:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	3330      	adds	r3, #48	; 0x30
 80082a6:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 80082a8:	69bb      	ldr	r3, [r7, #24]
 80082aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d113      	bne.n	80082da <HAL_SPI_IRQHandler+0x6e>
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	f003 0320 	and.w	r3, r3, #32
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d10e      	bne.n	80082da <HAL_SPI_IRQHandler+0x6e>
 80082bc:	69bb      	ldr	r3, [r7, #24]
 80082be:	f003 0304 	and.w	r3, r3, #4
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d009      	beq.n	80082da <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	4798      	blx	r3
    hspi->RxISR(hspi);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	4798      	blx	r3
    handled = 1UL;
 80082d6:	2301      	movs	r3, #1
 80082d8:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80082da:	69bb      	ldr	r3, [r7, #24]
 80082dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d10f      	bne.n	8008304 <HAL_SPI_IRQHandler+0x98>
 80082e4:	69bb      	ldr	r3, [r7, #24]
 80082e6:	f003 0301 	and.w	r3, r3, #1
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d00a      	beq.n	8008304 <HAL_SPI_IRQHandler+0x98>
 80082ee:	69bb      	ldr	r3, [r7, #24]
 80082f0:	f003 0304 	and.w	r3, r3, #4
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d105      	bne.n	8008304 <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	4798      	blx	r3
    handled = 1UL;
 8008300:	2301      	movs	r3, #1
 8008302:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008304:	69bb      	ldr	r3, [r7, #24]
 8008306:	f003 0320 	and.w	r3, r3, #32
 800830a:	2b00      	cmp	r3, #0
 800830c:	d10f      	bne.n	800832e <HAL_SPI_IRQHandler+0xc2>
 800830e:	69bb      	ldr	r3, [r7, #24]
 8008310:	f003 0302 	and.w	r3, r3, #2
 8008314:	2b00      	cmp	r3, #0
 8008316:	d00a      	beq.n	800832e <HAL_SPI_IRQHandler+0xc2>
 8008318:	69bb      	ldr	r3, [r7, #24]
 800831a:	f003 0304 	and.w	r3, r3, #4
 800831e:	2b00      	cmp	r3, #0
 8008320:	d105      	bne.n	800832e <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	4798      	blx	r3
    handled = 1UL;
 800832a:	2301      	movs	r3, #1
 800832c:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_HSPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800832e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008330:	2b00      	cmp	r3, #0
 8008332:	f040 8170 	bne.w	8008616 <HAL_SPI_IRQHandler+0x3aa>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8008336:	69bb      	ldr	r3, [r7, #24]
 8008338:	f003 0308 	and.w	r3, r3, #8
 800833c:	2b00      	cmp	r3, #0
 800833e:	f000 80a0 	beq.w	8008482 <HAL_SPI_IRQHandler+0x216>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	699a      	ldr	r2, [r3, #24]
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f042 0208 	orr.w	r2, r2, #8
 8008350:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	699a      	ldr	r2, [r3, #24]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f042 0210 	orr.w	r2, r2, #16
 8008360:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	699a      	ldr	r2, [r3, #24]
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008370:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	691a      	ldr	r2, [r3, #16]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f022 0208 	bic.w	r2, r2, #8
 8008380:	611a      	str	r2, [r3, #16]

    /* DMA Normal Mode */
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008388:	2b00      	cmp	r3, #0
 800838a:	d00f      	beq.n	80083ac <HAL_SPI_IRQHandler+0x140>
 800838c:	7cfb      	ldrb	r3, [r7, #19]
 800838e:	2b04      	cmp	r3, #4
 8008390:	d004      	beq.n	800839c <HAL_SPI_IRQHandler+0x130>
      ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008396:	69db      	ldr	r3, [r3, #28]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d007      	beq.n	80083ac <HAL_SPI_IRQHandler+0x140>
 800839c:	7cfb      	ldrb	r3, [r7, #19]
 800839e:	2b03      	cmp	r3, #3
 80083a0:	d059      	beq.n	8008456 <HAL_SPI_IRQHandler+0x1ea>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083a6:	69db      	ldr	r3, [r3, #28]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d154      	bne.n	8008456 <HAL_SPI_IRQHandler+0x1ea>
    {
      /* For the IT based receive extra polling maybe required for last packet */
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d13d      	bne.n	8008436 <HAL_SPI_IRQHandler+0x1ca>
      {
        /* Pooling remaining data */
        while (hspi->RxXferCount != 0UL)
 80083ba:	e036      	b.n	800842a <HAL_SPI_IRQHandler+0x1be>
        {
          /* Receive data in 32 Bit mode */
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	68db      	ldr	r3, [r3, #12]
 80083c0:	2b0f      	cmp	r3, #15
 80083c2:	d90b      	bls.n	80083dc <HAL_SPI_IRQHandler+0x170>
          {
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80083ce:	601a      	str	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint32_t);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083d4:	1d1a      	adds	r2, r3, #4
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	665a      	str	r2, [r3, #100]	; 0x64
 80083da:	e01d      	b.n	8008418 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 16 Bit mode */
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	68db      	ldr	r3, [r3, #12]
 80083e0:	2b07      	cmp	r3, #7
 80083e2:	d90b      	bls.n	80083fc <HAL_SPI_IRQHandler+0x190>
          {
#if defined (__GNUC__)
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083e8:	68fa      	ldr	r2, [r7, #12]
 80083ea:	8812      	ldrh	r2, [r2, #0]
 80083ec:	b292      	uxth	r2, r2
 80083ee:	801a      	strh	r2, [r3, #0]
#else
            *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
            hspi->pRxBuffPtr += sizeof(uint16_t);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083f4:	1c9a      	adds	r2, r3, #2
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	665a      	str	r2, [r3, #100]	; 0x64
 80083fa:	e00d      	b.n	8008418 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 8 Bit mode */
          else
          {
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008408:	7812      	ldrb	r2, [r2, #0]
 800840a:	b2d2      	uxtb	r2, r2
 800840c:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008412:	1c5a      	adds	r2, r3, #1
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	665a      	str	r2, [r3, #100]	; 0x64
          }

          hspi->RxXferCount--;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800841e:	b29b      	uxth	r3, r3
 8008420:	3b01      	subs	r3, #1
 8008422:	b29a      	uxth	r2, r3
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008430:	b29b      	uxth	r3, r3
 8008432:	2b00      	cmp	r3, #0
 8008434:	d1c2      	bne.n	80083bc <HAL_SPI_IRQHandler+0x150>
        }
      }

      /* Call SPI Standard close procedure */
      SPI_CloseTransfer(hspi);
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 f93c 	bl	80086b4 <SPI_CloseTransfer>

      hspi->State = HAL_SPI_STATE_READY;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800844a:	2b00      	cmp	r3, #0
 800844c:	d003      	beq.n	8008456 <HAL_SPI_IRQHandler+0x1ea>
      {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f000 f90c 	bl	800866c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
        return;
 8008454:	e0e4      	b.n	8008620 <HAL_SPI_IRQHandler+0x3b4>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8008456:	7cfb      	ldrb	r3, [r7, #19]
 8008458:	2b05      	cmp	r3, #5
 800845a:	d103      	bne.n	8008464 <HAL_SPI_IRQHandler+0x1f8>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 f8fb 	bl	8008658 <HAL_SPI_TxRxCpltCallback>
    {
      /* end of the appropriate call */
    }
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

    return;
 8008462:	e0da      	b.n	800861a <HAL_SPI_IRQHandler+0x3ae>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8008464:	7cfb      	ldrb	r3, [r7, #19]
 8008466:	2b04      	cmp	r3, #4
 8008468:	d103      	bne.n	8008472 <HAL_SPI_IRQHandler+0x206>
      HAL_SPI_RxCpltCallback(hspi);
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 f8ea 	bl	8008644 <HAL_SPI_RxCpltCallback>
    return;
 8008470:	e0d3      	b.n	800861a <HAL_SPI_IRQHandler+0x3ae>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8008472:	7cfb      	ldrb	r3, [r7, #19]
 8008474:	2b03      	cmp	r3, #3
 8008476:	f040 80d0 	bne.w	800861a <HAL_SPI_IRQHandler+0x3ae>
      HAL_SPI_TxCpltCallback(hspi);
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f000 f8d8 	bl	8008630 <HAL_SPI_TxCpltCallback>
    return;
 8008480:	e0cb      	b.n	800861a <HAL_SPI_IRQHandler+0x3ae>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008482:	69fb      	ldr	r3, [r7, #28]
 8008484:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008488:	2b00      	cmp	r3, #0
 800848a:	d00d      	beq.n	80084a8 <HAL_SPI_IRQHandler+0x23c>
 800848c:	6a3b      	ldr	r3, [r7, #32]
 800848e:	f003 0308 	and.w	r3, r3, #8
 8008492:	2b00      	cmp	r3, #0
 8008494:	d008      	beq.n	80084a8 <HAL_SPI_IRQHandler+0x23c>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	699a      	ldr	r2, [r3, #24]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084a4:	619a      	str	r2, [r3, #24]

    return;
 80084a6:	e0bb      	b.n	8008620 <HAL_SPI_IRQHandler+0x3b4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80084a8:	69bb      	ldr	r3, [r7, #24]
 80084aa:	f403 7358 	and.w	r3, r3, #864	; 0x360
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	f000 80b6 	beq.w	8008620 <HAL_SPI_IRQHandler+0x3b4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d00f      	beq.n	80084de <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084c4:	f043 0204 	orr.w	r2, r3, #4
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	699a      	ldr	r2, [r3, #24]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80084dc:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80084de:	69bb      	ldr	r3, [r7, #24]
 80084e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d00f      	beq.n	8008508 <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084ee:	f043 0201 	orr.w	r2, r3, #1
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	699a      	ldr	r2, [r3, #24]
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008506:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8008508:	69bb      	ldr	r3, [r7, #24]
 800850a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800850e:	2b00      	cmp	r3, #0
 8008510:	d00f      	beq.n	8008532 <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008518:	f043 0208 	orr.w	r2, r3, #8
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	699a      	ldr	r2, [r3, #24]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008530:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8008532:	69bb      	ldr	r3, [r7, #24]
 8008534:	f003 0320 	and.w	r3, r3, #32
 8008538:	2b00      	cmp	r3, #0
 800853a:	d00f      	beq.n	800855c <HAL_SPI_IRQHandler+0x2f0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008542:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	699a      	ldr	r2, [r3, #24]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f042 0220 	orr.w	r2, r2, #32
 800855a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008562:	2b00      	cmp	r3, #0
 8008564:	d05b      	beq.n	800861e <HAL_SPI_IRQHandler+0x3b2>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	681a      	ldr	r2, [r3, #0]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f022 0201 	bic.w	r2, r2, #1
 8008574:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	6919      	ldr	r1, [r3, #16]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681a      	ldr	r2, [r3, #0]
 8008580:	4b29      	ldr	r3, [pc, #164]	; (8008628 <HAL_SPI_IRQHandler+0x3bc>)
 8008582:	400b      	ands	r3, r1
 8008584:	6113      	str	r3, [r2, #16]

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800858c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008590:	d138      	bne.n	8008604 <HAL_SPI_IRQHandler+0x398>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	689a      	ldr	r2, [r3, #8]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80085a0:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d013      	beq.n	80085d2 <HAL_SPI_IRQHandler+0x366>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085ae:	4a1f      	ldr	r2, [pc, #124]	; (800862c <HAL_SPI_IRQHandler+0x3c0>)
 80085b0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085b6:	4618      	mov	r0, r3
 80085b8:	f7f9 fec6 	bl	8002348 <HAL_DMA_Abort_IT>
 80085bc:	4603      	mov	r3, r0
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d007      	beq.n	80085d2 <HAL_SPI_IRQHandler+0x366>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085c8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d021      	beq.n	800861e <HAL_SPI_IRQHandler+0x3b2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80085de:	4a13      	ldr	r2, [pc, #76]	; (800862c <HAL_SPI_IRQHandler+0x3c0>)
 80085e0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80085e6:	4618      	mov	r0, r3
 80085e8:	f7f9 feae 	bl	8002348 <HAL_DMA_Abort_IT>
 80085ec:	4603      	mov	r3, r0
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d015      	beq.n	800861e <HAL_SPI_IRQHandler+0x3b2>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085f8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008602:	e00c      	b.n	800861e <HAL_SPI_IRQHandler+0x3b2>
        hspi->State = HAL_SPI_STATE_READY;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2201      	movs	r2, #1
 8008608:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f000 f82d 	bl	800866c <HAL_SPI_ErrorCallback>
    return;
 8008612:	bf00      	nop
 8008614:	e003      	b.n	800861e <HAL_SPI_IRQHandler+0x3b2>
    return;
 8008616:	bf00      	nop
 8008618:	e002      	b.n	8008620 <HAL_SPI_IRQHandler+0x3b4>
    return;
 800861a:	bf00      	nop
 800861c:	e000      	b.n	8008620 <HAL_SPI_IRQHandler+0x3b4>
    return;
 800861e:	bf00      	nop
  }
}
 8008620:	3728      	adds	r7, #40	; 0x28
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}
 8008626:	bf00      	nop
 8008628:	fffffc94 	.word	0xfffffc94
 800862c:	08008681 	.word	0x08008681

08008630 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8008638:	bf00      	nop
 800863a:	370c      	adds	r7, #12
 800863c:	46bd      	mov	sp, r7
 800863e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008642:	4770      	bx	lr

08008644 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008644:	b480      	push	{r7}
 8008646:	b083      	sub	sp, #12
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800864c:	bf00      	nop
 800864e:	370c      	adds	r7, #12
 8008650:	46bd      	mov	sp, r7
 8008652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008656:	4770      	bx	lr

08008658 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008658:	b480      	push	{r7}
 800865a:	b083      	sub	sp, #12
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008660:	bf00      	nop
 8008662:	370c      	adds	r7, #12
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr

0800866c <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800866c:	b480      	push	{r7}
 800866e:	b083      	sub	sp, #12
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008674:	bf00      	nop
 8008676:	370c      	adds	r7, #12
 8008678:	46bd      	mov	sp, r7
 800867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867e:	4770      	bx	lr

08008680 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800868c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2200      	movs	r2, #0
 8008692:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2200      	movs	r2, #0
 800869a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2201      	movs	r2, #1
 80086a2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80086a6:	68f8      	ldr	r0, [r7, #12]
 80086a8:	f7ff ffe0 	bl	800866c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80086ac:	bf00      	nop
 80086ae:	3710      	adds	r7, #16
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b085      	sub	sp, #20
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	695b      	ldr	r3, [r3, #20]
 80086c2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	699a      	ldr	r2, [r3, #24]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f042 0208 	orr.w	r2, r2, #8
 80086d2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	699a      	ldr	r2, [r3, #24]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f042 0210 	orr.w	r2, r2, #16
 80086e2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	681a      	ldr	r2, [r3, #0]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f022 0201 	bic.w	r2, r2, #1
 80086f2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	6919      	ldr	r1, [r3, #16]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	4b3c      	ldr	r3, [pc, #240]	; (80087f0 <SPI_CloseTransfer+0x13c>)
 8008700:	400b      	ands	r3, r1
 8008702:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	689a      	ldr	r2, [r3, #8]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8008712:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800871a:	b2db      	uxtb	r3, r3
 800871c:	2b04      	cmp	r3, #4
 800871e:	d014      	beq.n	800874a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	f003 0320 	and.w	r3, r3, #32
 8008726:	2b00      	cmp	r3, #0
 8008728:	d00f      	beq.n	800874a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008730:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	699a      	ldr	r2, [r3, #24]
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f042 0220 	orr.w	r2, r2, #32
 8008748:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008750:	b2db      	uxtb	r3, r3
 8008752:	2b03      	cmp	r3, #3
 8008754:	d014      	beq.n	8008780 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800875c:	2b00      	cmp	r3, #0
 800875e:	d00f      	beq.n	8008780 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008766:	f043 0204 	orr.w	r2, r3, #4
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	699a      	ldr	r2, [r3, #24]
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800877e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008786:	2b00      	cmp	r3, #0
 8008788:	d00f      	beq.n	80087aa <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008790:	f043 0201 	orr.w	r2, r3, #1
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	699a      	ldr	r2, [r3, #24]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80087a8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d00f      	beq.n	80087d4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087ba:	f043 0208 	orr.w	r2, r3, #8
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	699a      	ldr	r2, [r3, #24]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80087d2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2200      	movs	r2, #0
 80087d8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2200      	movs	r2, #0
 80087e0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80087e4:	bf00      	nop
 80087e6:	3714      	adds	r7, #20
 80087e8:	46bd      	mov	sp, r7
 80087ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ee:	4770      	bx	lr
 80087f0:	fffffc90 	.word	0xfffffc90

080087f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b082      	sub	sp, #8
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d101      	bne.n	8008806 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008802:	2301      	movs	r3, #1
 8008804:	e049      	b.n	800889a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800880c:	b2db      	uxtb	r3, r3
 800880e:	2b00      	cmp	r3, #0
 8008810:	d106      	bne.n	8008820 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f000 f841 	bl	80088a2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2202      	movs	r2, #2
 8008824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681a      	ldr	r2, [r3, #0]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	3304      	adds	r3, #4
 8008830:	4619      	mov	r1, r3
 8008832:	4610      	mov	r0, r2
 8008834:	f000 f9be 	bl	8008bb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2201      	movs	r2, #1
 800883c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2201      	movs	r2, #1
 8008844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2201      	movs	r2, #1
 800884c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2201      	movs	r2, #1
 800885c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2201      	movs	r2, #1
 8008864:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2201      	movs	r2, #1
 800886c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2201      	movs	r2, #1
 8008874:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2201      	movs	r2, #1
 8008884:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2201      	movs	r2, #1
 800888c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2201      	movs	r2, #1
 8008894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008898:	2300      	movs	r3, #0
}
 800889a:	4618      	mov	r0, r3
 800889c:	3708      	adds	r7, #8
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}

080088a2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80088a2:	b480      	push	{r7}
 80088a4:	b083      	sub	sp, #12
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80088aa:	bf00      	nop
 80088ac:	370c      	adds	r7, #12
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr
	...

080088b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80088b8:	b480      	push	{r7}
 80088ba:	b085      	sub	sp, #20
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088c6:	b2db      	uxtb	r3, r3
 80088c8:	2b01      	cmp	r3, #1
 80088ca:	d001      	beq.n	80088d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80088cc:	2301      	movs	r3, #1
 80088ce:	e021      	b.n	8008914 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2202      	movs	r2, #2
 80088d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	68da      	ldr	r2, [r3, #12]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f042 0201 	orr.w	r2, r2, #1
 80088e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	689a      	ldr	r2, [r3, #8]
 80088ee:	4b0c      	ldr	r3, [pc, #48]	; (8008920 <HAL_TIM_Base_Start_IT+0x68>)
 80088f0:	4013      	ands	r3, r2
 80088f2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2b06      	cmp	r3, #6
 80088f8:	d00b      	beq.n	8008912 <HAL_TIM_Base_Start_IT+0x5a>
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008900:	d007      	beq.n	8008912 <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	681a      	ldr	r2, [r3, #0]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f042 0201 	orr.w	r2, r2, #1
 8008910:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008912:	2300      	movs	r3, #0
}
 8008914:	4618      	mov	r0, r3
 8008916:	3714      	adds	r7, #20
 8008918:	46bd      	mov	sp, r7
 800891a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891e:	4770      	bx	lr
 8008920:	00010007 	.word	0x00010007

08008924 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b082      	sub	sp, #8
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	691b      	ldr	r3, [r3, #16]
 8008932:	f003 0302 	and.w	r3, r3, #2
 8008936:	2b02      	cmp	r3, #2
 8008938:	d122      	bne.n	8008980 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	68db      	ldr	r3, [r3, #12]
 8008940:	f003 0302 	and.w	r3, r3, #2
 8008944:	2b02      	cmp	r3, #2
 8008946:	d11b      	bne.n	8008980 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f06f 0202 	mvn.w	r2, #2
 8008950:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2201      	movs	r2, #1
 8008956:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	699b      	ldr	r3, [r3, #24]
 800895e:	f003 0303 	and.w	r3, r3, #3
 8008962:	2b00      	cmp	r3, #0
 8008964:	d003      	beq.n	800896e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f000 f905 	bl	8008b76 <HAL_TIM_IC_CaptureCallback>
 800896c:	e005      	b.n	800897a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 f8f7 	bl	8008b62 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 f908 	bl	8008b8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	691b      	ldr	r3, [r3, #16]
 8008986:	f003 0304 	and.w	r3, r3, #4
 800898a:	2b04      	cmp	r3, #4
 800898c:	d122      	bne.n	80089d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	68db      	ldr	r3, [r3, #12]
 8008994:	f003 0304 	and.w	r3, r3, #4
 8008998:	2b04      	cmp	r3, #4
 800899a:	d11b      	bne.n	80089d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f06f 0204 	mvn.w	r2, #4
 80089a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2202      	movs	r2, #2
 80089aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	699b      	ldr	r3, [r3, #24]
 80089b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d003      	beq.n	80089c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 f8db 	bl	8008b76 <HAL_TIM_IC_CaptureCallback>
 80089c0:	e005      	b.n	80089ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f000 f8cd 	bl	8008b62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f000 f8de 	bl	8008b8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2200      	movs	r2, #0
 80089d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	691b      	ldr	r3, [r3, #16]
 80089da:	f003 0308 	and.w	r3, r3, #8
 80089de:	2b08      	cmp	r3, #8
 80089e0:	d122      	bne.n	8008a28 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	68db      	ldr	r3, [r3, #12]
 80089e8:	f003 0308 	and.w	r3, r3, #8
 80089ec:	2b08      	cmp	r3, #8
 80089ee:	d11b      	bne.n	8008a28 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f06f 0208 	mvn.w	r2, #8
 80089f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2204      	movs	r2, #4
 80089fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	69db      	ldr	r3, [r3, #28]
 8008a06:	f003 0303 	and.w	r3, r3, #3
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d003      	beq.n	8008a16 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f000 f8b1 	bl	8008b76 <HAL_TIM_IC_CaptureCallback>
 8008a14:	e005      	b.n	8008a22 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 f8a3 	bl	8008b62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f000 f8b4 	bl	8008b8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2200      	movs	r2, #0
 8008a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	691b      	ldr	r3, [r3, #16]
 8008a2e:	f003 0310 	and.w	r3, r3, #16
 8008a32:	2b10      	cmp	r3, #16
 8008a34:	d122      	bne.n	8008a7c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	68db      	ldr	r3, [r3, #12]
 8008a3c:	f003 0310 	and.w	r3, r3, #16
 8008a40:	2b10      	cmp	r3, #16
 8008a42:	d11b      	bne.n	8008a7c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f06f 0210 	mvn.w	r2, #16
 8008a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2208      	movs	r2, #8
 8008a52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	69db      	ldr	r3, [r3, #28]
 8008a5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d003      	beq.n	8008a6a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 f887 	bl	8008b76 <HAL_TIM_IC_CaptureCallback>
 8008a68:	e005      	b.n	8008a76 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 f879 	bl	8008b62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f000 f88a 	bl	8008b8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	691b      	ldr	r3, [r3, #16]
 8008a82:	f003 0301 	and.w	r3, r3, #1
 8008a86:	2b01      	cmp	r3, #1
 8008a88:	d10e      	bne.n	8008aa8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	f003 0301 	and.w	r3, r3, #1
 8008a94:	2b01      	cmp	r3, #1
 8008a96:	d107      	bne.n	8008aa8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f06f 0201 	mvn.w	r2, #1
 8008aa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f7f8 f8a6 	bl	8000bf4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	691b      	ldr	r3, [r3, #16]
 8008aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ab2:	2b80      	cmp	r3, #128	; 0x80
 8008ab4:	d10e      	bne.n	8008ad4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ac0:	2b80      	cmp	r3, #128	; 0x80
 8008ac2:	d107      	bne.n	8008ad4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008acc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f000 f914 	bl	8008cfc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	691b      	ldr	r3, [r3, #16]
 8008ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ade:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ae2:	d10e      	bne.n	8008b02 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	68db      	ldr	r3, [r3, #12]
 8008aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008aee:	2b80      	cmp	r3, #128	; 0x80
 8008af0:	d107      	bne.n	8008b02 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008afa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f000 f907 	bl	8008d10 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	691b      	ldr	r3, [r3, #16]
 8008b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b0c:	2b40      	cmp	r3, #64	; 0x40
 8008b0e:	d10e      	bne.n	8008b2e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	68db      	ldr	r3, [r3, #12]
 8008b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b1a:	2b40      	cmp	r3, #64	; 0x40
 8008b1c:	d107      	bne.n	8008b2e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008b26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f000 f838 	bl	8008b9e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	691b      	ldr	r3, [r3, #16]
 8008b34:	f003 0320 	and.w	r3, r3, #32
 8008b38:	2b20      	cmp	r3, #32
 8008b3a:	d10e      	bne.n	8008b5a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	68db      	ldr	r3, [r3, #12]
 8008b42:	f003 0320 	and.w	r3, r3, #32
 8008b46:	2b20      	cmp	r3, #32
 8008b48:	d107      	bne.n	8008b5a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f06f 0220 	mvn.w	r2, #32
 8008b52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f000 f8c7 	bl	8008ce8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008b5a:	bf00      	nop
 8008b5c:	3708      	adds	r7, #8
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	bd80      	pop	{r7, pc}

08008b62 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b62:	b480      	push	{r7}
 8008b64:	b083      	sub	sp, #12
 8008b66:	af00      	add	r7, sp, #0
 8008b68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008b6a:	bf00      	nop
 8008b6c:	370c      	adds	r7, #12
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b74:	4770      	bx	lr

08008b76 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b76:	b480      	push	{r7}
 8008b78:	b083      	sub	sp, #12
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b7e:	bf00      	nop
 8008b80:	370c      	adds	r7, #12
 8008b82:	46bd      	mov	sp, r7
 8008b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b88:	4770      	bx	lr

08008b8a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b8a:	b480      	push	{r7}
 8008b8c:	b083      	sub	sp, #12
 8008b8e:	af00      	add	r7, sp, #0
 8008b90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b92:	bf00      	nop
 8008b94:	370c      	adds	r7, #12
 8008b96:	46bd      	mov	sp, r7
 8008b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9c:	4770      	bx	lr

08008b9e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008b9e:	b480      	push	{r7}
 8008ba0:	b083      	sub	sp, #12
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008ba6:	bf00      	nop
 8008ba8:	370c      	adds	r7, #12
 8008baa:	46bd      	mov	sp, r7
 8008bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb0:	4770      	bx	lr
	...

08008bb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b085      	sub	sp, #20
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	4a40      	ldr	r2, [pc, #256]	; (8008cc8 <TIM_Base_SetConfig+0x114>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d013      	beq.n	8008bf4 <TIM_Base_SetConfig+0x40>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bd2:	d00f      	beq.n	8008bf4 <TIM_Base_SetConfig+0x40>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	4a3d      	ldr	r2, [pc, #244]	; (8008ccc <TIM_Base_SetConfig+0x118>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d00b      	beq.n	8008bf4 <TIM_Base_SetConfig+0x40>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	4a3c      	ldr	r2, [pc, #240]	; (8008cd0 <TIM_Base_SetConfig+0x11c>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d007      	beq.n	8008bf4 <TIM_Base_SetConfig+0x40>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	4a3b      	ldr	r2, [pc, #236]	; (8008cd4 <TIM_Base_SetConfig+0x120>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d003      	beq.n	8008bf4 <TIM_Base_SetConfig+0x40>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	4a3a      	ldr	r2, [pc, #232]	; (8008cd8 <TIM_Base_SetConfig+0x124>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d108      	bne.n	8008c06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	685b      	ldr	r3, [r3, #4]
 8008c00:	68fa      	ldr	r2, [r7, #12]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	4a2f      	ldr	r2, [pc, #188]	; (8008cc8 <TIM_Base_SetConfig+0x114>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d01f      	beq.n	8008c4e <TIM_Base_SetConfig+0x9a>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c14:	d01b      	beq.n	8008c4e <TIM_Base_SetConfig+0x9a>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	4a2c      	ldr	r2, [pc, #176]	; (8008ccc <TIM_Base_SetConfig+0x118>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d017      	beq.n	8008c4e <TIM_Base_SetConfig+0x9a>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	4a2b      	ldr	r2, [pc, #172]	; (8008cd0 <TIM_Base_SetConfig+0x11c>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d013      	beq.n	8008c4e <TIM_Base_SetConfig+0x9a>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	4a2a      	ldr	r2, [pc, #168]	; (8008cd4 <TIM_Base_SetConfig+0x120>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d00f      	beq.n	8008c4e <TIM_Base_SetConfig+0x9a>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	4a29      	ldr	r2, [pc, #164]	; (8008cd8 <TIM_Base_SetConfig+0x124>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d00b      	beq.n	8008c4e <TIM_Base_SetConfig+0x9a>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	4a28      	ldr	r2, [pc, #160]	; (8008cdc <TIM_Base_SetConfig+0x128>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d007      	beq.n	8008c4e <TIM_Base_SetConfig+0x9a>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	4a27      	ldr	r2, [pc, #156]	; (8008ce0 <TIM_Base_SetConfig+0x12c>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d003      	beq.n	8008c4e <TIM_Base_SetConfig+0x9a>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	4a26      	ldr	r2, [pc, #152]	; (8008ce4 <TIM_Base_SetConfig+0x130>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d108      	bne.n	8008c60 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	68db      	ldr	r3, [r3, #12]
 8008c5a:	68fa      	ldr	r2, [r7, #12]
 8008c5c:	4313      	orrs	r3, r2
 8008c5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	695b      	ldr	r3, [r3, #20]
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	68fa      	ldr	r2, [r7, #12]
 8008c72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	689a      	ldr	r2, [r3, #8]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	4a10      	ldr	r2, [pc, #64]	; (8008cc8 <TIM_Base_SetConfig+0x114>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d00f      	beq.n	8008cac <TIM_Base_SetConfig+0xf8>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	4a12      	ldr	r2, [pc, #72]	; (8008cd8 <TIM_Base_SetConfig+0x124>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d00b      	beq.n	8008cac <TIM_Base_SetConfig+0xf8>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	4a11      	ldr	r2, [pc, #68]	; (8008cdc <TIM_Base_SetConfig+0x128>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d007      	beq.n	8008cac <TIM_Base_SetConfig+0xf8>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	4a10      	ldr	r2, [pc, #64]	; (8008ce0 <TIM_Base_SetConfig+0x12c>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d003      	beq.n	8008cac <TIM_Base_SetConfig+0xf8>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	4a0f      	ldr	r2, [pc, #60]	; (8008ce4 <TIM_Base_SetConfig+0x130>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d103      	bne.n	8008cb4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	691a      	ldr	r2, [r3, #16]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2201      	movs	r2, #1
 8008cb8:	615a      	str	r2, [r3, #20]
}
 8008cba:	bf00      	nop
 8008cbc:	3714      	adds	r7, #20
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc4:	4770      	bx	lr
 8008cc6:	bf00      	nop
 8008cc8:	40010000 	.word	0x40010000
 8008ccc:	40000400 	.word	0x40000400
 8008cd0:	40000800 	.word	0x40000800
 8008cd4:	40000c00 	.word	0x40000c00
 8008cd8:	40010400 	.word	0x40010400
 8008cdc:	40014000 	.word	0x40014000
 8008ce0:	40014400 	.word	0x40014400
 8008ce4:	40014800 	.word	0x40014800

08008ce8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b083      	sub	sp, #12
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008cf0:	bf00      	nop
 8008cf2:	370c      	adds	r7, #12
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfa:	4770      	bx	lr

08008cfc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	b083      	sub	sp, #12
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008d04:	bf00      	nop
 8008d06:	370c      	adds	r7, #12
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0e:	4770      	bx	lr

08008d10 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008d10:	b480      	push	{r7}
 8008d12:	b083      	sub	sp, #12
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008d18:	bf00      	nop
 8008d1a:	370c      	adds	r7, #12
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d22:	4770      	bx	lr

08008d24 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b082      	sub	sp, #8
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d101      	bne.n	8008d36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008d32:	2301      	movs	r3, #1
 8008d34:	e042      	b.n	8008dbc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d106      	bne.n	8008d4e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f7f8 f9c9 	bl	80010e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2224      	movs	r2, #36	; 0x24
 8008d52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	681a      	ldr	r2, [r3, #0]
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f022 0201 	bic.w	r2, r2, #1
 8008d64:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f000 f8c2 	bl	8008ef0 <UART_SetConfig>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	d101      	bne.n	8008d76 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	e022      	b.n	8008dbc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d002      	beq.n	8008d84 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 fe66 	bl	8009a50 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	685a      	ldr	r2, [r3, #4]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008d92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	689a      	ldr	r2, [r3, #8]
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008da2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	681a      	ldr	r2, [r3, #0]
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f042 0201 	orr.w	r2, r2, #1
 8008db2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f000 feed 	bl	8009b94 <UART_CheckIdleState>
 8008dba:	4603      	mov	r3, r0
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	3708      	adds	r7, #8
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}

08008dc4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b08a      	sub	sp, #40	; 0x28
 8008dc8:	af02      	add	r7, sp, #8
 8008dca:	60f8      	str	r0, [r7, #12]
 8008dcc:	60b9      	str	r1, [r7, #8]
 8008dce:	603b      	str	r3, [r7, #0]
 8008dd0:	4613      	mov	r3, r2
 8008dd2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008dda:	2b20      	cmp	r3, #32
 8008ddc:	f040 8083 	bne.w	8008ee6 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d002      	beq.n	8008dec <HAL_UART_Transmit+0x28>
 8008de6:	88fb      	ldrh	r3, [r7, #6]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d101      	bne.n	8008df0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8008dec:	2301      	movs	r3, #1
 8008dee:	e07b      	b.n	8008ee8 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d101      	bne.n	8008dfe <HAL_UART_Transmit+0x3a>
 8008dfa:	2302      	movs	r3, #2
 8008dfc:	e074      	b.n	8008ee8 <HAL_UART_Transmit+0x124>
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2201      	movs	r2, #1
 8008e02:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2221      	movs	r2, #33	; 0x21
 8008e12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8008e16:	f7f8 fda3 	bl	8001960 <HAL_GetTick>
 8008e1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	88fa      	ldrh	r2, [r7, #6]
 8008e20:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	88fa      	ldrh	r2, [r7, #6]
 8008e28:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	689b      	ldr	r3, [r3, #8]
 8008e30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e34:	d108      	bne.n	8008e48 <HAL_UART_Transmit+0x84>
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	691b      	ldr	r3, [r3, #16]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d104      	bne.n	8008e48 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	61bb      	str	r3, [r7, #24]
 8008e46:	e003      	b.n	8008e50 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	2200      	movs	r2, #0
 8008e54:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8008e58:	e02c      	b.n	8008eb4 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	9300      	str	r3, [sp, #0]
 8008e5e:	697b      	ldr	r3, [r7, #20]
 8008e60:	2200      	movs	r2, #0
 8008e62:	2180      	movs	r1, #128	; 0x80
 8008e64:	68f8      	ldr	r0, [r7, #12]
 8008e66:	f000 fedd 	bl	8009c24 <UART_WaitOnFlagUntilTimeout>
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d001      	beq.n	8008e74 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8008e70:	2303      	movs	r3, #3
 8008e72:	e039      	b.n	8008ee8 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8008e74:	69fb      	ldr	r3, [r7, #28]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d10b      	bne.n	8008e92 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008e7a:	69bb      	ldr	r3, [r7, #24]
 8008e7c:	881b      	ldrh	r3, [r3, #0]
 8008e7e:	461a      	mov	r2, r3
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e88:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008e8a:	69bb      	ldr	r3, [r7, #24]
 8008e8c:	3302      	adds	r3, #2
 8008e8e:	61bb      	str	r3, [r7, #24]
 8008e90:	e007      	b.n	8008ea2 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008e92:	69fb      	ldr	r3, [r7, #28]
 8008e94:	781a      	ldrb	r2, [r3, #0]
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008e9c:	69fb      	ldr	r3, [r7, #28]
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	b29a      	uxth	r2, r3
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d1cc      	bne.n	8008e5a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	9300      	str	r3, [sp, #0]
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	2140      	movs	r1, #64	; 0x40
 8008eca:	68f8      	ldr	r0, [r7, #12]
 8008ecc:	f000 feaa 	bl	8009c24 <UART_WaitOnFlagUntilTimeout>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d001      	beq.n	8008eda <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8008ed6:	2303      	movs	r3, #3
 8008ed8:	e006      	b.n	8008ee8 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	2220      	movs	r2, #32
 8008ede:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	e000      	b.n	8008ee8 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8008ee6:	2302      	movs	r3, #2
  }
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	3720      	adds	r7, #32
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}

08008ef0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ef0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8008ef4:	b08e      	sub	sp, #56	; 0x38
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008efa:	2300      	movs	r3, #0
 8008efc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	689a      	ldr	r2, [r3, #8]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	691b      	ldr	r3, [r3, #16]
 8008f08:	431a      	orrs	r2, r3
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	695b      	ldr	r3, [r3, #20]
 8008f0e:	431a      	orrs	r2, r3
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	69db      	ldr	r3, [r3, #28]
 8008f14:	4313      	orrs	r3, r2
 8008f16:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008f1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	681a      	ldr	r2, [r3, #0]
 8008f28:	4bc1      	ldr	r3, [pc, #772]	; (8009230 <UART_SetConfig+0x340>)
 8008f2a:	4013      	ands	r3, r2
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	6812      	ldr	r2, [r2, #0]
 8008f30:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008f32:	430b      	orrs	r3, r1
 8008f34:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	68da      	ldr	r2, [r3, #12]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	430a      	orrs	r2, r1
 8008f4a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	699b      	ldr	r3, [r3, #24]
 8008f50:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4ab7      	ldr	r2, [pc, #732]	; (8009234 <UART_SetConfig+0x344>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d004      	beq.n	8008f66 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6a1b      	ldr	r3, [r3, #32]
 8008f60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f62:	4313      	orrs	r3, r2
 8008f64:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	689a      	ldr	r2, [r3, #8]
 8008f6c:	4bb2      	ldr	r3, [pc, #712]	; (8009238 <UART_SetConfig+0x348>)
 8008f6e:	4013      	ands	r3, r2
 8008f70:	687a      	ldr	r2, [r7, #4]
 8008f72:	6812      	ldr	r2, [r2, #0]
 8008f74:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008f76:	430b      	orrs	r3, r1
 8008f78:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f80:	f023 010f 	bic.w	r1, r3, #15
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	430a      	orrs	r2, r1
 8008f8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4aa9      	ldr	r2, [pc, #676]	; (800923c <UART_SetConfig+0x34c>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d177      	bne.n	800908a <UART_SetConfig+0x19a>
 8008f9a:	4ba9      	ldr	r3, [pc, #676]	; (8009240 <UART_SetConfig+0x350>)
 8008f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f9e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008fa2:	2b28      	cmp	r3, #40	; 0x28
 8008fa4:	d86c      	bhi.n	8009080 <UART_SetConfig+0x190>
 8008fa6:	a201      	add	r2, pc, #4	; (adr r2, 8008fac <UART_SetConfig+0xbc>)
 8008fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fac:	08009051 	.word	0x08009051
 8008fb0:	08009081 	.word	0x08009081
 8008fb4:	08009081 	.word	0x08009081
 8008fb8:	08009081 	.word	0x08009081
 8008fbc:	08009081 	.word	0x08009081
 8008fc0:	08009081 	.word	0x08009081
 8008fc4:	08009081 	.word	0x08009081
 8008fc8:	08009081 	.word	0x08009081
 8008fcc:	08009059 	.word	0x08009059
 8008fd0:	08009081 	.word	0x08009081
 8008fd4:	08009081 	.word	0x08009081
 8008fd8:	08009081 	.word	0x08009081
 8008fdc:	08009081 	.word	0x08009081
 8008fe0:	08009081 	.word	0x08009081
 8008fe4:	08009081 	.word	0x08009081
 8008fe8:	08009081 	.word	0x08009081
 8008fec:	08009061 	.word	0x08009061
 8008ff0:	08009081 	.word	0x08009081
 8008ff4:	08009081 	.word	0x08009081
 8008ff8:	08009081 	.word	0x08009081
 8008ffc:	08009081 	.word	0x08009081
 8009000:	08009081 	.word	0x08009081
 8009004:	08009081 	.word	0x08009081
 8009008:	08009081 	.word	0x08009081
 800900c:	08009069 	.word	0x08009069
 8009010:	08009081 	.word	0x08009081
 8009014:	08009081 	.word	0x08009081
 8009018:	08009081 	.word	0x08009081
 800901c:	08009081 	.word	0x08009081
 8009020:	08009081 	.word	0x08009081
 8009024:	08009081 	.word	0x08009081
 8009028:	08009081 	.word	0x08009081
 800902c:	08009071 	.word	0x08009071
 8009030:	08009081 	.word	0x08009081
 8009034:	08009081 	.word	0x08009081
 8009038:	08009081 	.word	0x08009081
 800903c:	08009081 	.word	0x08009081
 8009040:	08009081 	.word	0x08009081
 8009044:	08009081 	.word	0x08009081
 8009048:	08009081 	.word	0x08009081
 800904c:	08009079 	.word	0x08009079
 8009050:	2301      	movs	r3, #1
 8009052:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009056:	e233      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009058:	2304      	movs	r3, #4
 800905a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800905e:	e22f      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009060:	2308      	movs	r3, #8
 8009062:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009066:	e22b      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009068:	2310      	movs	r3, #16
 800906a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800906e:	e227      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009070:	2320      	movs	r3, #32
 8009072:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009076:	e223      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009078:	2340      	movs	r3, #64	; 0x40
 800907a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800907e:	e21f      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009080:	2380      	movs	r3, #128	; 0x80
 8009082:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009086:	bf00      	nop
 8009088:	e21a      	b.n	80094c0 <UART_SetConfig+0x5d0>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4a6d      	ldr	r2, [pc, #436]	; (8009244 <UART_SetConfig+0x354>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d132      	bne.n	80090fa <UART_SetConfig+0x20a>
 8009094:	4b6a      	ldr	r3, [pc, #424]	; (8009240 <UART_SetConfig+0x350>)
 8009096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009098:	f003 0307 	and.w	r3, r3, #7
 800909c:	2b05      	cmp	r3, #5
 800909e:	d827      	bhi.n	80090f0 <UART_SetConfig+0x200>
 80090a0:	a201      	add	r2, pc, #4	; (adr r2, 80090a8 <UART_SetConfig+0x1b8>)
 80090a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090a6:	bf00      	nop
 80090a8:	080090c1 	.word	0x080090c1
 80090ac:	080090c9 	.word	0x080090c9
 80090b0:	080090d1 	.word	0x080090d1
 80090b4:	080090d9 	.word	0x080090d9
 80090b8:	080090e1 	.word	0x080090e1
 80090bc:	080090e9 	.word	0x080090e9
 80090c0:	2300      	movs	r3, #0
 80090c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090c6:	e1fb      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80090c8:	2304      	movs	r3, #4
 80090ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090ce:	e1f7      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80090d0:	2308      	movs	r3, #8
 80090d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090d6:	e1f3      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80090d8:	2310      	movs	r3, #16
 80090da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090de:	e1ef      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80090e0:	2320      	movs	r3, #32
 80090e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090e6:	e1eb      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80090e8:	2340      	movs	r3, #64	; 0x40
 80090ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090ee:	e1e7      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80090f0:	2380      	movs	r3, #128	; 0x80
 80090f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090f6:	bf00      	nop
 80090f8:	e1e2      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	4a52      	ldr	r2, [pc, #328]	; (8009248 <UART_SetConfig+0x358>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d132      	bne.n	800916a <UART_SetConfig+0x27a>
 8009104:	4b4e      	ldr	r3, [pc, #312]	; (8009240 <UART_SetConfig+0x350>)
 8009106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009108:	f003 0307 	and.w	r3, r3, #7
 800910c:	2b05      	cmp	r3, #5
 800910e:	d827      	bhi.n	8009160 <UART_SetConfig+0x270>
 8009110:	a201      	add	r2, pc, #4	; (adr r2, 8009118 <UART_SetConfig+0x228>)
 8009112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009116:	bf00      	nop
 8009118:	08009131 	.word	0x08009131
 800911c:	08009139 	.word	0x08009139
 8009120:	08009141 	.word	0x08009141
 8009124:	08009149 	.word	0x08009149
 8009128:	08009151 	.word	0x08009151
 800912c:	08009159 	.word	0x08009159
 8009130:	2300      	movs	r3, #0
 8009132:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009136:	e1c3      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009138:	2304      	movs	r3, #4
 800913a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800913e:	e1bf      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009140:	2308      	movs	r3, #8
 8009142:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009146:	e1bb      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009148:	2310      	movs	r3, #16
 800914a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800914e:	e1b7      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009150:	2320      	movs	r3, #32
 8009152:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009156:	e1b3      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009158:	2340      	movs	r3, #64	; 0x40
 800915a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800915e:	e1af      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009160:	2380      	movs	r3, #128	; 0x80
 8009162:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009166:	bf00      	nop
 8009168:	e1aa      	b.n	80094c0 <UART_SetConfig+0x5d0>
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	4a37      	ldr	r2, [pc, #220]	; (800924c <UART_SetConfig+0x35c>)
 8009170:	4293      	cmp	r3, r2
 8009172:	d132      	bne.n	80091da <UART_SetConfig+0x2ea>
 8009174:	4b32      	ldr	r3, [pc, #200]	; (8009240 <UART_SetConfig+0x350>)
 8009176:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009178:	f003 0307 	and.w	r3, r3, #7
 800917c:	2b05      	cmp	r3, #5
 800917e:	d827      	bhi.n	80091d0 <UART_SetConfig+0x2e0>
 8009180:	a201      	add	r2, pc, #4	; (adr r2, 8009188 <UART_SetConfig+0x298>)
 8009182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009186:	bf00      	nop
 8009188:	080091a1 	.word	0x080091a1
 800918c:	080091a9 	.word	0x080091a9
 8009190:	080091b1 	.word	0x080091b1
 8009194:	080091b9 	.word	0x080091b9
 8009198:	080091c1 	.word	0x080091c1
 800919c:	080091c9 	.word	0x080091c9
 80091a0:	2300      	movs	r3, #0
 80091a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091a6:	e18b      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80091a8:	2304      	movs	r3, #4
 80091aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091ae:	e187      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80091b0:	2308      	movs	r3, #8
 80091b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091b6:	e183      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80091b8:	2310      	movs	r3, #16
 80091ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091be:	e17f      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80091c0:	2320      	movs	r3, #32
 80091c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091c6:	e17b      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80091c8:	2340      	movs	r3, #64	; 0x40
 80091ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091ce:	e177      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80091d0:	2380      	movs	r3, #128	; 0x80
 80091d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091d6:	bf00      	nop
 80091d8:	e172      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	4a1c      	ldr	r2, [pc, #112]	; (8009250 <UART_SetConfig+0x360>)
 80091e0:	4293      	cmp	r3, r2
 80091e2:	d144      	bne.n	800926e <UART_SetConfig+0x37e>
 80091e4:	4b16      	ldr	r3, [pc, #88]	; (8009240 <UART_SetConfig+0x350>)
 80091e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091e8:	f003 0307 	and.w	r3, r3, #7
 80091ec:	2b05      	cmp	r3, #5
 80091ee:	d839      	bhi.n	8009264 <UART_SetConfig+0x374>
 80091f0:	a201      	add	r2, pc, #4	; (adr r2, 80091f8 <UART_SetConfig+0x308>)
 80091f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f6:	bf00      	nop
 80091f8:	08009211 	.word	0x08009211
 80091fc:	08009219 	.word	0x08009219
 8009200:	08009221 	.word	0x08009221
 8009204:	08009229 	.word	0x08009229
 8009208:	08009255 	.word	0x08009255
 800920c:	0800925d 	.word	0x0800925d
 8009210:	2300      	movs	r3, #0
 8009212:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009216:	e153      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009218:	2304      	movs	r3, #4
 800921a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800921e:	e14f      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009220:	2308      	movs	r3, #8
 8009222:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009226:	e14b      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009228:	2310      	movs	r3, #16
 800922a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800922e:	e147      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009230:	cfff69f3 	.word	0xcfff69f3
 8009234:	58000c00 	.word	0x58000c00
 8009238:	11fff4ff 	.word	0x11fff4ff
 800923c:	40011000 	.word	0x40011000
 8009240:	58024400 	.word	0x58024400
 8009244:	40004400 	.word	0x40004400
 8009248:	40004800 	.word	0x40004800
 800924c:	40004c00 	.word	0x40004c00
 8009250:	40005000 	.word	0x40005000
 8009254:	2320      	movs	r3, #32
 8009256:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800925a:	e131      	b.n	80094c0 <UART_SetConfig+0x5d0>
 800925c:	2340      	movs	r3, #64	; 0x40
 800925e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009262:	e12d      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009264:	2380      	movs	r3, #128	; 0x80
 8009266:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800926a:	bf00      	nop
 800926c:	e128      	b.n	80094c0 <UART_SetConfig+0x5d0>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	4ab6      	ldr	r2, [pc, #728]	; (800954c <UART_SetConfig+0x65c>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d178      	bne.n	800936a <UART_SetConfig+0x47a>
 8009278:	4bb5      	ldr	r3, [pc, #724]	; (8009550 <UART_SetConfig+0x660>)
 800927a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800927c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009280:	2b28      	cmp	r3, #40	; 0x28
 8009282:	d86d      	bhi.n	8009360 <UART_SetConfig+0x470>
 8009284:	a201      	add	r2, pc, #4	; (adr r2, 800928c <UART_SetConfig+0x39c>)
 8009286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800928a:	bf00      	nop
 800928c:	08009331 	.word	0x08009331
 8009290:	08009361 	.word	0x08009361
 8009294:	08009361 	.word	0x08009361
 8009298:	08009361 	.word	0x08009361
 800929c:	08009361 	.word	0x08009361
 80092a0:	08009361 	.word	0x08009361
 80092a4:	08009361 	.word	0x08009361
 80092a8:	08009361 	.word	0x08009361
 80092ac:	08009339 	.word	0x08009339
 80092b0:	08009361 	.word	0x08009361
 80092b4:	08009361 	.word	0x08009361
 80092b8:	08009361 	.word	0x08009361
 80092bc:	08009361 	.word	0x08009361
 80092c0:	08009361 	.word	0x08009361
 80092c4:	08009361 	.word	0x08009361
 80092c8:	08009361 	.word	0x08009361
 80092cc:	08009341 	.word	0x08009341
 80092d0:	08009361 	.word	0x08009361
 80092d4:	08009361 	.word	0x08009361
 80092d8:	08009361 	.word	0x08009361
 80092dc:	08009361 	.word	0x08009361
 80092e0:	08009361 	.word	0x08009361
 80092e4:	08009361 	.word	0x08009361
 80092e8:	08009361 	.word	0x08009361
 80092ec:	08009349 	.word	0x08009349
 80092f0:	08009361 	.word	0x08009361
 80092f4:	08009361 	.word	0x08009361
 80092f8:	08009361 	.word	0x08009361
 80092fc:	08009361 	.word	0x08009361
 8009300:	08009361 	.word	0x08009361
 8009304:	08009361 	.word	0x08009361
 8009308:	08009361 	.word	0x08009361
 800930c:	08009351 	.word	0x08009351
 8009310:	08009361 	.word	0x08009361
 8009314:	08009361 	.word	0x08009361
 8009318:	08009361 	.word	0x08009361
 800931c:	08009361 	.word	0x08009361
 8009320:	08009361 	.word	0x08009361
 8009324:	08009361 	.word	0x08009361
 8009328:	08009361 	.word	0x08009361
 800932c:	08009359 	.word	0x08009359
 8009330:	2301      	movs	r3, #1
 8009332:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009336:	e0c3      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009338:	2304      	movs	r3, #4
 800933a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800933e:	e0bf      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009340:	2308      	movs	r3, #8
 8009342:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009346:	e0bb      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009348:	2310      	movs	r3, #16
 800934a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800934e:	e0b7      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009350:	2320      	movs	r3, #32
 8009352:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009356:	e0b3      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009358:	2340      	movs	r3, #64	; 0x40
 800935a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800935e:	e0af      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009360:	2380      	movs	r3, #128	; 0x80
 8009362:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009366:	bf00      	nop
 8009368:	e0aa      	b.n	80094c0 <UART_SetConfig+0x5d0>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4a79      	ldr	r2, [pc, #484]	; (8009554 <UART_SetConfig+0x664>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d132      	bne.n	80093da <UART_SetConfig+0x4ea>
 8009374:	4b76      	ldr	r3, [pc, #472]	; (8009550 <UART_SetConfig+0x660>)
 8009376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009378:	f003 0307 	and.w	r3, r3, #7
 800937c:	2b05      	cmp	r3, #5
 800937e:	d827      	bhi.n	80093d0 <UART_SetConfig+0x4e0>
 8009380:	a201      	add	r2, pc, #4	; (adr r2, 8009388 <UART_SetConfig+0x498>)
 8009382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009386:	bf00      	nop
 8009388:	080093a1 	.word	0x080093a1
 800938c:	080093a9 	.word	0x080093a9
 8009390:	080093b1 	.word	0x080093b1
 8009394:	080093b9 	.word	0x080093b9
 8009398:	080093c1 	.word	0x080093c1
 800939c:	080093c9 	.word	0x080093c9
 80093a0:	2300      	movs	r3, #0
 80093a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093a6:	e08b      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80093a8:	2304      	movs	r3, #4
 80093aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093ae:	e087      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80093b0:	2308      	movs	r3, #8
 80093b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093b6:	e083      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80093b8:	2310      	movs	r3, #16
 80093ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093be:	e07f      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80093c0:	2320      	movs	r3, #32
 80093c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093c6:	e07b      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80093c8:	2340      	movs	r3, #64	; 0x40
 80093ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093ce:	e077      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80093d0:	2380      	movs	r3, #128	; 0x80
 80093d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093d6:	bf00      	nop
 80093d8:	e072      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a5e      	ldr	r2, [pc, #376]	; (8009558 <UART_SetConfig+0x668>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d132      	bne.n	800944a <UART_SetConfig+0x55a>
 80093e4:	4b5a      	ldr	r3, [pc, #360]	; (8009550 <UART_SetConfig+0x660>)
 80093e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093e8:	f003 0307 	and.w	r3, r3, #7
 80093ec:	2b05      	cmp	r3, #5
 80093ee:	d827      	bhi.n	8009440 <UART_SetConfig+0x550>
 80093f0:	a201      	add	r2, pc, #4	; (adr r2, 80093f8 <UART_SetConfig+0x508>)
 80093f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093f6:	bf00      	nop
 80093f8:	08009411 	.word	0x08009411
 80093fc:	08009419 	.word	0x08009419
 8009400:	08009421 	.word	0x08009421
 8009404:	08009429 	.word	0x08009429
 8009408:	08009431 	.word	0x08009431
 800940c:	08009439 	.word	0x08009439
 8009410:	2300      	movs	r3, #0
 8009412:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009416:	e053      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009418:	2304      	movs	r3, #4
 800941a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800941e:	e04f      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009420:	2308      	movs	r3, #8
 8009422:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009426:	e04b      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009428:	2310      	movs	r3, #16
 800942a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800942e:	e047      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009430:	2320      	movs	r3, #32
 8009432:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009436:	e043      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009438:	2340      	movs	r3, #64	; 0x40
 800943a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800943e:	e03f      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009440:	2380      	movs	r3, #128	; 0x80
 8009442:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009446:	bf00      	nop
 8009448:	e03a      	b.n	80094c0 <UART_SetConfig+0x5d0>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4a43      	ldr	r2, [pc, #268]	; (800955c <UART_SetConfig+0x66c>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d132      	bne.n	80094ba <UART_SetConfig+0x5ca>
 8009454:	4b3e      	ldr	r3, [pc, #248]	; (8009550 <UART_SetConfig+0x660>)
 8009456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009458:	f003 0307 	and.w	r3, r3, #7
 800945c:	2b05      	cmp	r3, #5
 800945e:	d827      	bhi.n	80094b0 <UART_SetConfig+0x5c0>
 8009460:	a201      	add	r2, pc, #4	; (adr r2, 8009468 <UART_SetConfig+0x578>)
 8009462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009466:	bf00      	nop
 8009468:	08009481 	.word	0x08009481
 800946c:	08009489 	.word	0x08009489
 8009470:	08009491 	.word	0x08009491
 8009474:	08009499 	.word	0x08009499
 8009478:	080094a1 	.word	0x080094a1
 800947c:	080094a9 	.word	0x080094a9
 8009480:	2302      	movs	r3, #2
 8009482:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009486:	e01b      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009488:	2304      	movs	r3, #4
 800948a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800948e:	e017      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009490:	2308      	movs	r3, #8
 8009492:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009496:	e013      	b.n	80094c0 <UART_SetConfig+0x5d0>
 8009498:	2310      	movs	r3, #16
 800949a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800949e:	e00f      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80094a0:	2320      	movs	r3, #32
 80094a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80094a6:	e00b      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80094a8:	2340      	movs	r3, #64	; 0x40
 80094aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80094ae:	e007      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80094b0:	2380      	movs	r3, #128	; 0x80
 80094b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80094b6:	bf00      	nop
 80094b8:	e002      	b.n	80094c0 <UART_SetConfig+0x5d0>
 80094ba:	2380      	movs	r3, #128	; 0x80
 80094bc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4a25      	ldr	r2, [pc, #148]	; (800955c <UART_SetConfig+0x66c>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	f040 80b8 	bne.w	800963c <UART_SetConfig+0x74c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80094cc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80094d0:	2b08      	cmp	r3, #8
 80094d2:	d019      	beq.n	8009508 <UART_SetConfig+0x618>
 80094d4:	2b08      	cmp	r3, #8
 80094d6:	dc04      	bgt.n	80094e2 <UART_SetConfig+0x5f2>
 80094d8:	2b02      	cmp	r3, #2
 80094da:	d009      	beq.n	80094f0 <UART_SetConfig+0x600>
 80094dc:	2b04      	cmp	r3, #4
 80094de:	d00b      	beq.n	80094f8 <UART_SetConfig+0x608>
 80094e0:	e042      	b.n	8009568 <UART_SetConfig+0x678>
 80094e2:	2b20      	cmp	r3, #32
 80094e4:	d02b      	beq.n	800953e <UART_SetConfig+0x64e>
 80094e6:	2b40      	cmp	r3, #64	; 0x40
 80094e8:	d02c      	beq.n	8009544 <UART_SetConfig+0x654>
 80094ea:	2b10      	cmp	r3, #16
 80094ec:	d014      	beq.n	8009518 <UART_SetConfig+0x628>
 80094ee:	e03b      	b.n	8009568 <UART_SetConfig+0x678>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80094f0:	f7fe faaa 	bl	8007a48 <HAL_RCCEx_GetD3PCLK1Freq>
 80094f4:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80094f6:	e03d      	b.n	8009574 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094f8:	f107 0314 	add.w	r3, r7, #20
 80094fc:	4618      	mov	r0, r3
 80094fe:	f7fe fab9 	bl	8007a74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009502:	69bb      	ldr	r3, [r7, #24]
 8009504:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009506:	e035      	b.n	8009574 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009508:	f107 0308 	add.w	r3, r7, #8
 800950c:	4618      	mov	r0, r3
 800950e:	f7fe fbfd 	bl	8007d0c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009516:	e02d      	b.n	8009574 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009518:	4b0d      	ldr	r3, [pc, #52]	; (8009550 <UART_SetConfig+0x660>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f003 0320 	and.w	r3, r3, #32
 8009520:	2b00      	cmp	r3, #0
 8009522:	d009      	beq.n	8009538 <UART_SetConfig+0x648>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009524:	4b0a      	ldr	r3, [pc, #40]	; (8009550 <UART_SetConfig+0x660>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	08db      	lsrs	r3, r3, #3
 800952a:	f003 0303 	and.w	r3, r3, #3
 800952e:	4a0c      	ldr	r2, [pc, #48]	; (8009560 <UART_SetConfig+0x670>)
 8009530:	fa22 f303 	lsr.w	r3, r2, r3
 8009534:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009536:	e01d      	b.n	8009574 <UART_SetConfig+0x684>
          pclk = (uint32_t) HSI_VALUE;
 8009538:	4b09      	ldr	r3, [pc, #36]	; (8009560 <UART_SetConfig+0x670>)
 800953a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800953c:	e01a      	b.n	8009574 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800953e:	4b09      	ldr	r3, [pc, #36]	; (8009564 <UART_SetConfig+0x674>)
 8009540:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009542:	e017      	b.n	8009574 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009544:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009548:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800954a:	e013      	b.n	8009574 <UART_SetConfig+0x684>
 800954c:	40011400 	.word	0x40011400
 8009550:	58024400 	.word	0x58024400
 8009554:	40007800 	.word	0x40007800
 8009558:	40007c00 	.word	0x40007c00
 800955c:	58000c00 	.word	0x58000c00
 8009560:	03d09000 	.word	0x03d09000
 8009564:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8009568:	2300      	movs	r3, #0
 800956a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800956c:	2301      	movs	r3, #1
 800956e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009572:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009576:	2b00      	cmp	r3, #0
 8009578:	f000 824d 	beq.w	8009a16 <UART_SetConfig+0xb26>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009580:	4aad      	ldr	r2, [pc, #692]	; (8009838 <UART_SetConfig+0x948>)
 8009582:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009586:	461a      	mov	r2, r3
 8009588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800958a:	fbb3 f3f2 	udiv	r3, r3, r2
 800958e:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	685a      	ldr	r2, [r3, #4]
 8009594:	4613      	mov	r3, r2
 8009596:	005b      	lsls	r3, r3, #1
 8009598:	4413      	add	r3, r2
 800959a:	6a3a      	ldr	r2, [r7, #32]
 800959c:	429a      	cmp	r2, r3
 800959e:	d305      	bcc.n	80095ac <UART_SetConfig+0x6bc>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095a6:	6a3a      	ldr	r2, [r7, #32]
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d903      	bls.n	80095b4 <UART_SetConfig+0x6c4>
      {
        ret = HAL_ERROR;
 80095ac:	2301      	movs	r3, #1
 80095ae:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80095b2:	e230      	b.n	8009a16 <UART_SetConfig+0xb26>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095b6:	4618      	mov	r0, r3
 80095b8:	f04f 0100 	mov.w	r1, #0
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095c0:	4a9d      	ldr	r2, [pc, #628]	; (8009838 <UART_SetConfig+0x948>)
 80095c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095c6:	b29b      	uxth	r3, r3
 80095c8:	f04f 0400 	mov.w	r4, #0
 80095cc:	461a      	mov	r2, r3
 80095ce:	4623      	mov	r3, r4
 80095d0:	f7f6 fede 	bl	8000390 <__aeabi_uldivmod>
 80095d4:	4603      	mov	r3, r0
 80095d6:	460c      	mov	r4, r1
 80095d8:	4619      	mov	r1, r3
 80095da:	4622      	mov	r2, r4
 80095dc:	f04f 0300 	mov.w	r3, #0
 80095e0:	f04f 0400 	mov.w	r4, #0
 80095e4:	0214      	lsls	r4, r2, #8
 80095e6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80095ea:	020b      	lsls	r3, r1, #8
 80095ec:	687a      	ldr	r2, [r7, #4]
 80095ee:	6852      	ldr	r2, [r2, #4]
 80095f0:	0852      	lsrs	r2, r2, #1
 80095f2:	4611      	mov	r1, r2
 80095f4:	f04f 0200 	mov.w	r2, #0
 80095f8:	eb13 0b01 	adds.w	fp, r3, r1
 80095fc:	eb44 0c02 	adc.w	ip, r4, r2
 8009600:	4658      	mov	r0, fp
 8009602:	4661      	mov	r1, ip
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	f04f 0400 	mov.w	r4, #0
 800960c:	461a      	mov	r2, r3
 800960e:	4623      	mov	r3, r4
 8009610:	f7f6 febe 	bl	8000390 <__aeabi_uldivmod>
 8009614:	4603      	mov	r3, r0
 8009616:	460c      	mov	r4, r1
 8009618:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800961a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800961c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009620:	d308      	bcc.n	8009634 <UART_SetConfig+0x744>
 8009622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009624:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009628:	d204      	bcs.n	8009634 <UART_SetConfig+0x744>
        {
          huart->Instance->BRR = usartdiv;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009630:	60da      	str	r2, [r3, #12]
 8009632:	e1f0      	b.n	8009a16 <UART_SetConfig+0xb26>
        }
        else
        {
          ret = HAL_ERROR;
 8009634:	2301      	movs	r3, #1
 8009636:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800963a:	e1ec      	b.n	8009a16 <UART_SetConfig+0xb26>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	69db      	ldr	r3, [r3, #28]
 8009640:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009644:	f040 8100 	bne.w	8009848 <UART_SetConfig+0x958>
  {
    switch (clocksource)
 8009648:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800964c:	2b40      	cmp	r3, #64	; 0x40
 800964e:	f200 80b7 	bhi.w	80097c0 <UART_SetConfig+0x8d0>
 8009652:	a201      	add	r2, pc, #4	; (adr r2, 8009658 <UART_SetConfig+0x768>)
 8009654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009658:	0800975d 	.word	0x0800975d
 800965c:	08009765 	.word	0x08009765
 8009660:	080097c1 	.word	0x080097c1
 8009664:	080097c1 	.word	0x080097c1
 8009668:	0800976d 	.word	0x0800976d
 800966c:	080097c1 	.word	0x080097c1
 8009670:	080097c1 	.word	0x080097c1
 8009674:	080097c1 	.word	0x080097c1
 8009678:	0800977d 	.word	0x0800977d
 800967c:	080097c1 	.word	0x080097c1
 8009680:	080097c1 	.word	0x080097c1
 8009684:	080097c1 	.word	0x080097c1
 8009688:	080097c1 	.word	0x080097c1
 800968c:	080097c1 	.word	0x080097c1
 8009690:	080097c1 	.word	0x080097c1
 8009694:	080097c1 	.word	0x080097c1
 8009698:	0800978d 	.word	0x0800978d
 800969c:	080097c1 	.word	0x080097c1
 80096a0:	080097c1 	.word	0x080097c1
 80096a4:	080097c1 	.word	0x080097c1
 80096a8:	080097c1 	.word	0x080097c1
 80096ac:	080097c1 	.word	0x080097c1
 80096b0:	080097c1 	.word	0x080097c1
 80096b4:	080097c1 	.word	0x080097c1
 80096b8:	080097c1 	.word	0x080097c1
 80096bc:	080097c1 	.word	0x080097c1
 80096c0:	080097c1 	.word	0x080097c1
 80096c4:	080097c1 	.word	0x080097c1
 80096c8:	080097c1 	.word	0x080097c1
 80096cc:	080097c1 	.word	0x080097c1
 80096d0:	080097c1 	.word	0x080097c1
 80096d4:	080097c1 	.word	0x080097c1
 80096d8:	080097b3 	.word	0x080097b3
 80096dc:	080097c1 	.word	0x080097c1
 80096e0:	080097c1 	.word	0x080097c1
 80096e4:	080097c1 	.word	0x080097c1
 80096e8:	080097c1 	.word	0x080097c1
 80096ec:	080097c1 	.word	0x080097c1
 80096f0:	080097c1 	.word	0x080097c1
 80096f4:	080097c1 	.word	0x080097c1
 80096f8:	080097c1 	.word	0x080097c1
 80096fc:	080097c1 	.word	0x080097c1
 8009700:	080097c1 	.word	0x080097c1
 8009704:	080097c1 	.word	0x080097c1
 8009708:	080097c1 	.word	0x080097c1
 800970c:	080097c1 	.word	0x080097c1
 8009710:	080097c1 	.word	0x080097c1
 8009714:	080097c1 	.word	0x080097c1
 8009718:	080097c1 	.word	0x080097c1
 800971c:	080097c1 	.word	0x080097c1
 8009720:	080097c1 	.word	0x080097c1
 8009724:	080097c1 	.word	0x080097c1
 8009728:	080097c1 	.word	0x080097c1
 800972c:	080097c1 	.word	0x080097c1
 8009730:	080097c1 	.word	0x080097c1
 8009734:	080097c1 	.word	0x080097c1
 8009738:	080097c1 	.word	0x080097c1
 800973c:	080097c1 	.word	0x080097c1
 8009740:	080097c1 	.word	0x080097c1
 8009744:	080097c1 	.word	0x080097c1
 8009748:	080097c1 	.word	0x080097c1
 800974c:	080097c1 	.word	0x080097c1
 8009750:	080097c1 	.word	0x080097c1
 8009754:	080097c1 	.word	0x080097c1
 8009758:	080097b9 	.word	0x080097b9
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800975c:	f7fd fa18 	bl	8006b90 <HAL_RCC_GetPCLK1Freq>
 8009760:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009762:	e033      	b.n	80097cc <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009764:	f7fd fa2a 	bl	8006bbc <HAL_RCC_GetPCLK2Freq>
 8009768:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800976a:	e02f      	b.n	80097cc <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800976c:	f107 0314 	add.w	r3, r7, #20
 8009770:	4618      	mov	r0, r3
 8009772:	f7fe f97f 	bl	8007a74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009776:	69bb      	ldr	r3, [r7, #24]
 8009778:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800977a:	e027      	b.n	80097cc <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800977c:	f107 0308 	add.w	r3, r7, #8
 8009780:	4618      	mov	r0, r3
 8009782:	f7fe fac3 	bl	8007d0c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800978a:	e01f      	b.n	80097cc <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800978c:	4b2b      	ldr	r3, [pc, #172]	; (800983c <UART_SetConfig+0x94c>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f003 0320 	and.w	r3, r3, #32
 8009794:	2b00      	cmp	r3, #0
 8009796:	d009      	beq.n	80097ac <UART_SetConfig+0x8bc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009798:	4b28      	ldr	r3, [pc, #160]	; (800983c <UART_SetConfig+0x94c>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	08db      	lsrs	r3, r3, #3
 800979e:	f003 0303 	and.w	r3, r3, #3
 80097a2:	4a27      	ldr	r2, [pc, #156]	; (8009840 <UART_SetConfig+0x950>)
 80097a4:	fa22 f303 	lsr.w	r3, r2, r3
 80097a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80097aa:	e00f      	b.n	80097cc <UART_SetConfig+0x8dc>
          pclk = (uint32_t) HSI_VALUE;
 80097ac:	4b24      	ldr	r3, [pc, #144]	; (8009840 <UART_SetConfig+0x950>)
 80097ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097b0:	e00c      	b.n	80097cc <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80097b2:	4b24      	ldr	r3, [pc, #144]	; (8009844 <UART_SetConfig+0x954>)
 80097b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097b6:	e009      	b.n	80097cc <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80097bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097be:	e005      	b.n	80097cc <UART_SetConfig+0x8dc>
      default:
        pclk = 0U;
 80097c0:	2300      	movs	r3, #0
 80097c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80097c4:	2301      	movs	r3, #1
 80097c6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80097ca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80097cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	f000 8121 	beq.w	8009a16 <UART_SetConfig+0xb26>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097d8:	4a17      	ldr	r2, [pc, #92]	; (8009838 <UART_SetConfig+0x948>)
 80097da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097de:	461a      	mov	r2, r3
 80097e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80097e6:	005a      	lsls	r2, r3, #1
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	085b      	lsrs	r3, r3, #1
 80097ee:	441a      	add	r2, r3
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80097f8:	b29b      	uxth	r3, r3
 80097fa:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097fe:	2b0f      	cmp	r3, #15
 8009800:	d916      	bls.n	8009830 <UART_SetConfig+0x940>
 8009802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009804:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009808:	d212      	bcs.n	8009830 <UART_SetConfig+0x940>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800980a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800980c:	b29b      	uxth	r3, r3
 800980e:	f023 030f 	bic.w	r3, r3, #15
 8009812:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009816:	085b      	lsrs	r3, r3, #1
 8009818:	b29b      	uxth	r3, r3
 800981a:	f003 0307 	and.w	r3, r3, #7
 800981e:	b29a      	uxth	r2, r3
 8009820:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009822:	4313      	orrs	r3, r2
 8009824:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800982c:	60da      	str	r2, [r3, #12]
 800982e:	e0f2      	b.n	8009a16 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 8009830:	2301      	movs	r3, #1
 8009832:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009836:	e0ee      	b.n	8009a16 <UART_SetConfig+0xb26>
 8009838:	0801fe28 	.word	0x0801fe28
 800983c:	58024400 	.word	0x58024400
 8009840:	03d09000 	.word	0x03d09000
 8009844:	003d0900 	.word	0x003d0900
      }
    }
  }
  else
  {
    switch (clocksource)
 8009848:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800984c:	2b40      	cmp	r3, #64	; 0x40
 800984e:	f200 80b7 	bhi.w	80099c0 <UART_SetConfig+0xad0>
 8009852:	a201      	add	r2, pc, #4	; (adr r2, 8009858 <UART_SetConfig+0x968>)
 8009854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009858:	0800995d 	.word	0x0800995d
 800985c:	08009965 	.word	0x08009965
 8009860:	080099c1 	.word	0x080099c1
 8009864:	080099c1 	.word	0x080099c1
 8009868:	0800996d 	.word	0x0800996d
 800986c:	080099c1 	.word	0x080099c1
 8009870:	080099c1 	.word	0x080099c1
 8009874:	080099c1 	.word	0x080099c1
 8009878:	0800997d 	.word	0x0800997d
 800987c:	080099c1 	.word	0x080099c1
 8009880:	080099c1 	.word	0x080099c1
 8009884:	080099c1 	.word	0x080099c1
 8009888:	080099c1 	.word	0x080099c1
 800988c:	080099c1 	.word	0x080099c1
 8009890:	080099c1 	.word	0x080099c1
 8009894:	080099c1 	.word	0x080099c1
 8009898:	0800998d 	.word	0x0800998d
 800989c:	080099c1 	.word	0x080099c1
 80098a0:	080099c1 	.word	0x080099c1
 80098a4:	080099c1 	.word	0x080099c1
 80098a8:	080099c1 	.word	0x080099c1
 80098ac:	080099c1 	.word	0x080099c1
 80098b0:	080099c1 	.word	0x080099c1
 80098b4:	080099c1 	.word	0x080099c1
 80098b8:	080099c1 	.word	0x080099c1
 80098bc:	080099c1 	.word	0x080099c1
 80098c0:	080099c1 	.word	0x080099c1
 80098c4:	080099c1 	.word	0x080099c1
 80098c8:	080099c1 	.word	0x080099c1
 80098cc:	080099c1 	.word	0x080099c1
 80098d0:	080099c1 	.word	0x080099c1
 80098d4:	080099c1 	.word	0x080099c1
 80098d8:	080099b3 	.word	0x080099b3
 80098dc:	080099c1 	.word	0x080099c1
 80098e0:	080099c1 	.word	0x080099c1
 80098e4:	080099c1 	.word	0x080099c1
 80098e8:	080099c1 	.word	0x080099c1
 80098ec:	080099c1 	.word	0x080099c1
 80098f0:	080099c1 	.word	0x080099c1
 80098f4:	080099c1 	.word	0x080099c1
 80098f8:	080099c1 	.word	0x080099c1
 80098fc:	080099c1 	.word	0x080099c1
 8009900:	080099c1 	.word	0x080099c1
 8009904:	080099c1 	.word	0x080099c1
 8009908:	080099c1 	.word	0x080099c1
 800990c:	080099c1 	.word	0x080099c1
 8009910:	080099c1 	.word	0x080099c1
 8009914:	080099c1 	.word	0x080099c1
 8009918:	080099c1 	.word	0x080099c1
 800991c:	080099c1 	.word	0x080099c1
 8009920:	080099c1 	.word	0x080099c1
 8009924:	080099c1 	.word	0x080099c1
 8009928:	080099c1 	.word	0x080099c1
 800992c:	080099c1 	.word	0x080099c1
 8009930:	080099c1 	.word	0x080099c1
 8009934:	080099c1 	.word	0x080099c1
 8009938:	080099c1 	.word	0x080099c1
 800993c:	080099c1 	.word	0x080099c1
 8009940:	080099c1 	.word	0x080099c1
 8009944:	080099c1 	.word	0x080099c1
 8009948:	080099c1 	.word	0x080099c1
 800994c:	080099c1 	.word	0x080099c1
 8009950:	080099c1 	.word	0x080099c1
 8009954:	080099c1 	.word	0x080099c1
 8009958:	080099b9 	.word	0x080099b9
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800995c:	f7fd f918 	bl	8006b90 <HAL_RCC_GetPCLK1Freq>
 8009960:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009962:	e033      	b.n	80099cc <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009964:	f7fd f92a 	bl	8006bbc <HAL_RCC_GetPCLK2Freq>
 8009968:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800996a:	e02f      	b.n	80099cc <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800996c:	f107 0314 	add.w	r3, r7, #20
 8009970:	4618      	mov	r0, r3
 8009972:	f7fe f87f 	bl	8007a74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009976:	69bb      	ldr	r3, [r7, #24]
 8009978:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800997a:	e027      	b.n	80099cc <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800997c:	f107 0308 	add.w	r3, r7, #8
 8009980:	4618      	mov	r0, r3
 8009982:	f7fe f9c3 	bl	8007d0c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800998a:	e01f      	b.n	80099cc <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800998c:	4b2c      	ldr	r3, [pc, #176]	; (8009a40 <UART_SetConfig+0xb50>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f003 0320 	and.w	r3, r3, #32
 8009994:	2b00      	cmp	r3, #0
 8009996:	d009      	beq.n	80099ac <UART_SetConfig+0xabc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009998:	4b29      	ldr	r3, [pc, #164]	; (8009a40 <UART_SetConfig+0xb50>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	08db      	lsrs	r3, r3, #3
 800999e:	f003 0303 	and.w	r3, r3, #3
 80099a2:	4a28      	ldr	r2, [pc, #160]	; (8009a44 <UART_SetConfig+0xb54>)
 80099a4:	fa22 f303 	lsr.w	r3, r2, r3
 80099a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80099aa:	e00f      	b.n	80099cc <UART_SetConfig+0xadc>
          pclk = (uint32_t) HSI_VALUE;
 80099ac:	4b25      	ldr	r3, [pc, #148]	; (8009a44 <UART_SetConfig+0xb54>)
 80099ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80099b0:	e00c      	b.n	80099cc <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80099b2:	4b25      	ldr	r3, [pc, #148]	; (8009a48 <UART_SetConfig+0xb58>)
 80099b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80099b6:	e009      	b.n	80099cc <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80099b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80099bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80099be:	e005      	b.n	80099cc <UART_SetConfig+0xadc>
      default:
        pclk = 0U;
 80099c0:	2300      	movs	r3, #0
 80099c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80099c4:	2301      	movs	r3, #1
 80099c6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80099ca:	bf00      	nop
    }

    if (pclk != 0U)
 80099cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d021      	beq.n	8009a16 <UART_SetConfig+0xb26>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099d6:	4a1d      	ldr	r2, [pc, #116]	; (8009a4c <UART_SetConfig+0xb5c>)
 80099d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80099dc:	461a      	mov	r2, r3
 80099de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099e0:	fbb3 f2f2 	udiv	r2, r3, r2
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	685b      	ldr	r3, [r3, #4]
 80099e8:	085b      	lsrs	r3, r3, #1
 80099ea:	441a      	add	r2, r3
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	685b      	ldr	r3, [r3, #4]
 80099f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80099f4:	b29b      	uxth	r3, r3
 80099f6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80099f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099fa:	2b0f      	cmp	r3, #15
 80099fc:	d908      	bls.n	8009a10 <UART_SetConfig+0xb20>
 80099fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a04:	d204      	bcs.n	8009a10 <UART_SetConfig+0xb20>
      {
        huart->Instance->BRR = usartdiv;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a0c:	60da      	str	r2, [r3, #12]
 8009a0e:	e002      	b.n	8009a16 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 8009a10:	2301      	movs	r3, #1
 8009a12:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2201      	movs	r2, #1
 8009a1a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2201      	movs	r2, #1
 8009a22:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8009a32:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	3738      	adds	r7, #56	; 0x38
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8009a40:	58024400 	.word	0x58024400
 8009a44:	03d09000 	.word	0x03d09000
 8009a48:	003d0900 	.word	0x003d0900
 8009a4c:	0801fe28 	.word	0x0801fe28

08009a50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009a50:	b480      	push	{r7}
 8009a52:	b083      	sub	sp, #12
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a5c:	f003 0301 	and.w	r3, r3, #1
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d00a      	beq.n	8009a7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	685b      	ldr	r3, [r3, #4]
 8009a6a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	430a      	orrs	r2, r1
 8009a78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a7e:	f003 0302 	and.w	r3, r3, #2
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d00a      	beq.n	8009a9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	685b      	ldr	r3, [r3, #4]
 8009a8c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	430a      	orrs	r2, r1
 8009a9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009aa0:	f003 0304 	and.w	r3, r3, #4
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d00a      	beq.n	8009abe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	430a      	orrs	r2, r1
 8009abc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ac2:	f003 0308 	and.w	r3, r3, #8
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d00a      	beq.n	8009ae0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	430a      	orrs	r2, r1
 8009ade:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ae4:	f003 0310 	and.w	r3, r3, #16
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d00a      	beq.n	8009b02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	430a      	orrs	r2, r1
 8009b00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b06:	f003 0320 	and.w	r3, r3, #32
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d00a      	beq.n	8009b24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	689b      	ldr	r3, [r3, #8]
 8009b14:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	430a      	orrs	r2, r1
 8009b22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d01a      	beq.n	8009b66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	685b      	ldr	r3, [r3, #4]
 8009b36:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	430a      	orrs	r2, r1
 8009b44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009b4e:	d10a      	bne.n	8009b66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	685b      	ldr	r3, [r3, #4]
 8009b56:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	430a      	orrs	r2, r1
 8009b64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d00a      	beq.n	8009b88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	685b      	ldr	r3, [r3, #4]
 8009b78:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	430a      	orrs	r2, r1
 8009b86:	605a      	str	r2, [r3, #4]
  }
}
 8009b88:	bf00      	nop
 8009b8a:	370c      	adds	r7, #12
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr

08009b94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b086      	sub	sp, #24
 8009b98:	af02      	add	r7, sp, #8
 8009b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009ba4:	f7f7 fedc 	bl	8001960 <HAL_GetTick>
 8009ba8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f003 0308 	and.w	r3, r3, #8
 8009bb4:	2b08      	cmp	r3, #8
 8009bb6:	d10e      	bne.n	8009bd6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009bb8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009bbc:	9300      	str	r3, [sp, #0]
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f000 f82c 	bl	8009c24 <UART_WaitOnFlagUntilTimeout>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d001      	beq.n	8009bd6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009bd2:	2303      	movs	r3, #3
 8009bd4:	e022      	b.n	8009c1c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f003 0304 	and.w	r3, r3, #4
 8009be0:	2b04      	cmp	r3, #4
 8009be2:	d10e      	bne.n	8009c02 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009be4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009be8:	9300      	str	r3, [sp, #0]
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2200      	movs	r2, #0
 8009bee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f000 f816 	bl	8009c24 <UART_WaitOnFlagUntilTimeout>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d001      	beq.n	8009c02 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009bfe:	2303      	movs	r3, #3
 8009c00:	e00c      	b.n	8009c1c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2220      	movs	r2, #32
 8009c06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2220      	movs	r2, #32
 8009c0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2200      	movs	r2, #0
 8009c16:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009c1a:	2300      	movs	r3, #0
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3710      	adds	r7, #16
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}

08009c24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b084      	sub	sp, #16
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	60f8      	str	r0, [r7, #12]
 8009c2c:	60b9      	str	r1, [r7, #8]
 8009c2e:	603b      	str	r3, [r7, #0]
 8009c30:	4613      	mov	r3, r2
 8009c32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c34:	e062      	b.n	8009cfc <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c36:	69bb      	ldr	r3, [r7, #24]
 8009c38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c3c:	d05e      	beq.n	8009cfc <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c3e:	f7f7 fe8f 	bl	8001960 <HAL_GetTick>
 8009c42:	4602      	mov	r2, r0
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	1ad3      	subs	r3, r2, r3
 8009c48:	69ba      	ldr	r2, [r7, #24]
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d302      	bcc.n	8009c54 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c4e:	69bb      	ldr	r3, [r7, #24]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d11d      	bne.n	8009c90 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	681a      	ldr	r2, [r3, #0]
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009c62:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	689a      	ldr	r2, [r3, #8]
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f022 0201 	bic.w	r2, r2, #1
 8009c72:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	2220      	movs	r2, #32
 8009c78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	2220      	movs	r2, #32
 8009c80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	2200      	movs	r2, #0
 8009c88:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8009c8c:	2303      	movs	r3, #3
 8009c8e:	e045      	b.n	8009d1c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f003 0304 	and.w	r3, r3, #4
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d02e      	beq.n	8009cfc <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	69db      	ldr	r3, [r3, #28]
 8009ca4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009ca8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009cac:	d126      	bne.n	8009cfc <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009cb6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	681a      	ldr	r2, [r3, #0]
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009cc6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	689a      	ldr	r2, [r3, #8]
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f022 0201 	bic.w	r2, r2, #1
 8009cd6:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	2220      	movs	r2, #32
 8009cdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2220      	movs	r2, #32
 8009ce4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2220      	movs	r2, #32
 8009cec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8009cf8:	2303      	movs	r3, #3
 8009cfa:	e00f      	b.n	8009d1c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	69da      	ldr	r2, [r3, #28]
 8009d02:	68bb      	ldr	r3, [r7, #8]
 8009d04:	4013      	ands	r3, r2
 8009d06:	68ba      	ldr	r2, [r7, #8]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	bf0c      	ite	eq
 8009d0c:	2301      	moveq	r3, #1
 8009d0e:	2300      	movne	r3, #0
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	461a      	mov	r2, r3
 8009d14:	79fb      	ldrb	r3, [r7, #7]
 8009d16:	429a      	cmp	r2, r3
 8009d18:	d08d      	beq.n	8009c36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d1a:	2300      	movs	r3, #0
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3710      	adds	r7, #16
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b085      	sub	sp, #20
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009d32:	2b01      	cmp	r3, #1
 8009d34:	d101      	bne.n	8009d3a <HAL_UARTEx_DisableFifoMode+0x16>
 8009d36:	2302      	movs	r3, #2
 8009d38:	e027      	b.n	8009d8a <HAL_UARTEx_DisableFifoMode+0x66>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2201      	movs	r2, #1
 8009d3e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2224      	movs	r2, #36	; 0x24
 8009d46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	681a      	ldr	r2, [r3, #0]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f022 0201 	bic.w	r2, r2, #1
 8009d60:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009d68:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	68fa      	ldr	r2, [r7, #12]
 8009d76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2220      	movs	r2, #32
 8009d7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2200      	movs	r2, #0
 8009d84:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009d88:	2300      	movs	r3, #0
}
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	3714      	adds	r7, #20
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d94:	4770      	bx	lr

08009d96 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009d96:	b580      	push	{r7, lr}
 8009d98:	b084      	sub	sp, #16
 8009d9a:	af00      	add	r7, sp, #0
 8009d9c:	6078      	str	r0, [r7, #4]
 8009d9e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009da6:	2b01      	cmp	r3, #1
 8009da8:	d101      	bne.n	8009dae <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009daa:	2302      	movs	r3, #2
 8009dac:	e02d      	b.n	8009e0a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2201      	movs	r2, #1
 8009db2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2224      	movs	r2, #36	; 0x24
 8009dba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	681a      	ldr	r2, [r3, #0]
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f022 0201 	bic.w	r2, r2, #1
 8009dd4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	683a      	ldr	r2, [r7, #0]
 8009de6:	430a      	orrs	r2, r1
 8009de8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f000 f850 	bl	8009e90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	68fa      	ldr	r2, [r7, #12]
 8009df6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2220      	movs	r2, #32
 8009dfc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2200      	movs	r2, #0
 8009e04:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009e08:	2300      	movs	r3, #0
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3710      	adds	r7, #16
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009e12:	b580      	push	{r7, lr}
 8009e14:	b084      	sub	sp, #16
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	6078      	str	r0, [r7, #4]
 8009e1a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	d101      	bne.n	8009e2a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009e26:	2302      	movs	r3, #2
 8009e28:	e02d      	b.n	8009e86 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2224      	movs	r2, #36	; 0x24
 8009e36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	681a      	ldr	r2, [r3, #0]
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f022 0201 	bic.w	r2, r2, #1
 8009e50:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	689b      	ldr	r3, [r3, #8]
 8009e58:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	683a      	ldr	r2, [r7, #0]
 8009e62:	430a      	orrs	r2, r1
 8009e64:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 f812 	bl	8009e90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	68fa      	ldr	r2, [r7, #12]
 8009e72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2220      	movs	r2, #32
 8009e78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009e84:	2300      	movs	r3, #0
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3710      	adds	r7, #16
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}
	...

08009e90 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b089      	sub	sp, #36	; 0x24
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009e98:	4a2f      	ldr	r2, [pc, #188]	; (8009f58 <UARTEx_SetNbDataToProcess+0xc8>)
 8009e9a:	f107 0314 	add.w	r3, r7, #20
 8009e9e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009ea2:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009ea6:	4a2d      	ldr	r2, [pc, #180]	; (8009f5c <UARTEx_SetNbDataToProcess+0xcc>)
 8009ea8:	f107 030c 	add.w	r3, r7, #12
 8009eac:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009eb0:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d108      	bne.n	8009ece <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2201      	movs	r2, #1
 8009ec0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009ecc:	e03d      	b.n	8009f4a <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009ece:	2310      	movs	r3, #16
 8009ed0:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009ed2:	2310      	movs	r3, #16
 8009ed4:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	689b      	ldr	r3, [r3, #8]
 8009edc:	0e5b      	lsrs	r3, r3, #25
 8009ede:	b2db      	uxtb	r3, r3
 8009ee0:	f003 0307 	and.w	r3, r3, #7
 8009ee4:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	689b      	ldr	r3, [r3, #8]
 8009eec:	0f5b      	lsrs	r3, r3, #29
 8009eee:	b2db      	uxtb	r3, r3
 8009ef0:	f003 0307 	and.w	r3, r3, #7
 8009ef4:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8009ef6:	7fbb      	ldrb	r3, [r7, #30]
 8009ef8:	7f3a      	ldrb	r2, [r7, #28]
 8009efa:	f107 0120 	add.w	r1, r7, #32
 8009efe:	440a      	add	r2, r1
 8009f00:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009f04:	fb02 f303 	mul.w	r3, r2, r3
 8009f08:	7f3a      	ldrb	r2, [r7, #28]
 8009f0a:	f107 0120 	add.w	r1, r7, #32
 8009f0e:	440a      	add	r2, r1
 8009f10:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009f14:	fb93 f3f2 	sdiv	r3, r3, r2
 8009f18:	b29a      	uxth	r2, r3
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8009f20:	7ffb      	ldrb	r3, [r7, #31]
 8009f22:	7f7a      	ldrb	r2, [r7, #29]
 8009f24:	f107 0120 	add.w	r1, r7, #32
 8009f28:	440a      	add	r2, r1
 8009f2a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009f2e:	fb02 f303 	mul.w	r3, r2, r3
 8009f32:	7f7a      	ldrb	r2, [r7, #29]
 8009f34:	f107 0120 	add.w	r1, r7, #32
 8009f38:	440a      	add	r2, r1
 8009f3a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009f3e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009f42:	b29a      	uxth	r2, r3
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009f4a:	bf00      	nop
 8009f4c:	3724      	adds	r7, #36	; 0x24
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f54:	4770      	bx	lr
 8009f56:	bf00      	nop
 8009f58:	0801cd00 	.word	0x0801cd00
 8009f5c:	0801cd08 	.word	0x0801cd08

08009f60 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8009f60:	b480      	push	{r7}
 8009f62:	b087      	sub	sp, #28
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
 8009f68:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8009f72:	2320      	movs	r3, #32
 8009f74:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8009f76:	f3bf 8f4f 	dsb	sy

    __DSB();

    while (op_size > 0) {
 8009f7a:	e00b      	b.n	8009f94 <SCB_InvalidateDCache_by_Addr+0x34>
      SCB->DCIMVAC = op_addr;
 8009f7c:	4a0c      	ldr	r2, [pc, #48]	; (8009fb0 <SCB_InvalidateDCache_by_Addr+0x50>)
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	693a      	ldr	r2, [r7, #16]
 8009f88:	4413      	add	r3, r2
 8009f8a:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8009f8c:	697a      	ldr	r2, [r7, #20]
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	1ad3      	subs	r3, r2, r3
 8009f92:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8009f94:	697b      	ldr	r3, [r7, #20]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	dcf0      	bgt.n	8009f7c <SCB_InvalidateDCache_by_Addr+0x1c>
 8009f9a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8009f9e:	f3bf 8f6f 	isb	sy
    }

    __DSB();
    __ISB();
  #endif
}
 8009fa2:	bf00      	nop
 8009fa4:	371c      	adds	r7, #28
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fac:	4770      	bx	lr
 8009fae:	bf00      	nop
 8009fb0:	e000ed00 	.word	0xe000ed00

08009fb4 <HAL_ETH_MspInit>:
/* Private functions ---------------------------------------------------------*/
void pbuf_free_custom(struct pbuf *p);
void Error_Handler(void);

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b08e      	sub	sp, #56	; 0x38
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009fbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	601a      	str	r2, [r3, #0]
 8009fc4:	605a      	str	r2, [r3, #4]
 8009fc6:	609a      	str	r2, [r3, #8]
 8009fc8:	60da      	str	r2, [r3, #12]
 8009fca:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	4a65      	ldr	r2, [pc, #404]	; (800a168 <HAL_ETH_MspInit+0x1b4>)
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	f040 80c3 	bne.w	800a15e <HAL_ETH_MspInit+0x1aa>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8009fd8:	4b64      	ldr	r3, [pc, #400]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 8009fda:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009fde:	4a63      	ldr	r2, [pc, #396]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 8009fe0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009fe4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8009fe8:	4b60      	ldr	r3, [pc, #384]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 8009fea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009fee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009ff2:	623b      	str	r3, [r7, #32]
 8009ff4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8009ff6:	4b5d      	ldr	r3, [pc, #372]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 8009ff8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009ffc:	4a5b      	ldr	r2, [pc, #364]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 8009ffe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a002:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800a006:	4b59      	ldr	r3, [pc, #356]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a008:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a00c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a010:	61fb      	str	r3, [r7, #28]
 800a012:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800a014:	4b55      	ldr	r3, [pc, #340]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a016:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a01a:	4a54      	ldr	r2, [pc, #336]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a01c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a020:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800a024:	4b51      	ldr	r3, [pc, #324]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a026:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a02a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a02e:	61bb      	str	r3, [r7, #24]
 800a030:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a032:	4b4e      	ldr	r3, [pc, #312]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a034:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a038:	4a4c      	ldr	r2, [pc, #304]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a03a:	f043 0304 	orr.w	r3, r3, #4
 800a03e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a042:	4b4a      	ldr	r3, [pc, #296]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a044:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a048:	f003 0304 	and.w	r3, r3, #4
 800a04c:	617b      	str	r3, [r7, #20]
 800a04e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a050:	4b46      	ldr	r3, [pc, #280]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a052:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a056:	4a45      	ldr	r2, [pc, #276]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a058:	f043 0301 	orr.w	r3, r3, #1
 800a05c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a060:	4b42      	ldr	r3, [pc, #264]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a062:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a066:	f003 0301 	and.w	r3, r3, #1
 800a06a:	613b      	str	r3, [r7, #16]
 800a06c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a06e:	4b3f      	ldr	r3, [pc, #252]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a070:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a074:	4a3d      	ldr	r2, [pc, #244]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a076:	f043 0302 	orr.w	r3, r3, #2
 800a07a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a07e:	4b3b      	ldr	r3, [pc, #236]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a080:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a084:	f003 0302 	and.w	r3, r3, #2
 800a088:	60fb      	str	r3, [r7, #12]
 800a08a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800a08c:	4b37      	ldr	r3, [pc, #220]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a08e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a092:	4a36      	ldr	r2, [pc, #216]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a094:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a098:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a09c:	4b33      	ldr	r3, [pc, #204]	; (800a16c <HAL_ETH_MspInit+0x1b8>)
 800a09e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a0a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0a6:	60bb      	str	r3, [r7, #8]
 800a0a8:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB12     ------> ETH_TXD0
    PG11     ------> ETH_TX_EN
    PG12     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800a0aa:	2332      	movs	r3, #50	; 0x32
 800a0ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a0ae:	2302      	movs	r3, #2
 800a0b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a0b6:	2303      	movs	r3, #3
 800a0b8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a0ba:	230b      	movs	r3, #11
 800a0bc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a0be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	482a      	ldr	r0, [pc, #168]	; (800a170 <HAL_ETH_MspInit+0x1bc>)
 800a0c6:	f7fb fb7b 	bl	80057c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 800a0ca:	2382      	movs	r3, #130	; 0x82
 800a0cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a0ce:	2302      	movs	r3, #2
 800a0d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a0da:	230b      	movs	r3, #11
 800a0dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a0de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a0e2:	4619      	mov	r1, r3
 800a0e4:	4823      	ldr	r0, [pc, #140]	; (800a174 <HAL_ETH_MspInit+0x1c0>)
 800a0e6:	f7fb fb6b 	bl	80057c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800a0ea:	2304      	movs	r3, #4
 800a0ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a0ee:	2302      	movs	r3, #2
 800a0f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a0f6:	2303      	movs	r3, #3
 800a0f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a0fa:	230b      	movs	r3, #11
 800a0fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a0fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a102:	4619      	mov	r1, r3
 800a104:	481b      	ldr	r0, [pc, #108]	; (800a174 <HAL_ETH_MspInit+0x1c0>)
 800a106:	f7fb fb5b 	bl	80057c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800a10a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a10e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a110:	2302      	movs	r3, #2
 800a112:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a114:	2300      	movs	r3, #0
 800a116:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a118:	2300      	movs	r3, #0
 800a11a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a11c:	230b      	movs	r3, #11
 800a11e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a120:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a124:	4619      	mov	r1, r3
 800a126:	4814      	ldr	r0, [pc, #80]	; (800a178 <HAL_ETH_MspInit+0x1c4>)
 800a128:	f7fb fb4a 	bl	80057c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a12c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800a130:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a132:	2302      	movs	r3, #2
 800a134:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a136:	2300      	movs	r3, #0
 800a138:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a13a:	2300      	movs	r3, #0
 800a13c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a13e:	230b      	movs	r3, #11
 800a140:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a142:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a146:	4619      	mov	r1, r3
 800a148:	480c      	ldr	r0, [pc, #48]	; (800a17c <HAL_ETH_MspInit+0x1c8>)
 800a14a:	f7fb fb39 	bl	80057c0 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800a14e:	2200      	movs	r2, #0
 800a150:	2105      	movs	r1, #5
 800a152:	203d      	movs	r0, #61	; 0x3d
 800a154:	f7f7 fce8 	bl	8001b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800a158:	203d      	movs	r0, #61	; 0x3d
 800a15a:	f7f7 fcff 	bl	8001b5c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800a15e:	bf00      	nop
 800a160:	3738      	adds	r7, #56	; 0x38
 800a162:	46bd      	mov	sp, r7
 800a164:	bd80      	pop	{r7, pc}
 800a166:	bf00      	nop
 800a168:	40028000 	.word	0x40028000
 800a16c:	58024400 	.word	0x58024400
 800a170:	58020800 	.word	0x58020800
 800a174:	58020000 	.word	0x58020000
 800a178:	58020400 	.word	0x58020400
 800a17c:	58021800 	.word	0x58021800

0800a180 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b082      	sub	sp, #8
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800a188:	4b04      	ldr	r3, [pc, #16]	; (800a19c <HAL_ETH_RxCpltCallback+0x1c>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	4618      	mov	r0, r3
 800a18e:	f000 fd31 	bl	800abf4 <osSemaphoreRelease>
}
 800a192:	bf00      	nop
 800a194:	3708      	adds	r7, #8
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
 800a19a:	bf00      	nop
 800a19c:	24000a80 	.word	0x24000a80

0800a1a0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800a1a0:	b5b0      	push	{r4, r5, r7, lr}
 800a1a2:	b0ac      	sub	sp, #176	; 0xb0
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
  uint32_t idx = 0;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  ETH_MACConfigTypeDef MACConf;
  int32_t PHYLinkState;
  uint32_t duplex, speed = 0;
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800a1ba:	4b91      	ldr	r3, [pc, #580]	; (800a400 <low_level_init+0x260>)
 800a1bc:	4a91      	ldr	r2, [pc, #580]	; (800a404 <low_level_init+0x264>)
 800a1be:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 800a1c6:	2380      	movs	r3, #128	; 0x80
 800a1c8:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 800a1cc:	23e1      	movs	r3, #225	; 0xe1
 800a1ce:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 800a1d8:	2300      	movs	r3, #0
 800a1da:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 800a1e4:	4a86      	ldr	r2, [pc, #536]	; (800a400 <low_level_init+0x260>)
 800a1e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a1ea:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800a1ec:	4b84      	ldr	r3, [pc, #528]	; (800a400 <low_level_init+0x260>)
 800a1ee:	2201      	movs	r2, #1
 800a1f0:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800a1f2:	4b83      	ldr	r3, [pc, #524]	; (800a400 <low_level_init+0x260>)
 800a1f4:	4a84      	ldr	r2, [pc, #528]	; (800a408 <low_level_init+0x268>)
 800a1f6:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800a1f8:	4b81      	ldr	r3, [pc, #516]	; (800a400 <low_level_init+0x260>)
 800a1fa:	4a84      	ldr	r2, [pc, #528]	; (800a40c <low_level_init+0x26c>)
 800a1fc:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800a1fe:	4b80      	ldr	r3, [pc, #512]	; (800a400 <low_level_init+0x260>)
 800a200:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a204:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a206:	487e      	ldr	r0, [pc, #504]	; (800a400 <low_level_init+0x260>)
 800a208:	f7f9 fc48 	bl	8003a9c <HAL_ETH_Init>
 800a20c:	4603      	mov	r3, r0
 800a20e:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800a212:	2234      	movs	r2, #52	; 0x34
 800a214:	2100      	movs	r1, #0
 800a216:	487e      	ldr	r0, [pc, #504]	; (800a410 <low_level_init+0x270>)
 800a218:	f010 f863 	bl	801a2e2 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800a21c:	4b7c      	ldr	r3, [pc, #496]	; (800a410 <low_level_init+0x270>)
 800a21e:	2221      	movs	r2, #33	; 0x21
 800a220:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800a222:	4b7b      	ldr	r3, [pc, #492]	; (800a410 <low_level_init+0x270>)
 800a224:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a228:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800a22a:	4b79      	ldr	r3, [pc, #484]	; (800a410 <low_level_init+0x270>)
 800a22c:	2200      	movs	r2, #0
 800a22e:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800a230:	4878      	ldr	r0, [pc, #480]	; (800a414 <low_level_init+0x274>)
 800a232:	f008 f899 	bl	8012368 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2206      	movs	r2, #6
 800a23a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800a23e:	4b70      	ldr	r3, [pc, #448]	; (800a400 <low_level_init+0x260>)
 800a240:	685b      	ldr	r3, [r3, #4]
 800a242:	781a      	ldrb	r2, [r3, #0]
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800a24a:	4b6d      	ldr	r3, [pc, #436]	; (800a400 <low_level_init+0x260>)
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	785a      	ldrb	r2, [r3, #1]
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a256:	4b6a      	ldr	r3, [pc, #424]	; (800a400 <low_level_init+0x260>)
 800a258:	685b      	ldr	r3, [r3, #4]
 800a25a:	789a      	ldrb	r2, [r3, #2]
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a262:	4b67      	ldr	r3, [pc, #412]	; (800a400 <low_level_init+0x260>)
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	78da      	ldrb	r2, [r3, #3]
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a26e:	4b64      	ldr	r3, [pc, #400]	; (800a400 <low_level_init+0x260>)
 800a270:	685b      	ldr	r3, [r3, #4]
 800a272:	791a      	ldrb	r2, [r3, #4]
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a27a:	4b61      	ldr	r3, [pc, #388]	; (800a400 <low_level_init+0x260>)
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	795a      	ldrb	r2, [r3, #5]
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800a28c:	851a      	strh	r2, [r3, #40]	; 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800a294:	f043 030a 	orr.w	r3, r3, #10
 800a298:	b2da      	uxtb	r2, r3
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a2a6:	e012      	b.n	800a2ce <low_level_init+0x12e>
  {
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 800a2a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a2ac:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a2b0:	fb02 f303 	mul.w	r3, r2, r3
 800a2b4:	4a58      	ldr	r2, [pc, #352]	; (800a418 <low_level_init+0x278>)
 800a2b6:	441a      	add	r2, r3
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 800a2be:	4850      	ldr	r0, [pc, #320]	; (800a400 <low_level_init+0x260>)
 800a2c0:	f7f9 fcc6 	bl	8003c50 <HAL_ETH_DescAssignMemory>
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800a2c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a2c8:	3301      	adds	r3, #1
 800a2ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a2ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a2d2:	2b03      	cmp	r3, #3
 800a2d4:	d9e8      	bls.n	800a2a8 <low_level_init+0x108>
  }

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	62bb      	str	r3, [r7, #40]	; 0x28
 800a2da:	2300      	movs	r3, #0
 800a2dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1 );
 800a2de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a2e2:	2101      	movs	r1, #1
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	f000 fc03 	bl	800aaf0 <osSemaphoreCreate>
 800a2ea:	4602      	mov	r2, r0
 800a2ec:	4b4b      	ldr	r3, [pc, #300]	; (800a41c <low_level_init+0x27c>)
 800a2ee:	601a      	str	r2, [r3, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800a2f0:	4b4b      	ldr	r3, [pc, #300]	; (800a420 <low_level_init+0x280>)
 800a2f2:	f107 040c 	add.w	r4, r7, #12
 800a2f6:	461d      	mov	r5, r3
 800a2f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a2fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a2fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a300:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800a304:	f107 030c 	add.w	r3, r7, #12
 800a308:	6879      	ldr	r1, [r7, #4]
 800a30a:	4618      	mov	r0, r3
 800a30c:	f000 faf3 	bl	800a8f6 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800a310:	4944      	ldr	r1, [pc, #272]	; (800a424 <low_level_init+0x284>)
 800a312:	4845      	ldr	r0, [pc, #276]	; (800a428 <low_level_init+0x288>)
 800a314:	f7f7 f973 	bl	80015fe <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 800a318:	4843      	ldr	r0, [pc, #268]	; (800a428 <low_level_init+0x288>)
 800a31a:	f7f7 f9a2 	bl	8001662 <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 800a31e:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 800a322:	2b00      	cmp	r3, #0
 800a324:	d165      	bne.n	800a3f2 <low_level_init+0x252>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a326:	4840      	ldr	r0, [pc, #256]	; (800a428 <low_level_init+0x288>)
 800a328:	f7f7 fa43 	bl	80017b2 <LAN8742_GetLinkState>
 800a32c:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800a330:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a334:	2b01      	cmp	r3, #1
 800a336:	dc06      	bgt.n	800a346 <low_level_init+0x1a6>
    {
      netif_set_link_down(netif);
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f008 fbfb 	bl	8012b34 <netif_set_link_down>
      netif_set_down(netif);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f008 fb8e 	bl	8012a60 <netif_set_down>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800a344:	e057      	b.n	800a3f6 <low_level_init+0x256>
      switch (PHYLinkState)
 800a346:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a34a:	3b02      	subs	r3, #2
 800a34c:	2b03      	cmp	r3, #3
 800a34e:	d82b      	bhi.n	800a3a8 <low_level_init+0x208>
 800a350:	a201      	add	r2, pc, #4	; (adr r2, 800a358 <low_level_init+0x1b8>)
 800a352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a356:	bf00      	nop
 800a358:	0800a369 	.word	0x0800a369
 800a35c:	0800a37b 	.word	0x0800a37b
 800a360:	0800a38b 	.word	0x0800a38b
 800a364:	0800a39b 	.word	0x0800a39b
        duplex = ETH_FULLDUPLEX_MODE;
 800a368:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a36c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 800a370:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a374:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a378:	e01f      	b.n	800a3ba <low_level_init+0x21a>
        duplex = ETH_HALFDUPLEX_MODE;
 800a37a:	2300      	movs	r3, #0
 800a37c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 800a380:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a384:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a388:	e017      	b.n	800a3ba <low_level_init+0x21a>
        duplex = ETH_FULLDUPLEX_MODE;
 800a38a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a38e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 800a392:	2300      	movs	r3, #0
 800a394:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a398:	e00f      	b.n	800a3ba <low_level_init+0x21a>
        duplex = ETH_HALFDUPLEX_MODE;
 800a39a:	2300      	movs	r3, #0
 800a39c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a3a6:	e008      	b.n	800a3ba <low_level_init+0x21a>
        duplex = ETH_FULLDUPLEX_MODE;
 800a3a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a3ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 800a3b0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a3b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800a3b8:	bf00      	nop
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800a3ba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a3be:	4619      	mov	r1, r3
 800a3c0:	480f      	ldr	r0, [pc, #60]	; (800a400 <low_level_init+0x260>)
 800a3c2:	f7fa fa27 	bl	8004814 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800a3c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a3ca:	653b      	str	r3, [r7, #80]	; 0x50
    MACConf.Speed = speed;
 800a3cc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a3d0:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800a3d2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a3d6:	4619      	mov	r1, r3
 800a3d8:	4809      	ldr	r0, [pc, #36]	; (800a400 <low_level_init+0x260>)
 800a3da:	f7fa fbef 	bl	8004bbc <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 800a3de:	4808      	ldr	r0, [pc, #32]	; (800a400 <low_level_init+0x260>)
 800a3e0:	f7f9 fc77 	bl	8003cd2 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f008 facf 	bl	8012988 <netif_set_up>
    netif_set_link_up(netif);
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f008 fb6a 	bl	8012ac4 <netif_set_link_up>
}
 800a3f0:	e001      	b.n	800a3f6 <low_level_init+0x256>
    Error_Handler();
 800a3f2:	f7f6 fc11 	bl	8000c18 <Error_Handler>
}
 800a3f6:	bf00      	nop
 800a3f8:	37b0      	adds	r7, #176	; 0xb0
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bdb0      	pop	{r4, r5, r7, pc}
 800a3fe:	bf00      	nop
 800a400:	24005894 	.word	0x24005894
 800a404:	40028000 	.word	0x40028000
 800a408:	30040060 	.word	0x30040060
 800a40c:	30040000 	.word	0x30040000
 800a410:	24005904 	.word	0x24005904
 800a414:	0801fe40 	.word	0x0801fe40
 800a418:	30040200 	.word	0x30040200
 800a41c:	24000a80 	.word	0x24000a80
 800a420:	0801cd18 	.word	0x0801cd18
 800a424:	24000010 	.word	0x24000010
 800a428:	24005874 	.word	0x24005874

0800a42c <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b092      	sub	sp, #72	; 0x48
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	6039      	str	r1, [r7, #0]
  uint32_t i=0;
 800a436:	2300      	movs	r3, #0
 800a438:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q;
  err_t errval = ERR_OK;
 800a43a:	2300      	movs	r3, #0
 800a43c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT];

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800a440:	f107 030c 	add.w	r3, r7, #12
 800a444:	2230      	movs	r2, #48	; 0x30
 800a446:	2100      	movs	r1, #0
 800a448:	4618      	mov	r0, r3
 800a44a:	f00f ff4a 	bl	801a2e2 <memset>

  for(q = p; q != NULL; q = q->next)
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	643b      	str	r3, [r7, #64]	; 0x40
 800a452:	e049      	b.n	800a4e8 <low_level_output+0xbc>
  {
    if(i >= ETH_TX_DESC_CNT)
 800a454:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a456:	2b03      	cmp	r3, #3
 800a458:	d902      	bls.n	800a460 <low_level_output+0x34>
      return ERR_IF;
 800a45a:	f06f 030b 	mvn.w	r3, #11
 800a45e:	e056      	b.n	800a50e <low_level_output+0xe2>

    Txbuffer[i].buffer = q->payload;
 800a460:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a462:	6859      	ldr	r1, [r3, #4]
 800a464:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a466:	4613      	mov	r3, r2
 800a468:	005b      	lsls	r3, r3, #1
 800a46a:	4413      	add	r3, r2
 800a46c:	009b      	lsls	r3, r3, #2
 800a46e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a472:	4413      	add	r3, r2
 800a474:	3b3c      	subs	r3, #60	; 0x3c
 800a476:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800a478:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a47a:	895b      	ldrh	r3, [r3, #10]
 800a47c:	4619      	mov	r1, r3
 800a47e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a480:	4613      	mov	r3, r2
 800a482:	005b      	lsls	r3, r3, #1
 800a484:	4413      	add	r3, r2
 800a486:	009b      	lsls	r3, r3, #2
 800a488:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a48c:	4413      	add	r3, r2
 800a48e:	3b38      	subs	r3, #56	; 0x38
 800a490:	6019      	str	r1, [r3, #0]

    if(i>0)
 800a492:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a494:	2b00      	cmp	r3, #0
 800a496:	d012      	beq.n	800a4be <low_level_output+0x92>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800a498:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a49a:	1e5a      	subs	r2, r3, #1
 800a49c:	f107 000c 	add.w	r0, r7, #12
 800a4a0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a4a2:	460b      	mov	r3, r1
 800a4a4:	005b      	lsls	r3, r3, #1
 800a4a6:	440b      	add	r3, r1
 800a4a8:	009b      	lsls	r3, r3, #2
 800a4aa:	18c1      	adds	r1, r0, r3
 800a4ac:	4613      	mov	r3, r2
 800a4ae:	005b      	lsls	r3, r3, #1
 800a4b0:	4413      	add	r3, r2
 800a4b2:	009b      	lsls	r3, r3, #2
 800a4b4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a4b8:	4413      	add	r3, r2
 800a4ba:	3b34      	subs	r3, #52	; 0x34
 800a4bc:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800a4be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d10a      	bne.n	800a4dc <low_level_output+0xb0>
    {
      Txbuffer[i].next = NULL;
 800a4c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a4c8:	4613      	mov	r3, r2
 800a4ca:	005b      	lsls	r3, r3, #1
 800a4cc:	4413      	add	r3, r2
 800a4ce:	009b      	lsls	r3, r3, #2
 800a4d0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a4d4:	4413      	add	r3, r2
 800a4d6:	3b34      	subs	r3, #52	; 0x34
 800a4d8:	2200      	movs	r2, #0
 800a4da:	601a      	str	r2, [r3, #0]
    }

    i++;
 800a4dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a4de:	3301      	adds	r3, #1
 800a4e0:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800a4e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	643b      	str	r3, [r7, #64]	; 0x40
 800a4e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d1b2      	bne.n	800a454 <low_level_output+0x28>
  }

  TxConfig.Length =  p->tot_len;
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	891b      	ldrh	r3, [r3, #8]
 800a4f2:	461a      	mov	r2, r3
 800a4f4:	4b08      	ldr	r3, [pc, #32]	; (800a518 <low_level_output+0xec>)
 800a4f6:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800a4f8:	4a07      	ldr	r2, [pc, #28]	; (800a518 <low_level_output+0xec>)
 800a4fa:	f107 030c 	add.w	r3, r7, #12
 800a4fe:	6093      	str	r3, [r2, #8]

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800a500:	2214      	movs	r2, #20
 800a502:	4905      	ldr	r1, [pc, #20]	; (800a518 <low_level_output+0xec>)
 800a504:	4805      	ldr	r0, [pc, #20]	; (800a51c <low_level_output+0xf0>)
 800a506:	f7f9 fce3 	bl	8003ed0 <HAL_ETH_Transmit>

  return errval;
 800a50a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800a50e:	4618      	mov	r0, r3
 800a510:	3748      	adds	r7, #72	; 0x48
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}
 800a516:	bf00      	nop
 800a518:	24005904 	.word	0x24005904
 800a51c:	24005894 	.word	0x24005894

0800a520 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b094      	sub	sp, #80	; 0x50
 800a524:	af02      	add	r7, sp, #8
 800a526:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a528:	2300      	movs	r3, #0
 800a52a:	647b      	str	r3, [r7, #68]	; 0x44
  ETH_BufferTypeDef RxBuff[ETH_RX_DESC_CNT];
  uint32_t framelength = 0, i = 0;
 800a52c:	2300      	movs	r3, #0
 800a52e:	60bb      	str	r3, [r7, #8]
 800a530:	2300      	movs	r3, #0
 800a532:	643b      	str	r3, [r7, #64]	; 0x40
  struct pbuf_custom* custom_pbuf;

  memset(RxBuff, 0 , ETH_RX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800a534:	f107 030c 	add.w	r3, r7, #12
 800a538:	2230      	movs	r2, #48	; 0x30
 800a53a:	2100      	movs	r1, #0
 800a53c:	4618      	mov	r0, r3
 800a53e:	f00f fed0 	bl	801a2e2 <memset>

  for(i = 0; i < ETH_RX_DESC_CNT -1; i++)
 800a542:	2300      	movs	r3, #0
 800a544:	643b      	str	r3, [r7, #64]	; 0x40
 800a546:	e015      	b.n	800a574 <low_level_input+0x54>
  {
    RxBuff[i].next=&RxBuff[i+1];
 800a548:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a54a:	1c5a      	adds	r2, r3, #1
 800a54c:	f107 010c 	add.w	r1, r7, #12
 800a550:	4613      	mov	r3, r2
 800a552:	005b      	lsls	r3, r3, #1
 800a554:	4413      	add	r3, r2
 800a556:	009b      	lsls	r3, r3, #2
 800a558:	4419      	add	r1, r3
 800a55a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a55c:	4613      	mov	r3, r2
 800a55e:	005b      	lsls	r3, r3, #1
 800a560:	4413      	add	r3, r2
 800a562:	009b      	lsls	r3, r3, #2
 800a564:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a568:	4413      	add	r3, r2
 800a56a:	3b34      	subs	r3, #52	; 0x34
 800a56c:	6019      	str	r1, [r3, #0]
  for(i = 0; i < ETH_RX_DESC_CNT -1; i++)
 800a56e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a570:	3301      	adds	r3, #1
 800a572:	643b      	str	r3, [r7, #64]	; 0x40
 800a574:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a576:	2b02      	cmp	r3, #2
 800a578:	d9e6      	bls.n	800a548 <low_level_input+0x28>
  }

  if (HAL_ETH_GetRxDataBuffer(&heth, RxBuff) == HAL_OK)
 800a57a:	f107 030c 	add.w	r3, r7, #12
 800a57e:	4619      	mov	r1, r3
 800a580:	4818      	ldr	r0, [pc, #96]	; (800a5e4 <low_level_input+0xc4>)
 800a582:	f7f9 fe1e 	bl	80041c2 <HAL_ETH_GetRxDataBuffer>
 800a586:	4603      	mov	r3, r0
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d125      	bne.n	800a5d8 <low_level_input+0xb8>
  {
    HAL_ETH_GetRxDataLength(&heth, &framelength);
 800a58c:	f107 0308 	add.w	r3, r7, #8
 800a590:	4619      	mov	r1, r3
 800a592:	4814      	ldr	r0, [pc, #80]	; (800a5e4 <low_level_input+0xc4>)
 800a594:	f7f9 feb3 	bl	80042fe <HAL_ETH_GetRxDataLength>

    /* Build Rx descriptor to be ready for next data reception */
    HAL_ETH_BuildRxDescriptors(&heth);
 800a598:	4812      	ldr	r0, [pc, #72]	; (800a5e4 <low_level_input+0xc4>)
 800a59a:	f7f9 fee3 	bl	8004364 <HAL_ETH_BuildRxDescriptors>

#if !defined(DUAL_CORE) || defined(CORE_CM7)
    /* Invalidate data cache for ETH Rx Buffers */
    SCB_InvalidateDCache_by_Addr((uint32_t *)RxBuff->buffer, framelength);
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	68ba      	ldr	r2, [r7, #8]
 800a5a2:	4611      	mov	r1, r2
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	f7ff fcdb 	bl	8009f60 <SCB_InvalidateDCache_by_Addr>
#endif

    custom_pbuf  = (struct pbuf_custom*)LWIP_MEMPOOL_ALLOC(RX_POOL);
 800a5aa:	480f      	ldr	r0, [pc, #60]	; (800a5e8 <low_level_input+0xc8>)
 800a5ac:	f007 ff58 	bl	8012460 <memp_malloc_pool>
 800a5b0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(custom_pbuf != NULL)
 800a5b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d00f      	beq.n	800a5d8 <low_level_input+0xb8>
    {
      custom_pbuf->custom_free_function = pbuf_free_custom;
 800a5b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5ba:	4a0c      	ldr	r2, [pc, #48]	; (800a5ec <low_level_input+0xcc>)
 800a5bc:	611a      	str	r2, [r3, #16]
      p = pbuf_alloced_custom(PBUF_RAW, framelength, PBUF_REF, custom_pbuf, RxBuff->buffer, framelength);
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	b299      	uxth	r1, r3
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	68ba      	ldr	r2, [r7, #8]
 800a5c6:	b292      	uxth	r2, r2
 800a5c8:	9201      	str	r2, [sp, #4]
 800a5ca:	9300      	str	r3, [sp, #0]
 800a5cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5ce:	2241      	movs	r2, #65	; 0x41
 800a5d0:	2000      	movs	r0, #0
 800a5d2:	f008 fccf 	bl	8012f74 <pbuf_alloced_custom>
 800a5d6:	6478      	str	r0, [r7, #68]	; 0x44
    }
  }

  return p;
 800a5d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3748      	adds	r7, #72	; 0x48
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}
 800a5e2:	bf00      	nop
 800a5e4:	24005894 	.word	0x24005894
 800a5e8:	0801fe40 	.word	0x0801fe40
 800a5ec:	0800a69d 	.word	0x0800a69d

0800a5f0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b084      	sub	sp, #16
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a5fc:	4b0f      	ldr	r3, [pc, #60]	; (800a63c <ethernetif_input+0x4c>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800a604:	4618      	mov	r0, r3
 800a606:	f000 faa7 	bl	800ab58 <osSemaphoreWait>
 800a60a:	4603      	mov	r3, r0
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d1f5      	bne.n	800a5fc <ethernetif_input+0xc>
    {
      do
      {
        p = low_level_input( netif );
 800a610:	68f8      	ldr	r0, [r7, #12]
 800a612:	f7ff ff85 	bl	800a520 <low_level_input>
 800a616:	60b8      	str	r0, [r7, #8]
        if (p != NULL)
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d00a      	beq.n	800a634 <ethernetif_input+0x44>
        {
          if (netif->input( p, netif) != ERR_OK )
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	691b      	ldr	r3, [r3, #16]
 800a622:	68f9      	ldr	r1, [r7, #12]
 800a624:	68b8      	ldr	r0, [r7, #8]
 800a626:	4798      	blx	r3
 800a628:	4603      	mov	r3, r0
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d002      	beq.n	800a634 <ethernetif_input+0x44>
          {
            pbuf_free(p);
 800a62e:	68b8      	ldr	r0, [r7, #8]
 800a630:	f008 fe5a 	bl	80132e8 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d1ea      	bne.n	800a610 <ethernetif_input+0x20>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a63a:	e7df      	b.n	800a5fc <ethernetif_input+0xc>
 800a63c:	24000a80 	.word	0x24000a80

0800a640 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b082      	sub	sp, #8
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d106      	bne.n	800a65c <ethernetif_init+0x1c>
 800a64e:	4b0e      	ldr	r3, [pc, #56]	; (800a688 <ethernetif_init+0x48>)
 800a650:	f240 224f 	movw	r2, #591	; 0x24f
 800a654:	490d      	ldr	r1, [pc, #52]	; (800a68c <ethernetif_init+0x4c>)
 800a656:	480e      	ldr	r0, [pc, #56]	; (800a690 <ethernetif_init+0x50>)
 800a658:	f010 fa86 	bl	801ab68 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2273      	movs	r2, #115	; 0x73
 800a660:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  netif->name[1] = IFNAME1;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2274      	movs	r2, #116	; 0x74
 800a668:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	4a09      	ldr	r2, [pc, #36]	; (800a694 <ethernetif_init+0x54>)
 800a670:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	4a08      	ldr	r2, [pc, #32]	; (800a698 <ethernetif_init+0x58>)
 800a676:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	f7ff fd91 	bl	800a1a0 <low_level_init>

  return ERR_OK;
 800a67e:	2300      	movs	r3, #0
}
 800a680:	4618      	mov	r0, r3
 800a682:	3708      	adds	r7, #8
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}
 800a688:	0801cd34 	.word	0x0801cd34
 800a68c:	0801cd50 	.word	0x0801cd50
 800a690:	0801cd60 	.word	0x0801cd60
 800a694:	0800fc5d 	.word	0x0800fc5d
 800a698:	0800a42d 	.word	0x0800a42d

0800a69c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b084      	sub	sp, #16
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	60fb      	str	r3, [r7, #12]

  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800a6a8:	68f9      	ldr	r1, [r7, #12]
 800a6aa:	4803      	ldr	r0, [pc, #12]	; (800a6b8 <pbuf_free_custom+0x1c>)
 800a6ac:	f007 ff4c 	bl	8012548 <memp_free_pool>
}
 800a6b0:	bf00      	nop
 800a6b2:	3710      	adds	r7, #16
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}
 800a6b8:	0801fe40 	.word	0x0801fe40

0800a6bc <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a6c0:	f7f7 f94e 	bl	8001960 <HAL_GetTick>
 800a6c4:	4603      	mov	r3, r0
}
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	bd80      	pop	{r7, pc}
	...

0800a6cc <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800a6d0:	4802      	ldr	r0, [pc, #8]	; (800a6dc <ETH_PHY_IO_Init+0x10>)
 800a6d2:	f7fa fa8d 	bl	8004bf0 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800a6d6:	2300      	movs	r3, #0
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	bd80      	pop	{r7, pc}
 800a6dc:	24005894 	.word	0x24005894

0800a6e0 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	af00      	add	r7, sp, #0
  return 0;
 800a6e4:	2300      	movs	r3, #0
}
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr

0800a6f0 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b084      	sub	sp, #16
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	60f8      	str	r0, [r7, #12]
 800a6f8:	60b9      	str	r1, [r7, #8]
 800a6fa:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	68ba      	ldr	r2, [r7, #8]
 800a700:	68f9      	ldr	r1, [r7, #12]
 800a702:	4807      	ldr	r0, [pc, #28]	; (800a720 <ETH_PHY_IO_ReadReg+0x30>)
 800a704:	f7f9 ffde 	bl	80046c4 <HAL_ETH_ReadPHYRegister>
 800a708:	4603      	mov	r3, r0
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d002      	beq.n	800a714 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800a70e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a712:	e000      	b.n	800a716 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800a714:	2300      	movs	r3, #0
}
 800a716:	4618      	mov	r0, r3
 800a718:	3710      	adds	r7, #16
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}
 800a71e:	bf00      	nop
 800a720:	24005894 	.word	0x24005894

0800a724 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b084      	sub	sp, #16
 800a728:	af00      	add	r7, sp, #0
 800a72a:	60f8      	str	r0, [r7, #12]
 800a72c:	60b9      	str	r1, [r7, #8]
 800a72e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	68ba      	ldr	r2, [r7, #8]
 800a734:	68f9      	ldr	r1, [r7, #12]
 800a736:	4807      	ldr	r0, [pc, #28]	; (800a754 <ETH_PHY_IO_WriteReg+0x30>)
 800a738:	f7fa f818 	bl	800476c <HAL_ETH_WritePHYRegister>
 800a73c:	4603      	mov	r3, r0
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d002      	beq.n	800a748 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800a742:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a746:	e000      	b.n	800a74a <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800a748:	2300      	movs	r3, #0
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3710      	adds	r7, #16
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}
 800a752:	bf00      	nop
 800a754:	24005894 	.word	0x24005894

0800a758 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a75c:	f7f7 f900 	bl	8001960 <HAL_GetTick>
 800a760:	4603      	mov	r3, r0
}
 800a762:	4618      	mov	r0, r3
 800a764:	bd80      	pop	{r7, pc}
	...

0800a768 <ethernet_link_thread>:
  * @param  argument: netif
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b0a0      	sub	sp, #128	; 0x80
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf;
  uint32_t PHYLinkState;
  uint32_t linkchanged = 0, speed = 0, duplex =0;
 800a770:	2300      	movs	r3, #0
 800a772:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a774:	2300      	movs	r3, #0
 800a776:	67bb      	str	r3, [r7, #120]	; 0x78
 800a778:	2300      	movs	r3, #0
 800a77a:	677b      	str	r3, [r7, #116]	; 0x74

  struct netif *netif = (struct netif *) argument;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	673b      	str	r3, [r7, #112]	; 0x70

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a780:	483a      	ldr	r0, [pc, #232]	; (800a86c <ethernet_link_thread+0x104>)
 800a782:	f7f7 f816 	bl	80017b2 <LAN8742_GetLinkState>
 800a786:	4603      	mov	r3, r0
 800a788:	66fb      	str	r3, [r7, #108]	; 0x6c

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800a78a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a78c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800a790:	089b      	lsrs	r3, r3, #2
 800a792:	f003 0301 	and.w	r3, r3, #1
 800a796:	b2db      	uxtb	r3, r3
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d00c      	beq.n	800a7b6 <ethernet_link_thread+0x4e>
 800a79c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a79e:	2b01      	cmp	r3, #1
 800a7a0:	d809      	bhi.n	800a7b6 <ethernet_link_thread+0x4e>
  {
    HAL_ETH_Stop_IT(&heth);
 800a7a2:	4833      	ldr	r0, [pc, #204]	; (800a870 <ethernet_link_thread+0x108>)
 800a7a4:	f7f9 fb1a 	bl	8003ddc <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800a7a8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800a7aa:	f008 f959 	bl	8012a60 <netif_set_down>
    netif_set_link_down(netif);
 800a7ae:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800a7b0:	f008 f9c0 	bl	8012b34 <netif_set_link_down>
 800a7b4:	e055      	b.n	800a862 <ethernet_link_thread+0xfa>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800a7b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a7b8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800a7bc:	f003 0304 	and.w	r3, r3, #4
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d14e      	bne.n	800a862 <ethernet_link_thread+0xfa>
 800a7c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7c6:	2b01      	cmp	r3, #1
 800a7c8:	d94b      	bls.n	800a862 <ethernet_link_thread+0xfa>
  {
    switch (PHYLinkState)
 800a7ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7cc:	3b02      	subs	r3, #2
 800a7ce:	2b03      	cmp	r3, #3
 800a7d0:	d82a      	bhi.n	800a828 <ethernet_link_thread+0xc0>
 800a7d2:	a201      	add	r2, pc, #4	; (adr r2, 800a7d8 <ethernet_link_thread+0x70>)
 800a7d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7d8:	0800a7e9 	.word	0x0800a7e9
 800a7dc:	0800a7fb 	.word	0x0800a7fb
 800a7e0:	0800a80b 	.word	0x0800a80b
 800a7e4:	0800a81b 	.word	0x0800a81b
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800a7e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a7ec:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800a7ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a7f2:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800a7f8:	e017      	b.n	800a82a <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800a7fe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a802:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800a804:	2301      	movs	r3, #1
 800a806:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800a808:	e00f      	b.n	800a82a <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800a80a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a80e:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800a810:	2300      	movs	r3, #0
 800a812:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800a814:	2301      	movs	r3, #1
 800a816:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800a818:	e007      	b.n	800a82a <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800a81a:	2300      	movs	r3, #0
 800a81c:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800a81e:	2300      	movs	r3, #0
 800a820:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800a822:	2301      	movs	r3, #1
 800a824:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800a826:	e000      	b.n	800a82a <ethernet_link_thread+0xc2>
    default:
      break;
 800a828:	bf00      	nop
    }

    if(linkchanged)
 800a82a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d018      	beq.n	800a862 <ethernet_link_thread+0xfa>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800a830:	f107 0308 	add.w	r3, r7, #8
 800a834:	4619      	mov	r1, r3
 800a836:	480e      	ldr	r0, [pc, #56]	; (800a870 <ethernet_link_thread+0x108>)
 800a838:	f7f9 ffec 	bl	8004814 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800a83c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a83e:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800a840:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a842:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800a844:	f107 0308 	add.w	r3, r7, #8
 800a848:	4619      	mov	r1, r3
 800a84a:	4809      	ldr	r0, [pc, #36]	; (800a870 <ethernet_link_thread+0x108>)
 800a84c:	f7fa f9b6 	bl	8004bbc <HAL_ETH_SetMACConfig>

      HAL_ETH_Start_IT(&heth);
 800a850:	4807      	ldr	r0, [pc, #28]	; (800a870 <ethernet_link_thread+0x108>)
 800a852:	f7f9 fa3e 	bl	8003cd2 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800a856:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800a858:	f008 f896 	bl	8012988 <netif_set_up>
      netif_set_link_up(netif);
 800a85c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800a85e:	f008 f931 	bl	8012ac4 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800a862:	2064      	movs	r0, #100	; 0x64
 800a864:	f000 f893 	bl	800a98e <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a868:	e78a      	b.n	800a780 <ethernet_link_thread+0x18>
 800a86a:	bf00      	nop
 800a86c:	24005874 	.word	0x24005874
 800a870:	24005894 	.word	0x24005894

0800a874 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a874:	b480      	push	{r7}
 800a876:	b085      	sub	sp, #20
 800a878:	af00      	add	r7, sp, #0
 800a87a:	4603      	mov	r3, r0
 800a87c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a87e:	2300      	movs	r3, #0
 800a880:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a882:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a886:	2b84      	cmp	r3, #132	; 0x84
 800a888:	d005      	beq.n	800a896 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a88a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	4413      	add	r3, r2
 800a892:	3303      	adds	r3, #3
 800a894:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a896:	68fb      	ldr	r3, [r7, #12]
}
 800a898:	4618      	mov	r0, r3
 800a89a:	3714      	adds	r7, #20
 800a89c:	46bd      	mov	sp, r7
 800a89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a2:	4770      	bx	lr

0800a8a4 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b083      	sub	sp, #12
 800a8a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a8aa:	f3ef 8305 	mrs	r3, IPSR
 800a8ae:	607b      	str	r3, [r7, #4]
  return(result);
 800a8b0:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	bf14      	ite	ne
 800a8b6:	2301      	movne	r3, #1
 800a8b8:	2300      	moveq	r3, #0
 800a8ba:	b2db      	uxtb	r3, r3
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	370c      	adds	r7, #12
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr

0800a8c8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a8cc:	f002 f85a 	bl	800c984 <vTaskStartScheduler>
  
  return osOK;
 800a8d0:	2300      	movs	r3, #0
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	bd80      	pop	{r7, pc}

0800a8d6 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800a8d6:	b580      	push	{r7, lr}
 800a8d8:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800a8da:	f7ff ffe3 	bl	800a8a4 <inHandlerMode>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d003      	beq.n	800a8ec <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800a8e4:	f002 f966 	bl	800cbb4 <xTaskGetTickCountFromISR>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	e002      	b.n	800a8f2 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800a8ec:	f002 f952 	bl	800cb94 <xTaskGetTickCount>
 800a8f0:	4603      	mov	r3, r0
  }
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	bd80      	pop	{r7, pc}

0800a8f6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a8f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8f8:	b089      	sub	sp, #36	; 0x24
 800a8fa:	af04      	add	r7, sp, #16
 800a8fc:	6078      	str	r0, [r7, #4]
 800a8fe:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	695b      	ldr	r3, [r3, #20]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d020      	beq.n	800a94a <osThreadCreate+0x54>
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	699b      	ldr	r3, [r3, #24]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d01c      	beq.n	800a94a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	685c      	ldr	r4, [r3, #4]
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681d      	ldr	r5, [r3, #0]
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	691e      	ldr	r6, [r3, #16]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a922:	4618      	mov	r0, r3
 800a924:	f7ff ffa6 	bl	800a874 <makeFreeRtosPriority>
 800a928:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	695b      	ldr	r3, [r3, #20]
 800a92e:	687a      	ldr	r2, [r7, #4]
 800a930:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a932:	9202      	str	r2, [sp, #8]
 800a934:	9301      	str	r3, [sp, #4]
 800a936:	9100      	str	r1, [sp, #0]
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	4632      	mov	r2, r6
 800a93c:	4629      	mov	r1, r5
 800a93e:	4620      	mov	r0, r4
 800a940:	f001 fe5d 	bl	800c5fe <xTaskCreateStatic>
 800a944:	4603      	mov	r3, r0
 800a946:	60fb      	str	r3, [r7, #12]
 800a948:	e01c      	b.n	800a984 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	685c      	ldr	r4, [r3, #4]
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a956:	b29e      	uxth	r6, r3
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a95e:	4618      	mov	r0, r3
 800a960:	f7ff ff88 	bl	800a874 <makeFreeRtosPriority>
 800a964:	4602      	mov	r2, r0
 800a966:	f107 030c 	add.w	r3, r7, #12
 800a96a:	9301      	str	r3, [sp, #4]
 800a96c:	9200      	str	r2, [sp, #0]
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	4632      	mov	r2, r6
 800a972:	4629      	mov	r1, r5
 800a974:	4620      	mov	r0, r4
 800a976:	f001 fe9c 	bl	800c6b2 <xTaskCreate>
 800a97a:	4603      	mov	r3, r0
 800a97c:	2b01      	cmp	r3, #1
 800a97e:	d001      	beq.n	800a984 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a980:	2300      	movs	r3, #0
 800a982:	e000      	b.n	800a986 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a984:	68fb      	ldr	r3, [r7, #12]
}
 800a986:	4618      	mov	r0, r3
 800a988:	3714      	adds	r7, #20
 800a98a:	46bd      	mov	sp, r7
 800a98c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a98e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a98e:	b580      	push	{r7, lr}
 800a990:	b084      	sub	sp, #16
 800a992:	af00      	add	r7, sp, #0
 800a994:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d001      	beq.n	800a9a4 <osDelay+0x16>
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	e000      	b.n	800a9a6 <osDelay+0x18>
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	f001 ffb8 	bl	800c91c <vTaskDelay>
  
  return osOK;
 800a9ac:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3710      	adds	r7, #16
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}

0800a9b6 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800a9b6:	b580      	push	{r7, lr}
 800a9b8:	b082      	sub	sp, #8
 800a9ba:	af00      	add	r7, sp, #0
 800a9bc:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	685b      	ldr	r3, [r3, #4]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d007      	beq.n	800a9d6 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	685b      	ldr	r3, [r3, #4]
 800a9ca:	4619      	mov	r1, r3
 800a9cc:	2001      	movs	r0, #1
 800a9ce:	f001 f85a 	bl	800ba86 <xQueueCreateMutexStatic>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	e003      	b.n	800a9de <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800a9d6:	2001      	movs	r0, #1
 800a9d8:	f001 f83d 	bl	800ba56 <xQueueCreateMutex>
 800a9dc:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800a9de:	4618      	mov	r0, r3
 800a9e0:	3708      	adds	r7, #8
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}
	...

0800a9e8 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b084      	sub	sp, #16
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
 800a9f0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d101      	bne.n	800aa00 <osMutexWait+0x18>
    return osErrorParameter;
 800a9fc:	2380      	movs	r3, #128	; 0x80
 800a9fe:	e03a      	b.n	800aa76 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800aa00:	2300      	movs	r3, #0
 800aa02:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa0a:	d103      	bne.n	800aa14 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800aa0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aa10:	60fb      	str	r3, [r7, #12]
 800aa12:	e009      	b.n	800aa28 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d006      	beq.n	800aa28 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d101      	bne.n	800aa28 <osMutexWait+0x40>
      ticks = 1;
 800aa24:	2301      	movs	r3, #1
 800aa26:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800aa28:	f7ff ff3c 	bl	800a8a4 <inHandlerMode>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d017      	beq.n	800aa62 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800aa32:	f107 0308 	add.w	r3, r7, #8
 800aa36:	461a      	mov	r2, r3
 800aa38:	2100      	movs	r1, #0
 800aa3a:	6878      	ldr	r0, [r7, #4]
 800aa3c:	f001 fc3a 	bl	800c2b4 <xQueueReceiveFromISR>
 800aa40:	4603      	mov	r3, r0
 800aa42:	2b01      	cmp	r3, #1
 800aa44:	d001      	beq.n	800aa4a <osMutexWait+0x62>
      return osErrorOS;
 800aa46:	23ff      	movs	r3, #255	; 0xff
 800aa48:	e015      	b.n	800aa76 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800aa4a:	68bb      	ldr	r3, [r7, #8]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d011      	beq.n	800aa74 <osMutexWait+0x8c>
 800aa50:	4b0b      	ldr	r3, [pc, #44]	; (800aa80 <osMutexWait+0x98>)
 800aa52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa56:	601a      	str	r2, [r3, #0]
 800aa58:	f3bf 8f4f 	dsb	sy
 800aa5c:	f3bf 8f6f 	isb	sy
 800aa60:	e008      	b.n	800aa74 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800aa62:	68f9      	ldr	r1, [r7, #12]
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f001 fb1d 	bl	800c0a4 <xQueueSemaphoreTake>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d001      	beq.n	800aa74 <osMutexWait+0x8c>
    return osErrorOS;
 800aa70:	23ff      	movs	r3, #255	; 0xff
 800aa72:	e000      	b.n	800aa76 <osMutexWait+0x8e>
  }
  
  return osOK;
 800aa74:	2300      	movs	r3, #0
}
 800aa76:	4618      	mov	r0, r3
 800aa78:	3710      	adds	r7, #16
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bd80      	pop	{r7, pc}
 800aa7e:	bf00      	nop
 800aa80:	e000ed04 	.word	0xe000ed04

0800aa84 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b084      	sub	sp, #16
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800aa90:	2300      	movs	r3, #0
 800aa92:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800aa94:	f7ff ff06 	bl	800a8a4 <inHandlerMode>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d016      	beq.n	800aacc <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800aa9e:	f107 0308 	add.w	r3, r7, #8
 800aaa2:	4619      	mov	r1, r3
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	f001 f997 	bl	800bdd8 <xQueueGiveFromISR>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	2b01      	cmp	r3, #1
 800aaae:	d001      	beq.n	800aab4 <osMutexRelease+0x30>
      return osErrorOS;
 800aab0:	23ff      	movs	r3, #255	; 0xff
 800aab2:	e017      	b.n	800aae4 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d013      	beq.n	800aae2 <osMutexRelease+0x5e>
 800aaba:	4b0c      	ldr	r3, [pc, #48]	; (800aaec <osMutexRelease+0x68>)
 800aabc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aac0:	601a      	str	r2, [r3, #0]
 800aac2:	f3bf 8f4f 	dsb	sy
 800aac6:	f3bf 8f6f 	isb	sy
 800aaca:	e00a      	b.n	800aae2 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800aacc:	2300      	movs	r3, #0
 800aace:	2200      	movs	r2, #0
 800aad0:	2100      	movs	r1, #0
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f000 fff2 	bl	800babc <xQueueGenericSend>
 800aad8:	4603      	mov	r3, r0
 800aada:	2b01      	cmp	r3, #1
 800aadc:	d001      	beq.n	800aae2 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800aade:	23ff      	movs	r3, #255	; 0xff
 800aae0:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800aae2:	68fb      	ldr	r3, [r7, #12]
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3710      	adds	r7, #16
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}
 800aaec:	e000ed04 	.word	0xe000ed04

0800aaf0 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b086      	sub	sp, #24
 800aaf4:	af02      	add	r7, sp, #8
 800aaf6:	6078      	str	r0, [r7, #4]
 800aaf8:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	685b      	ldr	r3, [r3, #4]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d010      	beq.n	800ab24 <osSemaphoreCreate+0x34>
    if (count == 1) {
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	2b01      	cmp	r3, #1
 800ab06:	d10b      	bne.n	800ab20 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	685a      	ldr	r2, [r3, #4]
 800ab0c:	2303      	movs	r3, #3
 800ab0e:	9300      	str	r3, [sp, #0]
 800ab10:	4613      	mov	r3, r2
 800ab12:	2200      	movs	r2, #0
 800ab14:	2100      	movs	r1, #0
 800ab16:	2001      	movs	r0, #1
 800ab18:	f000 feb2 	bl	800b880 <xQueueGenericCreateStatic>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	e016      	b.n	800ab4e <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800ab20:	2300      	movs	r3, #0
 800ab22:	e014      	b.n	800ab4e <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	2b01      	cmp	r3, #1
 800ab28:	d110      	bne.n	800ab4c <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 800ab2a:	2203      	movs	r2, #3
 800ab2c:	2100      	movs	r1, #0
 800ab2e:	2001      	movs	r0, #1
 800ab30:	f000 ff19 	bl	800b966 <xQueueGenericCreate>
 800ab34:	60f8      	str	r0, [r7, #12]
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d005      	beq.n	800ab48 <osSemaphoreCreate+0x58>
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	2200      	movs	r2, #0
 800ab40:	2100      	movs	r1, #0
 800ab42:	68f8      	ldr	r0, [r7, #12]
 800ab44:	f000 ffba 	bl	800babc <xQueueGenericSend>
      return sema;
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	e000      	b.n	800ab4e <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800ab4c:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800ab4e:	4618      	mov	r0, r3
 800ab50:	3710      	adds	r7, #16
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}
	...

0800ab58 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b084      	sub	sp, #16
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
 800ab60:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800ab62:	2300      	movs	r3, #0
 800ab64:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d101      	bne.n	800ab70 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800ab6c:	2380      	movs	r3, #128	; 0x80
 800ab6e:	e03a      	b.n	800abe6 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800ab70:	2300      	movs	r3, #0
 800ab72:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab7a:	d103      	bne.n	800ab84 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800ab7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ab80:	60fb      	str	r3, [r7, #12]
 800ab82:	e009      	b.n	800ab98 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d006      	beq.n	800ab98 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d101      	bne.n	800ab98 <osSemaphoreWait+0x40>
      ticks = 1;
 800ab94:	2301      	movs	r3, #1
 800ab96:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800ab98:	f7ff fe84 	bl	800a8a4 <inHandlerMode>
 800ab9c:	4603      	mov	r3, r0
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d017      	beq.n	800abd2 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800aba2:	f107 0308 	add.w	r3, r7, #8
 800aba6:	461a      	mov	r2, r3
 800aba8:	2100      	movs	r1, #0
 800abaa:	6878      	ldr	r0, [r7, #4]
 800abac:	f001 fb82 	bl	800c2b4 <xQueueReceiveFromISR>
 800abb0:	4603      	mov	r3, r0
 800abb2:	2b01      	cmp	r3, #1
 800abb4:	d001      	beq.n	800abba <osSemaphoreWait+0x62>
      return osErrorOS;
 800abb6:	23ff      	movs	r3, #255	; 0xff
 800abb8:	e015      	b.n	800abe6 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d011      	beq.n	800abe4 <osSemaphoreWait+0x8c>
 800abc0:	4b0b      	ldr	r3, [pc, #44]	; (800abf0 <osSemaphoreWait+0x98>)
 800abc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abc6:	601a      	str	r2, [r3, #0]
 800abc8:	f3bf 8f4f 	dsb	sy
 800abcc:	f3bf 8f6f 	isb	sy
 800abd0:	e008      	b.n	800abe4 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800abd2:	68f9      	ldr	r1, [r7, #12]
 800abd4:	6878      	ldr	r0, [r7, #4]
 800abd6:	f001 fa65 	bl	800c0a4 <xQueueSemaphoreTake>
 800abda:	4603      	mov	r3, r0
 800abdc:	2b01      	cmp	r3, #1
 800abde:	d001      	beq.n	800abe4 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800abe0:	23ff      	movs	r3, #255	; 0xff
 800abe2:	e000      	b.n	800abe6 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800abe4:	2300      	movs	r3, #0
}
 800abe6:	4618      	mov	r0, r3
 800abe8:	3710      	adds	r7, #16
 800abea:	46bd      	mov	sp, r7
 800abec:	bd80      	pop	{r7, pc}
 800abee:	bf00      	nop
 800abf0:	e000ed04 	.word	0xe000ed04

0800abf4 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b084      	sub	sp, #16
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800abfc:	2300      	movs	r3, #0
 800abfe:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800ac00:	2300      	movs	r3, #0
 800ac02:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800ac04:	f7ff fe4e 	bl	800a8a4 <inHandlerMode>
 800ac08:	4603      	mov	r3, r0
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d016      	beq.n	800ac3c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800ac0e:	f107 0308 	add.w	r3, r7, #8
 800ac12:	4619      	mov	r1, r3
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f001 f8df 	bl	800bdd8 <xQueueGiveFromISR>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	2b01      	cmp	r3, #1
 800ac1e:	d001      	beq.n	800ac24 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800ac20:	23ff      	movs	r3, #255	; 0xff
 800ac22:	e017      	b.n	800ac54 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ac24:	68bb      	ldr	r3, [r7, #8]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d013      	beq.n	800ac52 <osSemaphoreRelease+0x5e>
 800ac2a:	4b0c      	ldr	r3, [pc, #48]	; (800ac5c <osSemaphoreRelease+0x68>)
 800ac2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac30:	601a      	str	r2, [r3, #0]
 800ac32:	f3bf 8f4f 	dsb	sy
 800ac36:	f3bf 8f6f 	isb	sy
 800ac3a:	e00a      	b.n	800ac52 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	2200      	movs	r2, #0
 800ac40:	2100      	movs	r1, #0
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f000 ff3a 	bl	800babc <xQueueGenericSend>
 800ac48:	4603      	mov	r3, r0
 800ac4a:	2b01      	cmp	r3, #1
 800ac4c:	d001      	beq.n	800ac52 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800ac4e:	23ff      	movs	r3, #255	; 0xff
 800ac50:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800ac52:	68fb      	ldr	r3, [r7, #12]
}
 800ac54:	4618      	mov	r0, r3
 800ac56:	3710      	adds	r7, #16
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	bd80      	pop	{r7, pc}
 800ac5c:	e000ed04 	.word	0xe000ed04

0800ac60 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800ac60:	b590      	push	{r4, r7, lr}
 800ac62:	b085      	sub	sp, #20
 800ac64:	af02      	add	r7, sp, #8
 800ac66:	6078      	str	r0, [r7, #4]
 800ac68:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	689b      	ldr	r3, [r3, #8]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d012      	beq.n	800ac98 <osMessageCreate+0x38>
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	68db      	ldr	r3, [r3, #12]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d00e      	beq.n	800ac98 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6818      	ldr	r0, [r3, #0]
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6859      	ldr	r1, [r3, #4]
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	689a      	ldr	r2, [r3, #8]
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	68dc      	ldr	r4, [r3, #12]
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	9300      	str	r3, [sp, #0]
 800ac8e:	4623      	mov	r3, r4
 800ac90:	f000 fdf6 	bl	800b880 <xQueueGenericCreateStatic>
 800ac94:	4603      	mov	r3, r0
 800ac96:	e008      	b.n	800acaa <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6818      	ldr	r0, [r3, #0]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	685b      	ldr	r3, [r3, #4]
 800aca0:	2200      	movs	r2, #0
 800aca2:	4619      	mov	r1, r3
 800aca4:	f000 fe5f 	bl	800b966 <xQueueGenericCreate>
 800aca8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800acaa:	4618      	mov	r0, r3
 800acac:	370c      	adds	r7, #12
 800acae:	46bd      	mov	sp, r7
 800acb0:	bd90      	pop	{r4, r7, pc}
	...

0800acb4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b086      	sub	sp, #24
 800acb8:	af00      	add	r7, sp, #0
 800acba:	60f8      	str	r0, [r7, #12]
 800acbc:	60b9      	str	r1, [r7, #8]
 800acbe:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800acc0:	2300      	movs	r3, #0
 800acc2:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800acc8:	697b      	ldr	r3, [r7, #20]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d101      	bne.n	800acd2 <osMessagePut+0x1e>
    ticks = 1;
 800acce:	2301      	movs	r3, #1
 800acd0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800acd2:	f7ff fde7 	bl	800a8a4 <inHandlerMode>
 800acd6:	4603      	mov	r3, r0
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d018      	beq.n	800ad0e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800acdc:	f107 0210 	add.w	r2, r7, #16
 800ace0:	f107 0108 	add.w	r1, r7, #8
 800ace4:	2300      	movs	r3, #0
 800ace6:	68f8      	ldr	r0, [r7, #12]
 800ace8:	f000 ffe2 	bl	800bcb0 <xQueueGenericSendFromISR>
 800acec:	4603      	mov	r3, r0
 800acee:	2b01      	cmp	r3, #1
 800acf0:	d001      	beq.n	800acf6 <osMessagePut+0x42>
      return osErrorOS;
 800acf2:	23ff      	movs	r3, #255	; 0xff
 800acf4:	e018      	b.n	800ad28 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d014      	beq.n	800ad26 <osMessagePut+0x72>
 800acfc:	4b0c      	ldr	r3, [pc, #48]	; (800ad30 <osMessagePut+0x7c>)
 800acfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad02:	601a      	str	r2, [r3, #0]
 800ad04:	f3bf 8f4f 	dsb	sy
 800ad08:	f3bf 8f6f 	isb	sy
 800ad0c:	e00b      	b.n	800ad26 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800ad0e:	f107 0108 	add.w	r1, r7, #8
 800ad12:	2300      	movs	r3, #0
 800ad14:	697a      	ldr	r2, [r7, #20]
 800ad16:	68f8      	ldr	r0, [r7, #12]
 800ad18:	f000 fed0 	bl	800babc <xQueueGenericSend>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	2b01      	cmp	r3, #1
 800ad20:	d001      	beq.n	800ad26 <osMessagePut+0x72>
      return osErrorOS;
 800ad22:	23ff      	movs	r3, #255	; 0xff
 800ad24:	e000      	b.n	800ad28 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800ad26:	2300      	movs	r3, #0
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3718      	adds	r7, #24
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}
 800ad30:	e000ed04 	.word	0xe000ed04

0800ad34 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800ad34:	b590      	push	{r4, r7, lr}
 800ad36:	b08b      	sub	sp, #44	; 0x2c
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	60f8      	str	r0, [r7, #12]
 800ad3c:	60b9      	str	r1, [r7, #8]
 800ad3e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800ad44:	2300      	movs	r3, #0
 800ad46:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d10a      	bne.n	800ad64 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800ad4e:	2380      	movs	r3, #128	; 0x80
 800ad50:	617b      	str	r3, [r7, #20]
    return event;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	461c      	mov	r4, r3
 800ad56:	f107 0314 	add.w	r3, r7, #20
 800ad5a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ad5e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ad62:	e054      	b.n	800ae0e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800ad64:	2300      	movs	r3, #0
 800ad66:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800ad68:	2300      	movs	r3, #0
 800ad6a:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ad72:	d103      	bne.n	800ad7c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800ad74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ad78:	627b      	str	r3, [r7, #36]	; 0x24
 800ad7a:	e009      	b.n	800ad90 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d006      	beq.n	800ad90 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800ad86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d101      	bne.n	800ad90 <osMessageGet+0x5c>
      ticks = 1;
 800ad8c:	2301      	movs	r3, #1
 800ad8e:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800ad90:	f7ff fd88 	bl	800a8a4 <inHandlerMode>
 800ad94:	4603      	mov	r3, r0
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d01c      	beq.n	800add4 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800ad9a:	f107 0220 	add.w	r2, r7, #32
 800ad9e:	f107 0314 	add.w	r3, r7, #20
 800ada2:	3304      	adds	r3, #4
 800ada4:	4619      	mov	r1, r3
 800ada6:	68b8      	ldr	r0, [r7, #8]
 800ada8:	f001 fa84 	bl	800c2b4 <xQueueReceiveFromISR>
 800adac:	4603      	mov	r3, r0
 800adae:	2b01      	cmp	r3, #1
 800adb0:	d102      	bne.n	800adb8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800adb2:	2310      	movs	r3, #16
 800adb4:	617b      	str	r3, [r7, #20]
 800adb6:	e001      	b.n	800adbc <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800adb8:	2300      	movs	r3, #0
 800adba:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800adbc:	6a3b      	ldr	r3, [r7, #32]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d01d      	beq.n	800adfe <osMessageGet+0xca>
 800adc2:	4b15      	ldr	r3, [pc, #84]	; (800ae18 <osMessageGet+0xe4>)
 800adc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adc8:	601a      	str	r2, [r3, #0]
 800adca:	f3bf 8f4f 	dsb	sy
 800adce:	f3bf 8f6f 	isb	sy
 800add2:	e014      	b.n	800adfe <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800add4:	f107 0314 	add.w	r3, r7, #20
 800add8:	3304      	adds	r3, #4
 800adda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800addc:	4619      	mov	r1, r3
 800adde:	68b8      	ldr	r0, [r7, #8]
 800ade0:	f001 f884 	bl	800beec <xQueueReceive>
 800ade4:	4603      	mov	r3, r0
 800ade6:	2b01      	cmp	r3, #1
 800ade8:	d102      	bne.n	800adf0 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800adea:	2310      	movs	r3, #16
 800adec:	617b      	str	r3, [r7, #20]
 800adee:	e006      	b.n	800adfe <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800adf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d101      	bne.n	800adfa <osMessageGet+0xc6>
 800adf6:	2300      	movs	r3, #0
 800adf8:	e000      	b.n	800adfc <osMessageGet+0xc8>
 800adfa:	2340      	movs	r3, #64	; 0x40
 800adfc:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	461c      	mov	r4, r3
 800ae02:	f107 0314 	add.w	r3, r7, #20
 800ae06:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ae0a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800ae0e:	68f8      	ldr	r0, [r7, #12]
 800ae10:	372c      	adds	r7, #44	; 0x2c
 800ae12:	46bd      	mov	sp, r7
 800ae14:	bd90      	pop	{r4, r7, pc}
 800ae16:	bf00      	nop
 800ae18:	e000ed04 	.word	0xe000ed04

0800ae1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b08a      	sub	sp, #40	; 0x28
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ae24:	2300      	movs	r3, #0
 800ae26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ae28:	f001 fe0a 	bl	800ca40 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ae2c:	4b57      	ldr	r3, [pc, #348]	; (800af8c <pvPortMalloc+0x170>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d101      	bne.n	800ae38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ae34:	f000 f90c 	bl	800b050 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ae38:	4b55      	ldr	r3, [pc, #340]	; (800af90 <pvPortMalloc+0x174>)
 800ae3a:	681a      	ldr	r2, [r3, #0]
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	4013      	ands	r3, r2
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	f040 808c 	bne.w	800af5e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d01c      	beq.n	800ae86 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800ae4c:	2208      	movs	r2, #8
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	4413      	add	r3, r2
 800ae52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f003 0307 	and.w	r3, r3, #7
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d013      	beq.n	800ae86 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	f023 0307 	bic.w	r3, r3, #7
 800ae64:	3308      	adds	r3, #8
 800ae66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f003 0307 	and.w	r3, r3, #7
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d009      	beq.n	800ae86 <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ae72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae76:	f383 8811 	msr	BASEPRI, r3
 800ae7a:	f3bf 8f6f 	isb	sy
 800ae7e:	f3bf 8f4f 	dsb	sy
 800ae82:	617b      	str	r3, [r7, #20]
 800ae84:	e7fe      	b.n	800ae84 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d068      	beq.n	800af5e <pvPortMalloc+0x142>
 800ae8c:	4b41      	ldr	r3, [pc, #260]	; (800af94 <pvPortMalloc+0x178>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	687a      	ldr	r2, [r7, #4]
 800ae92:	429a      	cmp	r2, r3
 800ae94:	d863      	bhi.n	800af5e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ae96:	4b40      	ldr	r3, [pc, #256]	; (800af98 <pvPortMalloc+0x17c>)
 800ae98:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ae9a:	4b3f      	ldr	r3, [pc, #252]	; (800af98 <pvPortMalloc+0x17c>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aea0:	e004      	b.n	800aeac <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800aea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aea4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800aea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aeac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeae:	685b      	ldr	r3, [r3, #4]
 800aeb0:	687a      	ldr	r2, [r7, #4]
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d903      	bls.n	800aebe <pvPortMalloc+0xa2>
 800aeb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d1f1      	bne.n	800aea2 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aebe:	4b33      	ldr	r3, [pc, #204]	; (800af8c <pvPortMalloc+0x170>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aec4:	429a      	cmp	r2, r3
 800aec6:	d04a      	beq.n	800af5e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800aec8:	6a3b      	ldr	r3, [r7, #32]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	2208      	movs	r2, #8
 800aece:	4413      	add	r3, r2
 800aed0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aed4:	681a      	ldr	r2, [r3, #0]
 800aed6:	6a3b      	ldr	r3, [r7, #32]
 800aed8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aeda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aedc:	685a      	ldr	r2, [r3, #4]
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	1ad2      	subs	r2, r2, r3
 800aee2:	2308      	movs	r3, #8
 800aee4:	005b      	lsls	r3, r3, #1
 800aee6:	429a      	cmp	r2, r3
 800aee8:	d91e      	bls.n	800af28 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800aeea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	4413      	add	r3, r2
 800aef0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aef2:	69bb      	ldr	r3, [r7, #24]
 800aef4:	f003 0307 	and.w	r3, r3, #7
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d009      	beq.n	800af10 <pvPortMalloc+0xf4>
 800aefc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af00:	f383 8811 	msr	BASEPRI, r3
 800af04:	f3bf 8f6f 	isb	sy
 800af08:	f3bf 8f4f 	dsb	sy
 800af0c:	613b      	str	r3, [r7, #16]
 800af0e:	e7fe      	b.n	800af0e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800af10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af12:	685a      	ldr	r2, [r3, #4]
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	1ad2      	subs	r2, r2, r3
 800af18:	69bb      	ldr	r3, [r7, #24]
 800af1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800af1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af1e:	687a      	ldr	r2, [r7, #4]
 800af20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800af22:	69b8      	ldr	r0, [r7, #24]
 800af24:	f000 f8f6 	bl	800b114 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800af28:	4b1a      	ldr	r3, [pc, #104]	; (800af94 <pvPortMalloc+0x178>)
 800af2a:	681a      	ldr	r2, [r3, #0]
 800af2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af2e:	685b      	ldr	r3, [r3, #4]
 800af30:	1ad3      	subs	r3, r2, r3
 800af32:	4a18      	ldr	r2, [pc, #96]	; (800af94 <pvPortMalloc+0x178>)
 800af34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800af36:	4b17      	ldr	r3, [pc, #92]	; (800af94 <pvPortMalloc+0x178>)
 800af38:	681a      	ldr	r2, [r3, #0]
 800af3a:	4b18      	ldr	r3, [pc, #96]	; (800af9c <pvPortMalloc+0x180>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	429a      	cmp	r2, r3
 800af40:	d203      	bcs.n	800af4a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800af42:	4b14      	ldr	r3, [pc, #80]	; (800af94 <pvPortMalloc+0x178>)
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	4a15      	ldr	r2, [pc, #84]	; (800af9c <pvPortMalloc+0x180>)
 800af48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800af4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af4c:	685a      	ldr	r2, [r3, #4]
 800af4e:	4b10      	ldr	r3, [pc, #64]	; (800af90 <pvPortMalloc+0x174>)
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	431a      	orrs	r2, r3
 800af54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800af58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af5a:	2200      	movs	r2, #0
 800af5c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800af5e:	f001 fd7d 	bl	800ca5c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800af62:	69fb      	ldr	r3, [r7, #28]
 800af64:	f003 0307 	and.w	r3, r3, #7
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d009      	beq.n	800af80 <pvPortMalloc+0x164>
 800af6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af70:	f383 8811 	msr	BASEPRI, r3
 800af74:	f3bf 8f6f 	isb	sy
 800af78:	f3bf 8f4f 	dsb	sy
 800af7c:	60fb      	str	r3, [r7, #12]
 800af7e:	e7fe      	b.n	800af7e <pvPortMalloc+0x162>
	return pvReturn;
 800af80:	69fb      	ldr	r3, [r7, #28]
}
 800af82:	4618      	mov	r0, r3
 800af84:	3728      	adds	r7, #40	; 0x28
 800af86:	46bd      	mov	sp, r7
 800af88:	bd80      	pop	{r7, pc}
 800af8a:	bf00      	nop
 800af8c:	24004690 	.word	0x24004690
 800af90:	2400469c 	.word	0x2400469c
 800af94:	24004694 	.word	0x24004694
 800af98:	24004688 	.word	0x24004688
 800af9c:	24004698 	.word	0x24004698

0800afa0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b086      	sub	sp, #24
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d046      	beq.n	800b040 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800afb2:	2308      	movs	r3, #8
 800afb4:	425b      	negs	r3, r3
 800afb6:	697a      	ldr	r2, [r7, #20]
 800afb8:	4413      	add	r3, r2
 800afba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800afc0:	693b      	ldr	r3, [r7, #16]
 800afc2:	685a      	ldr	r2, [r3, #4]
 800afc4:	4b20      	ldr	r3, [pc, #128]	; (800b048 <vPortFree+0xa8>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	4013      	ands	r3, r2
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d109      	bne.n	800afe2 <vPortFree+0x42>
 800afce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afd2:	f383 8811 	msr	BASEPRI, r3
 800afd6:	f3bf 8f6f 	isb	sy
 800afda:	f3bf 8f4f 	dsb	sy
 800afde:	60fb      	str	r3, [r7, #12]
 800afe0:	e7fe      	b.n	800afe0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d009      	beq.n	800affe <vPortFree+0x5e>
 800afea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afee:	f383 8811 	msr	BASEPRI, r3
 800aff2:	f3bf 8f6f 	isb	sy
 800aff6:	f3bf 8f4f 	dsb	sy
 800affa:	60bb      	str	r3, [r7, #8]
 800affc:	e7fe      	b.n	800affc <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800affe:	693b      	ldr	r3, [r7, #16]
 800b000:	685a      	ldr	r2, [r3, #4]
 800b002:	4b11      	ldr	r3, [pc, #68]	; (800b048 <vPortFree+0xa8>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	4013      	ands	r3, r2
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d019      	beq.n	800b040 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d115      	bne.n	800b040 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b014:	693b      	ldr	r3, [r7, #16]
 800b016:	685a      	ldr	r2, [r3, #4]
 800b018:	4b0b      	ldr	r3, [pc, #44]	; (800b048 <vPortFree+0xa8>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	43db      	mvns	r3, r3
 800b01e:	401a      	ands	r2, r3
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b024:	f001 fd0c 	bl	800ca40 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b028:	693b      	ldr	r3, [r7, #16]
 800b02a:	685a      	ldr	r2, [r3, #4]
 800b02c:	4b07      	ldr	r3, [pc, #28]	; (800b04c <vPortFree+0xac>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	4413      	add	r3, r2
 800b032:	4a06      	ldr	r2, [pc, #24]	; (800b04c <vPortFree+0xac>)
 800b034:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b036:	6938      	ldr	r0, [r7, #16]
 800b038:	f000 f86c 	bl	800b114 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b03c:	f001 fd0e 	bl	800ca5c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b040:	bf00      	nop
 800b042:	3718      	adds	r7, #24
 800b044:	46bd      	mov	sp, r7
 800b046:	bd80      	pop	{r7, pc}
 800b048:	2400469c 	.word	0x2400469c
 800b04c:	24004694 	.word	0x24004694

0800b050 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b050:	b480      	push	{r7}
 800b052:	b085      	sub	sp, #20
 800b054:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b056:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b05a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b05c:	4b27      	ldr	r3, [pc, #156]	; (800b0fc <prvHeapInit+0xac>)
 800b05e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	f003 0307 	and.w	r3, r3, #7
 800b066:	2b00      	cmp	r3, #0
 800b068:	d00c      	beq.n	800b084 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	3307      	adds	r3, #7
 800b06e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	f023 0307 	bic.w	r3, r3, #7
 800b076:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b078:	68ba      	ldr	r2, [r7, #8]
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	1ad3      	subs	r3, r2, r3
 800b07e:	4a1f      	ldr	r2, [pc, #124]	; (800b0fc <prvHeapInit+0xac>)
 800b080:	4413      	add	r3, r2
 800b082:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b088:	4a1d      	ldr	r2, [pc, #116]	; (800b100 <prvHeapInit+0xb0>)
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b08e:	4b1c      	ldr	r3, [pc, #112]	; (800b100 <prvHeapInit+0xb0>)
 800b090:	2200      	movs	r2, #0
 800b092:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	68ba      	ldr	r2, [r7, #8]
 800b098:	4413      	add	r3, r2
 800b09a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b09c:	2208      	movs	r2, #8
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	1a9b      	subs	r3, r3, r2
 800b0a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	f023 0307 	bic.w	r3, r3, #7
 800b0aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	4a15      	ldr	r2, [pc, #84]	; (800b104 <prvHeapInit+0xb4>)
 800b0b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b0b2:	4b14      	ldr	r3, [pc, #80]	; (800b104 <prvHeapInit+0xb4>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b0ba:	4b12      	ldr	r3, [pc, #72]	; (800b104 <prvHeapInit+0xb4>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	2200      	movs	r2, #0
 800b0c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	68fa      	ldr	r2, [r7, #12]
 800b0ca:	1ad2      	subs	r2, r2, r3
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b0d0:	4b0c      	ldr	r3, [pc, #48]	; (800b104 <prvHeapInit+0xb4>)
 800b0d2:	681a      	ldr	r2, [r3, #0]
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b0d8:	683b      	ldr	r3, [r7, #0]
 800b0da:	685b      	ldr	r3, [r3, #4]
 800b0dc:	4a0a      	ldr	r2, [pc, #40]	; (800b108 <prvHeapInit+0xb8>)
 800b0de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	685b      	ldr	r3, [r3, #4]
 800b0e4:	4a09      	ldr	r2, [pc, #36]	; (800b10c <prvHeapInit+0xbc>)
 800b0e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b0e8:	4b09      	ldr	r3, [pc, #36]	; (800b110 <prvHeapInit+0xc0>)
 800b0ea:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b0ee:	601a      	str	r2, [r3, #0]
}
 800b0f0:	bf00      	nop
 800b0f2:	3714      	adds	r7, #20
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fa:	4770      	bx	lr
 800b0fc:	24000a88 	.word	0x24000a88
 800b100:	24004688 	.word	0x24004688
 800b104:	24004690 	.word	0x24004690
 800b108:	24004698 	.word	0x24004698
 800b10c:	24004694 	.word	0x24004694
 800b110:	2400469c 	.word	0x2400469c

0800b114 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b114:	b480      	push	{r7}
 800b116:	b085      	sub	sp, #20
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b11c:	4b28      	ldr	r3, [pc, #160]	; (800b1c0 <prvInsertBlockIntoFreeList+0xac>)
 800b11e:	60fb      	str	r3, [r7, #12]
 800b120:	e002      	b.n	800b128 <prvInsertBlockIntoFreeList+0x14>
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	60fb      	str	r3, [r7, #12]
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	687a      	ldr	r2, [r7, #4]
 800b12e:	429a      	cmp	r2, r3
 800b130:	d8f7      	bhi.n	800b122 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	685b      	ldr	r3, [r3, #4]
 800b13a:	68ba      	ldr	r2, [r7, #8]
 800b13c:	4413      	add	r3, r2
 800b13e:	687a      	ldr	r2, [r7, #4]
 800b140:	429a      	cmp	r2, r3
 800b142:	d108      	bne.n	800b156 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	685a      	ldr	r2, [r3, #4]
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	685b      	ldr	r3, [r3, #4]
 800b14c:	441a      	add	r2, r3
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	685b      	ldr	r3, [r3, #4]
 800b15e:	68ba      	ldr	r2, [r7, #8]
 800b160:	441a      	add	r2, r3
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	429a      	cmp	r2, r3
 800b168:	d118      	bne.n	800b19c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	681a      	ldr	r2, [r3, #0]
 800b16e:	4b15      	ldr	r3, [pc, #84]	; (800b1c4 <prvInsertBlockIntoFreeList+0xb0>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	429a      	cmp	r2, r3
 800b174:	d00d      	beq.n	800b192 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	685a      	ldr	r2, [r3, #4]
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	685b      	ldr	r3, [r3, #4]
 800b180:	441a      	add	r2, r3
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	681a      	ldr	r2, [r3, #0]
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	601a      	str	r2, [r3, #0]
 800b190:	e008      	b.n	800b1a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b192:	4b0c      	ldr	r3, [pc, #48]	; (800b1c4 <prvInsertBlockIntoFreeList+0xb0>)
 800b194:	681a      	ldr	r2, [r3, #0]
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	601a      	str	r2, [r3, #0]
 800b19a:	e003      	b.n	800b1a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681a      	ldr	r2, [r3, #0]
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b1a4:	68fa      	ldr	r2, [r7, #12]
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	d002      	beq.n	800b1b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	687a      	ldr	r2, [r7, #4]
 800b1b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b1b2:	bf00      	nop
 800b1b4:	3714      	adds	r7, #20
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1bc:	4770      	bx	lr
 800b1be:	bf00      	nop
 800b1c0:	24004688 	.word	0x24004688
 800b1c4:	24004690 	.word	0x24004690

0800b1c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b083      	sub	sp, #12
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f103 0208 	add.w	r2, r3, #8
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b1e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f103 0208 	add.w	r2, r3, #8
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	f103 0208 	add.w	r2, r3, #8
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b1fc:	bf00      	nop
 800b1fe:	370c      	adds	r7, #12
 800b200:	46bd      	mov	sp, r7
 800b202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b206:	4770      	bx	lr

0800b208 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b208:	b480      	push	{r7}
 800b20a:	b083      	sub	sp, #12
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2200      	movs	r2, #0
 800b214:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b216:	bf00      	nop
 800b218:	370c      	adds	r7, #12
 800b21a:	46bd      	mov	sp, r7
 800b21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b220:	4770      	bx	lr

0800b222 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b222:	b480      	push	{r7}
 800b224:	b085      	sub	sp, #20
 800b226:	af00      	add	r7, sp, #0
 800b228:	6078      	str	r0, [r7, #4]
 800b22a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	685b      	ldr	r3, [r3, #4]
 800b230:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	68fa      	ldr	r2, [r7, #12]
 800b236:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	689a      	ldr	r2, [r3, #8]
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	689b      	ldr	r3, [r3, #8]
 800b244:	683a      	ldr	r2, [r7, #0]
 800b246:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	683a      	ldr	r2, [r7, #0]
 800b24c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	1c5a      	adds	r2, r3, #1
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	601a      	str	r2, [r3, #0]
}
 800b25e:	bf00      	nop
 800b260:	3714      	adds	r7, #20
 800b262:	46bd      	mov	sp, r7
 800b264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b268:	4770      	bx	lr

0800b26a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b26a:	b480      	push	{r7}
 800b26c:	b085      	sub	sp, #20
 800b26e:	af00      	add	r7, sp, #0
 800b270:	6078      	str	r0, [r7, #4]
 800b272:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b27a:	68bb      	ldr	r3, [r7, #8]
 800b27c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b280:	d103      	bne.n	800b28a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	691b      	ldr	r3, [r3, #16]
 800b286:	60fb      	str	r3, [r7, #12]
 800b288:	e00c      	b.n	800b2a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	3308      	adds	r3, #8
 800b28e:	60fb      	str	r3, [r7, #12]
 800b290:	e002      	b.n	800b298 <vListInsert+0x2e>
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	685b      	ldr	r3, [r3, #4]
 800b296:	60fb      	str	r3, [r7, #12]
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	685b      	ldr	r3, [r3, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	68ba      	ldr	r2, [r7, #8]
 800b2a0:	429a      	cmp	r2, r3
 800b2a2:	d2f6      	bcs.n	800b292 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	685a      	ldr	r2, [r3, #4]
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b2ac:	683b      	ldr	r3, [r7, #0]
 800b2ae:	685b      	ldr	r3, [r3, #4]
 800b2b0:	683a      	ldr	r2, [r7, #0]
 800b2b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b2b4:	683b      	ldr	r3, [r7, #0]
 800b2b6:	68fa      	ldr	r2, [r7, #12]
 800b2b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	683a      	ldr	r2, [r7, #0]
 800b2be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	687a      	ldr	r2, [r7, #4]
 800b2c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	1c5a      	adds	r2, r3, #1
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	601a      	str	r2, [r3, #0]
}
 800b2d0:	bf00      	nop
 800b2d2:	3714      	adds	r7, #20
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2da:	4770      	bx	lr

0800b2dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b085      	sub	sp, #20
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	691b      	ldr	r3, [r3, #16]
 800b2e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	685b      	ldr	r3, [r3, #4]
 800b2ee:	687a      	ldr	r2, [r7, #4]
 800b2f0:	6892      	ldr	r2, [r2, #8]
 800b2f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	689b      	ldr	r3, [r3, #8]
 800b2f8:	687a      	ldr	r2, [r7, #4]
 800b2fa:	6852      	ldr	r2, [r2, #4]
 800b2fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	685b      	ldr	r3, [r3, #4]
 800b302:	687a      	ldr	r2, [r7, #4]
 800b304:	429a      	cmp	r2, r3
 800b306:	d103      	bne.n	800b310 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	689a      	ldr	r2, [r3, #8]
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2200      	movs	r2, #0
 800b314:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	1e5a      	subs	r2, r3, #1
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	681b      	ldr	r3, [r3, #0]
}
 800b324:	4618      	mov	r0, r3
 800b326:	3714      	adds	r7, #20
 800b328:	46bd      	mov	sp, r7
 800b32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32e:	4770      	bx	lr

0800b330 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b330:	b480      	push	{r7}
 800b332:	b085      	sub	sp, #20
 800b334:	af00      	add	r7, sp, #0
 800b336:	60f8      	str	r0, [r7, #12]
 800b338:	60b9      	str	r1, [r7, #8]
 800b33a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	3b04      	subs	r3, #4
 800b340:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b348:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	3b04      	subs	r3, #4
 800b34e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	f023 0201 	bic.w	r2, r3, #1
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	3b04      	subs	r3, #4
 800b35e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b360:	4a0c      	ldr	r2, [pc, #48]	; (800b394 <pxPortInitialiseStack+0x64>)
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	3b14      	subs	r3, #20
 800b36a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b36c:	687a      	ldr	r2, [r7, #4]
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	3b04      	subs	r3, #4
 800b376:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	f06f 0202 	mvn.w	r2, #2
 800b37e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	3b20      	subs	r3, #32
 800b384:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b386:	68fb      	ldr	r3, [r7, #12]
}
 800b388:	4618      	mov	r0, r3
 800b38a:	3714      	adds	r7, #20
 800b38c:	46bd      	mov	sp, r7
 800b38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b392:	4770      	bx	lr
 800b394:	0800b399 	.word	0x0800b399

0800b398 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b398:	b480      	push	{r7}
 800b39a:	b085      	sub	sp, #20
 800b39c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b3a2:	4b11      	ldr	r3, [pc, #68]	; (800b3e8 <prvTaskExitError+0x50>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b3aa:	d009      	beq.n	800b3c0 <prvTaskExitError+0x28>
 800b3ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3b0:	f383 8811 	msr	BASEPRI, r3
 800b3b4:	f3bf 8f6f 	isb	sy
 800b3b8:	f3bf 8f4f 	dsb	sy
 800b3bc:	60fb      	str	r3, [r7, #12]
 800b3be:	e7fe      	b.n	800b3be <prvTaskExitError+0x26>
 800b3c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3c4:	f383 8811 	msr	BASEPRI, r3
 800b3c8:	f3bf 8f6f 	isb	sy
 800b3cc:	f3bf 8f4f 	dsb	sy
 800b3d0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b3d2:	bf00      	nop
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d0fc      	beq.n	800b3d4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b3da:	bf00      	nop
 800b3dc:	3714      	adds	r7, #20
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e4:	4770      	bx	lr
 800b3e6:	bf00      	nop
 800b3e8:	24000024 	.word	0x24000024
 800b3ec:	00000000 	.word	0x00000000

0800b3f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b3f0:	4b07      	ldr	r3, [pc, #28]	; (800b410 <pxCurrentTCBConst2>)
 800b3f2:	6819      	ldr	r1, [r3, #0]
 800b3f4:	6808      	ldr	r0, [r1, #0]
 800b3f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3fa:	f380 8809 	msr	PSP, r0
 800b3fe:	f3bf 8f6f 	isb	sy
 800b402:	f04f 0000 	mov.w	r0, #0
 800b406:	f380 8811 	msr	BASEPRI, r0
 800b40a:	4770      	bx	lr
 800b40c:	f3af 8000 	nop.w

0800b410 <pxCurrentTCBConst2>:
 800b410:	240046a8 	.word	0x240046a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b414:	bf00      	nop
 800b416:	bf00      	nop

0800b418 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b418:	4808      	ldr	r0, [pc, #32]	; (800b43c <prvPortStartFirstTask+0x24>)
 800b41a:	6800      	ldr	r0, [r0, #0]
 800b41c:	6800      	ldr	r0, [r0, #0]
 800b41e:	f380 8808 	msr	MSP, r0
 800b422:	f04f 0000 	mov.w	r0, #0
 800b426:	f380 8814 	msr	CONTROL, r0
 800b42a:	b662      	cpsie	i
 800b42c:	b661      	cpsie	f
 800b42e:	f3bf 8f4f 	dsb	sy
 800b432:	f3bf 8f6f 	isb	sy
 800b436:	df00      	svc	0
 800b438:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b43a:	bf00      	nop
 800b43c:	e000ed08 	.word	0xe000ed08

0800b440 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b086      	sub	sp, #24
 800b444:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b446:	4b44      	ldr	r3, [pc, #272]	; (800b558 <xPortStartScheduler+0x118>)
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	4a44      	ldr	r2, [pc, #272]	; (800b55c <xPortStartScheduler+0x11c>)
 800b44c:	4293      	cmp	r3, r2
 800b44e:	d109      	bne.n	800b464 <xPortStartScheduler+0x24>
 800b450:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b454:	f383 8811 	msr	BASEPRI, r3
 800b458:	f3bf 8f6f 	isb	sy
 800b45c:	f3bf 8f4f 	dsb	sy
 800b460:	613b      	str	r3, [r7, #16]
 800b462:	e7fe      	b.n	800b462 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b464:	4b3c      	ldr	r3, [pc, #240]	; (800b558 <xPortStartScheduler+0x118>)
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	4a3d      	ldr	r2, [pc, #244]	; (800b560 <xPortStartScheduler+0x120>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d109      	bne.n	800b482 <xPortStartScheduler+0x42>
 800b46e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b472:	f383 8811 	msr	BASEPRI, r3
 800b476:	f3bf 8f6f 	isb	sy
 800b47a:	f3bf 8f4f 	dsb	sy
 800b47e:	60fb      	str	r3, [r7, #12]
 800b480:	e7fe      	b.n	800b480 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b482:	4b38      	ldr	r3, [pc, #224]	; (800b564 <xPortStartScheduler+0x124>)
 800b484:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b486:	697b      	ldr	r3, [r7, #20]
 800b488:	781b      	ldrb	r3, [r3, #0]
 800b48a:	b2db      	uxtb	r3, r3
 800b48c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b48e:	697b      	ldr	r3, [r7, #20]
 800b490:	22ff      	movs	r2, #255	; 0xff
 800b492:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	781b      	ldrb	r3, [r3, #0]
 800b498:	b2db      	uxtb	r3, r3
 800b49a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b49c:	78fb      	ldrb	r3, [r7, #3]
 800b49e:	b2db      	uxtb	r3, r3
 800b4a0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b4a4:	b2da      	uxtb	r2, r3
 800b4a6:	4b30      	ldr	r3, [pc, #192]	; (800b568 <xPortStartScheduler+0x128>)
 800b4a8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b4aa:	4b30      	ldr	r3, [pc, #192]	; (800b56c <xPortStartScheduler+0x12c>)
 800b4ac:	2207      	movs	r2, #7
 800b4ae:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b4b0:	e009      	b.n	800b4c6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800b4b2:	4b2e      	ldr	r3, [pc, #184]	; (800b56c <xPortStartScheduler+0x12c>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	3b01      	subs	r3, #1
 800b4b8:	4a2c      	ldr	r2, [pc, #176]	; (800b56c <xPortStartScheduler+0x12c>)
 800b4ba:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b4bc:	78fb      	ldrb	r3, [r7, #3]
 800b4be:	b2db      	uxtb	r3, r3
 800b4c0:	005b      	lsls	r3, r3, #1
 800b4c2:	b2db      	uxtb	r3, r3
 800b4c4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b4c6:	78fb      	ldrb	r3, [r7, #3]
 800b4c8:	b2db      	uxtb	r3, r3
 800b4ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b4ce:	2b80      	cmp	r3, #128	; 0x80
 800b4d0:	d0ef      	beq.n	800b4b2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b4d2:	4b26      	ldr	r3, [pc, #152]	; (800b56c <xPortStartScheduler+0x12c>)
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	f1c3 0307 	rsb	r3, r3, #7
 800b4da:	2b04      	cmp	r3, #4
 800b4dc:	d009      	beq.n	800b4f2 <xPortStartScheduler+0xb2>
 800b4de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e2:	f383 8811 	msr	BASEPRI, r3
 800b4e6:	f3bf 8f6f 	isb	sy
 800b4ea:	f3bf 8f4f 	dsb	sy
 800b4ee:	60bb      	str	r3, [r7, #8]
 800b4f0:	e7fe      	b.n	800b4f0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b4f2:	4b1e      	ldr	r3, [pc, #120]	; (800b56c <xPortStartScheduler+0x12c>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	021b      	lsls	r3, r3, #8
 800b4f8:	4a1c      	ldr	r2, [pc, #112]	; (800b56c <xPortStartScheduler+0x12c>)
 800b4fa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b4fc:	4b1b      	ldr	r3, [pc, #108]	; (800b56c <xPortStartScheduler+0x12c>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b504:	4a19      	ldr	r2, [pc, #100]	; (800b56c <xPortStartScheduler+0x12c>)
 800b506:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	b2da      	uxtb	r2, r3
 800b50c:	697b      	ldr	r3, [r7, #20]
 800b50e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b510:	4b17      	ldr	r3, [pc, #92]	; (800b570 <xPortStartScheduler+0x130>)
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	4a16      	ldr	r2, [pc, #88]	; (800b570 <xPortStartScheduler+0x130>)
 800b516:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b51a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b51c:	4b14      	ldr	r3, [pc, #80]	; (800b570 <xPortStartScheduler+0x130>)
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	4a13      	ldr	r2, [pc, #76]	; (800b570 <xPortStartScheduler+0x130>)
 800b522:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b526:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b528:	f000 f8d6 	bl	800b6d8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b52c:	4b11      	ldr	r3, [pc, #68]	; (800b574 <xPortStartScheduler+0x134>)
 800b52e:	2200      	movs	r2, #0
 800b530:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b532:	f000 f8f5 	bl	800b720 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b536:	4b10      	ldr	r3, [pc, #64]	; (800b578 <xPortStartScheduler+0x138>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	4a0f      	ldr	r2, [pc, #60]	; (800b578 <xPortStartScheduler+0x138>)
 800b53c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b540:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b542:	f7ff ff69 	bl	800b418 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b546:	f001 fbff 	bl	800cd48 <vTaskSwitchContext>
	prvTaskExitError();
 800b54a:	f7ff ff25 	bl	800b398 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b54e:	2300      	movs	r3, #0
}
 800b550:	4618      	mov	r0, r3
 800b552:	3718      	adds	r7, #24
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}
 800b558:	e000ed00 	.word	0xe000ed00
 800b55c:	410fc271 	.word	0x410fc271
 800b560:	410fc270 	.word	0x410fc270
 800b564:	e000e400 	.word	0xe000e400
 800b568:	240046a0 	.word	0x240046a0
 800b56c:	240046a4 	.word	0x240046a4
 800b570:	e000ed20 	.word	0xe000ed20
 800b574:	24000024 	.word	0x24000024
 800b578:	e000ef34 	.word	0xe000ef34

0800b57c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b57c:	b480      	push	{r7}
 800b57e:	b083      	sub	sp, #12
 800b580:	af00      	add	r7, sp, #0
 800b582:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b586:	f383 8811 	msr	BASEPRI, r3
 800b58a:	f3bf 8f6f 	isb	sy
 800b58e:	f3bf 8f4f 	dsb	sy
 800b592:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b594:	4b0e      	ldr	r3, [pc, #56]	; (800b5d0 <vPortEnterCritical+0x54>)
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	3301      	adds	r3, #1
 800b59a:	4a0d      	ldr	r2, [pc, #52]	; (800b5d0 <vPortEnterCritical+0x54>)
 800b59c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b59e:	4b0c      	ldr	r3, [pc, #48]	; (800b5d0 <vPortEnterCritical+0x54>)
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	2b01      	cmp	r3, #1
 800b5a4:	d10e      	bne.n	800b5c4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b5a6:	4b0b      	ldr	r3, [pc, #44]	; (800b5d4 <vPortEnterCritical+0x58>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	b2db      	uxtb	r3, r3
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d009      	beq.n	800b5c4 <vPortEnterCritical+0x48>
 800b5b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5b4:	f383 8811 	msr	BASEPRI, r3
 800b5b8:	f3bf 8f6f 	isb	sy
 800b5bc:	f3bf 8f4f 	dsb	sy
 800b5c0:	603b      	str	r3, [r7, #0]
 800b5c2:	e7fe      	b.n	800b5c2 <vPortEnterCritical+0x46>
	}
}
 800b5c4:	bf00      	nop
 800b5c6:	370c      	adds	r7, #12
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr
 800b5d0:	24000024 	.word	0x24000024
 800b5d4:	e000ed04 	.word	0xe000ed04

0800b5d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b5d8:	b480      	push	{r7}
 800b5da:	b083      	sub	sp, #12
 800b5dc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b5de:	4b11      	ldr	r3, [pc, #68]	; (800b624 <vPortExitCritical+0x4c>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d109      	bne.n	800b5fa <vPortExitCritical+0x22>
 800b5e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ea:	f383 8811 	msr	BASEPRI, r3
 800b5ee:	f3bf 8f6f 	isb	sy
 800b5f2:	f3bf 8f4f 	dsb	sy
 800b5f6:	607b      	str	r3, [r7, #4]
 800b5f8:	e7fe      	b.n	800b5f8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800b5fa:	4b0a      	ldr	r3, [pc, #40]	; (800b624 <vPortExitCritical+0x4c>)
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	3b01      	subs	r3, #1
 800b600:	4a08      	ldr	r2, [pc, #32]	; (800b624 <vPortExitCritical+0x4c>)
 800b602:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b604:	4b07      	ldr	r3, [pc, #28]	; (800b624 <vPortExitCritical+0x4c>)
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d104      	bne.n	800b616 <vPortExitCritical+0x3e>
 800b60c:	2300      	movs	r3, #0
 800b60e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800b616:	bf00      	nop
 800b618:	370c      	adds	r7, #12
 800b61a:	46bd      	mov	sp, r7
 800b61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b620:	4770      	bx	lr
 800b622:	bf00      	nop
 800b624:	24000024 	.word	0x24000024
	...

0800b630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b630:	f3ef 8009 	mrs	r0, PSP
 800b634:	f3bf 8f6f 	isb	sy
 800b638:	4b15      	ldr	r3, [pc, #84]	; (800b690 <pxCurrentTCBConst>)
 800b63a:	681a      	ldr	r2, [r3, #0]
 800b63c:	f01e 0f10 	tst.w	lr, #16
 800b640:	bf08      	it	eq
 800b642:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b646:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b64a:	6010      	str	r0, [r2, #0]
 800b64c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b650:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b654:	f380 8811 	msr	BASEPRI, r0
 800b658:	f3bf 8f4f 	dsb	sy
 800b65c:	f3bf 8f6f 	isb	sy
 800b660:	f001 fb72 	bl	800cd48 <vTaskSwitchContext>
 800b664:	f04f 0000 	mov.w	r0, #0
 800b668:	f380 8811 	msr	BASEPRI, r0
 800b66c:	bc09      	pop	{r0, r3}
 800b66e:	6819      	ldr	r1, [r3, #0]
 800b670:	6808      	ldr	r0, [r1, #0]
 800b672:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b676:	f01e 0f10 	tst.w	lr, #16
 800b67a:	bf08      	it	eq
 800b67c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b680:	f380 8809 	msr	PSP, r0
 800b684:	f3bf 8f6f 	isb	sy
 800b688:	4770      	bx	lr
 800b68a:	bf00      	nop
 800b68c:	f3af 8000 	nop.w

0800b690 <pxCurrentTCBConst>:
 800b690:	240046a8 	.word	0x240046a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b694:	bf00      	nop
 800b696:	bf00      	nop

0800b698 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b082      	sub	sp, #8
 800b69c:	af00      	add	r7, sp, #0
	__asm volatile
 800b69e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6a2:	f383 8811 	msr	BASEPRI, r3
 800b6a6:	f3bf 8f6f 	isb	sy
 800b6aa:	f3bf 8f4f 	dsb	sy
 800b6ae:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b6b0:	f001 fa92 	bl	800cbd8 <xTaskIncrementTick>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d003      	beq.n	800b6c2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b6ba:	4b06      	ldr	r3, [pc, #24]	; (800b6d4 <SysTick_Handler+0x3c>)
 800b6bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6c0:	601a      	str	r2, [r3, #0]
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b6c6:	683b      	ldr	r3, [r7, #0]
 800b6c8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800b6cc:	bf00      	nop
 800b6ce:	3708      	adds	r7, #8
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}
 800b6d4:	e000ed04 	.word	0xe000ed04

0800b6d8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b6d8:	b480      	push	{r7}
 800b6da:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b6dc:	4b0b      	ldr	r3, [pc, #44]	; (800b70c <vPortSetupTimerInterrupt+0x34>)
 800b6de:	2200      	movs	r2, #0
 800b6e0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b6e2:	4b0b      	ldr	r3, [pc, #44]	; (800b710 <vPortSetupTimerInterrupt+0x38>)
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b6e8:	4b0a      	ldr	r3, [pc, #40]	; (800b714 <vPortSetupTimerInterrupt+0x3c>)
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	4a0a      	ldr	r2, [pc, #40]	; (800b718 <vPortSetupTimerInterrupt+0x40>)
 800b6ee:	fba2 2303 	umull	r2, r3, r2, r3
 800b6f2:	099b      	lsrs	r3, r3, #6
 800b6f4:	4a09      	ldr	r2, [pc, #36]	; (800b71c <vPortSetupTimerInterrupt+0x44>)
 800b6f6:	3b01      	subs	r3, #1
 800b6f8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b6fa:	4b04      	ldr	r3, [pc, #16]	; (800b70c <vPortSetupTimerInterrupt+0x34>)
 800b6fc:	2207      	movs	r2, #7
 800b6fe:	601a      	str	r2, [r3, #0]
}
 800b700:	bf00      	nop
 800b702:	46bd      	mov	sp, r7
 800b704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b708:	4770      	bx	lr
 800b70a:	bf00      	nop
 800b70c:	e000e010 	.word	0xe000e010
 800b710:	e000e018 	.word	0xe000e018
 800b714:	24000000 	.word	0x24000000
 800b718:	10624dd3 	.word	0x10624dd3
 800b71c:	e000e014 	.word	0xe000e014

0800b720 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b720:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b730 <vPortEnableVFP+0x10>
 800b724:	6801      	ldr	r1, [r0, #0]
 800b726:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b72a:	6001      	str	r1, [r0, #0]
 800b72c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b72e:	bf00      	nop
 800b730:	e000ed88 	.word	0xe000ed88

0800b734 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b734:	b480      	push	{r7}
 800b736:	b085      	sub	sp, #20
 800b738:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b73a:	f3ef 8305 	mrs	r3, IPSR
 800b73e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	2b0f      	cmp	r3, #15
 800b744:	d913      	bls.n	800b76e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b746:	4a16      	ldr	r2, [pc, #88]	; (800b7a0 <vPortValidateInterruptPriority+0x6c>)
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	4413      	add	r3, r2
 800b74c:	781b      	ldrb	r3, [r3, #0]
 800b74e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b750:	4b14      	ldr	r3, [pc, #80]	; (800b7a4 <vPortValidateInterruptPriority+0x70>)
 800b752:	781b      	ldrb	r3, [r3, #0]
 800b754:	7afa      	ldrb	r2, [r7, #11]
 800b756:	429a      	cmp	r2, r3
 800b758:	d209      	bcs.n	800b76e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800b75a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b75e:	f383 8811 	msr	BASEPRI, r3
 800b762:	f3bf 8f6f 	isb	sy
 800b766:	f3bf 8f4f 	dsb	sy
 800b76a:	607b      	str	r3, [r7, #4]
 800b76c:	e7fe      	b.n	800b76c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b76e:	4b0e      	ldr	r3, [pc, #56]	; (800b7a8 <vPortValidateInterruptPriority+0x74>)
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b776:	4b0d      	ldr	r3, [pc, #52]	; (800b7ac <vPortValidateInterruptPriority+0x78>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	429a      	cmp	r2, r3
 800b77c:	d909      	bls.n	800b792 <vPortValidateInterruptPriority+0x5e>
 800b77e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b782:	f383 8811 	msr	BASEPRI, r3
 800b786:	f3bf 8f6f 	isb	sy
 800b78a:	f3bf 8f4f 	dsb	sy
 800b78e:	603b      	str	r3, [r7, #0]
 800b790:	e7fe      	b.n	800b790 <vPortValidateInterruptPriority+0x5c>
	}
 800b792:	bf00      	nop
 800b794:	3714      	adds	r7, #20
 800b796:	46bd      	mov	sp, r7
 800b798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79c:	4770      	bx	lr
 800b79e:	bf00      	nop
 800b7a0:	e000e3f0 	.word	0xe000e3f0
 800b7a4:	240046a0 	.word	0x240046a0
 800b7a8:	e000ed0c 	.word	0xe000ed0c
 800b7ac:	240046a4 	.word	0x240046a4

0800b7b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b084      	sub	sp, #16
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
 800b7b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d109      	bne.n	800b7d8 <xQueueGenericReset+0x28>
 800b7c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c8:	f383 8811 	msr	BASEPRI, r3
 800b7cc:	f3bf 8f6f 	isb	sy
 800b7d0:	f3bf 8f4f 	dsb	sy
 800b7d4:	60bb      	str	r3, [r7, #8]
 800b7d6:	e7fe      	b.n	800b7d6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800b7d8:	f7ff fed0 	bl	800b57c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	681a      	ldr	r2, [r3, #0]
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7e4:	68f9      	ldr	r1, [r7, #12]
 800b7e6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b7e8:	fb01 f303 	mul.w	r3, r1, r3
 800b7ec:	441a      	add	r2, r3
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	681a      	ldr	r2, [r3, #0]
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	681a      	ldr	r2, [r3, #0]
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b808:	3b01      	subs	r3, #1
 800b80a:	68f9      	ldr	r1, [r7, #12]
 800b80c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b80e:	fb01 f303 	mul.w	r3, r1, r3
 800b812:	441a      	add	r2, r3
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	22ff      	movs	r2, #255	; 0xff
 800b81c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	22ff      	movs	r2, #255	; 0xff
 800b824:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d114      	bne.n	800b858 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	691b      	ldr	r3, [r3, #16]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d01a      	beq.n	800b86c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	3310      	adds	r3, #16
 800b83a:	4618      	mov	r0, r3
 800b83c:	f001 fb02 	bl	800ce44 <xTaskRemoveFromEventList>
 800b840:	4603      	mov	r3, r0
 800b842:	2b00      	cmp	r3, #0
 800b844:	d012      	beq.n	800b86c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b846:	4b0d      	ldr	r3, [pc, #52]	; (800b87c <xQueueGenericReset+0xcc>)
 800b848:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b84c:	601a      	str	r2, [r3, #0]
 800b84e:	f3bf 8f4f 	dsb	sy
 800b852:	f3bf 8f6f 	isb	sy
 800b856:	e009      	b.n	800b86c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	3310      	adds	r3, #16
 800b85c:	4618      	mov	r0, r3
 800b85e:	f7ff fcb3 	bl	800b1c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	3324      	adds	r3, #36	; 0x24
 800b866:	4618      	mov	r0, r3
 800b868:	f7ff fcae 	bl	800b1c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b86c:	f7ff feb4 	bl	800b5d8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b870:	2301      	movs	r3, #1
}
 800b872:	4618      	mov	r0, r3
 800b874:	3710      	adds	r7, #16
 800b876:	46bd      	mov	sp, r7
 800b878:	bd80      	pop	{r7, pc}
 800b87a:	bf00      	nop
 800b87c:	e000ed04 	.word	0xe000ed04

0800b880 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b880:	b580      	push	{r7, lr}
 800b882:	b08e      	sub	sp, #56	; 0x38
 800b884:	af02      	add	r7, sp, #8
 800b886:	60f8      	str	r0, [r7, #12]
 800b888:	60b9      	str	r1, [r7, #8]
 800b88a:	607a      	str	r2, [r7, #4]
 800b88c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d109      	bne.n	800b8a8 <xQueueGenericCreateStatic+0x28>
 800b894:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b898:	f383 8811 	msr	BASEPRI, r3
 800b89c:	f3bf 8f6f 	isb	sy
 800b8a0:	f3bf 8f4f 	dsb	sy
 800b8a4:	62bb      	str	r3, [r7, #40]	; 0x28
 800b8a6:	e7fe      	b.n	800b8a6 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d109      	bne.n	800b8c2 <xQueueGenericCreateStatic+0x42>
 800b8ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8b2:	f383 8811 	msr	BASEPRI, r3
 800b8b6:	f3bf 8f6f 	isb	sy
 800b8ba:	f3bf 8f4f 	dsb	sy
 800b8be:	627b      	str	r3, [r7, #36]	; 0x24
 800b8c0:	e7fe      	b.n	800b8c0 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d002      	beq.n	800b8ce <xQueueGenericCreateStatic+0x4e>
 800b8c8:	68bb      	ldr	r3, [r7, #8]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d001      	beq.n	800b8d2 <xQueueGenericCreateStatic+0x52>
 800b8ce:	2301      	movs	r3, #1
 800b8d0:	e000      	b.n	800b8d4 <xQueueGenericCreateStatic+0x54>
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d109      	bne.n	800b8ec <xQueueGenericCreateStatic+0x6c>
 800b8d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8dc:	f383 8811 	msr	BASEPRI, r3
 800b8e0:	f3bf 8f6f 	isb	sy
 800b8e4:	f3bf 8f4f 	dsb	sy
 800b8e8:	623b      	str	r3, [r7, #32]
 800b8ea:	e7fe      	b.n	800b8ea <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d102      	bne.n	800b8f8 <xQueueGenericCreateStatic+0x78>
 800b8f2:	68bb      	ldr	r3, [r7, #8]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d101      	bne.n	800b8fc <xQueueGenericCreateStatic+0x7c>
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	e000      	b.n	800b8fe <xQueueGenericCreateStatic+0x7e>
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d109      	bne.n	800b916 <xQueueGenericCreateStatic+0x96>
 800b902:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b906:	f383 8811 	msr	BASEPRI, r3
 800b90a:	f3bf 8f6f 	isb	sy
 800b90e:	f3bf 8f4f 	dsb	sy
 800b912:	61fb      	str	r3, [r7, #28]
 800b914:	e7fe      	b.n	800b914 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b916:	2348      	movs	r3, #72	; 0x48
 800b918:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b91a:	697b      	ldr	r3, [r7, #20]
 800b91c:	2b48      	cmp	r3, #72	; 0x48
 800b91e:	d009      	beq.n	800b934 <xQueueGenericCreateStatic+0xb4>
 800b920:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b924:	f383 8811 	msr	BASEPRI, r3
 800b928:	f3bf 8f6f 	isb	sy
 800b92c:	f3bf 8f4f 	dsb	sy
 800b930:	61bb      	str	r3, [r7, #24]
 800b932:	e7fe      	b.n	800b932 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b934:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b93a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d00d      	beq.n	800b95c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b942:	2201      	movs	r2, #1
 800b944:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b948:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b94c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b94e:	9300      	str	r3, [sp, #0]
 800b950:	4613      	mov	r3, r2
 800b952:	687a      	ldr	r2, [r7, #4]
 800b954:	68b9      	ldr	r1, [r7, #8]
 800b956:	68f8      	ldr	r0, [r7, #12]
 800b958:	f000 f844 	bl	800b9e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b95c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b95e:	4618      	mov	r0, r3
 800b960:	3730      	adds	r7, #48	; 0x30
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}

0800b966 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b966:	b580      	push	{r7, lr}
 800b968:	b08a      	sub	sp, #40	; 0x28
 800b96a:	af02      	add	r7, sp, #8
 800b96c:	60f8      	str	r0, [r7, #12]
 800b96e:	60b9      	str	r1, [r7, #8]
 800b970:	4613      	mov	r3, r2
 800b972:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d109      	bne.n	800b98e <xQueueGenericCreate+0x28>
 800b97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b97e:	f383 8811 	msr	BASEPRI, r3
 800b982:	f3bf 8f6f 	isb	sy
 800b986:	f3bf 8f4f 	dsb	sy
 800b98a:	613b      	str	r3, [r7, #16]
 800b98c:	e7fe      	b.n	800b98c <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800b98e:	68bb      	ldr	r3, [r7, #8]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d102      	bne.n	800b99a <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800b994:	2300      	movs	r3, #0
 800b996:	61fb      	str	r3, [r7, #28]
 800b998:	e004      	b.n	800b9a4 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	68ba      	ldr	r2, [r7, #8]
 800b99e:	fb02 f303 	mul.w	r3, r2, r3
 800b9a2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b9a4:	69fb      	ldr	r3, [r7, #28]
 800b9a6:	3348      	adds	r3, #72	; 0x48
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	f7ff fa37 	bl	800ae1c <pvPortMalloc>
 800b9ae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b9b0:	69bb      	ldr	r3, [r7, #24]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d011      	beq.n	800b9da <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b9b6:	69bb      	ldr	r3, [r7, #24]
 800b9b8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b9ba:	697b      	ldr	r3, [r7, #20]
 800b9bc:	3348      	adds	r3, #72	; 0x48
 800b9be:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b9c0:	69bb      	ldr	r3, [r7, #24]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b9c8:	79fa      	ldrb	r2, [r7, #7]
 800b9ca:	69bb      	ldr	r3, [r7, #24]
 800b9cc:	9300      	str	r3, [sp, #0]
 800b9ce:	4613      	mov	r3, r2
 800b9d0:	697a      	ldr	r2, [r7, #20]
 800b9d2:	68b9      	ldr	r1, [r7, #8]
 800b9d4:	68f8      	ldr	r0, [r7, #12]
 800b9d6:	f000 f805 	bl	800b9e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b9da:	69bb      	ldr	r3, [r7, #24]
	}
 800b9dc:	4618      	mov	r0, r3
 800b9de:	3720      	adds	r7, #32
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	bd80      	pop	{r7, pc}

0800b9e4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b084      	sub	sp, #16
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	60f8      	str	r0, [r7, #12]
 800b9ec:	60b9      	str	r1, [r7, #8]
 800b9ee:	607a      	str	r2, [r7, #4]
 800b9f0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b9f2:	68bb      	ldr	r3, [r7, #8]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d103      	bne.n	800ba00 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b9f8:	69bb      	ldr	r3, [r7, #24]
 800b9fa:	69ba      	ldr	r2, [r7, #24]
 800b9fc:	601a      	str	r2, [r3, #0]
 800b9fe:	e002      	b.n	800ba06 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ba00:	69bb      	ldr	r3, [r7, #24]
 800ba02:	687a      	ldr	r2, [r7, #4]
 800ba04:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ba06:	69bb      	ldr	r3, [r7, #24]
 800ba08:	68fa      	ldr	r2, [r7, #12]
 800ba0a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ba0c:	69bb      	ldr	r3, [r7, #24]
 800ba0e:	68ba      	ldr	r2, [r7, #8]
 800ba10:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ba12:	2101      	movs	r1, #1
 800ba14:	69b8      	ldr	r0, [r7, #24]
 800ba16:	f7ff fecb 	bl	800b7b0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ba1a:	bf00      	nop
 800ba1c:	3710      	adds	r7, #16
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}

0800ba22 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800ba22:	b580      	push	{r7, lr}
 800ba24:	b082      	sub	sp, #8
 800ba26:	af00      	add	r7, sp, #0
 800ba28:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d00e      	beq.n	800ba4e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2200      	movs	r2, #0
 800ba34:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	2200      	movs	r2, #0
 800ba3a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2200      	movs	r2, #0
 800ba40:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800ba42:	2300      	movs	r3, #0
 800ba44:	2200      	movs	r2, #0
 800ba46:	2100      	movs	r1, #0
 800ba48:	6878      	ldr	r0, [r7, #4]
 800ba4a:	f000 f837 	bl	800babc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800ba4e:	bf00      	nop
 800ba50:	3708      	adds	r7, #8
 800ba52:	46bd      	mov	sp, r7
 800ba54:	bd80      	pop	{r7, pc}

0800ba56 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800ba56:	b580      	push	{r7, lr}
 800ba58:	b086      	sub	sp, #24
 800ba5a:	af00      	add	r7, sp, #0
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ba60:	2301      	movs	r3, #1
 800ba62:	617b      	str	r3, [r7, #20]
 800ba64:	2300      	movs	r3, #0
 800ba66:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800ba68:	79fb      	ldrb	r3, [r7, #7]
 800ba6a:	461a      	mov	r2, r3
 800ba6c:	6939      	ldr	r1, [r7, #16]
 800ba6e:	6978      	ldr	r0, [r7, #20]
 800ba70:	f7ff ff79 	bl	800b966 <xQueueGenericCreate>
 800ba74:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ba76:	68f8      	ldr	r0, [r7, #12]
 800ba78:	f7ff ffd3 	bl	800ba22 <prvInitialiseMutex>

		return xNewQueue;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
	}
 800ba7e:	4618      	mov	r0, r3
 800ba80:	3718      	adds	r7, #24
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}

0800ba86 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800ba86:	b580      	push	{r7, lr}
 800ba88:	b088      	sub	sp, #32
 800ba8a:	af02      	add	r7, sp, #8
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	6039      	str	r1, [r7, #0]
 800ba90:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ba92:	2301      	movs	r3, #1
 800ba94:	617b      	str	r3, [r7, #20]
 800ba96:	2300      	movs	r3, #0
 800ba98:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800ba9a:	79fb      	ldrb	r3, [r7, #7]
 800ba9c:	9300      	str	r3, [sp, #0]
 800ba9e:	683b      	ldr	r3, [r7, #0]
 800baa0:	2200      	movs	r2, #0
 800baa2:	6939      	ldr	r1, [r7, #16]
 800baa4:	6978      	ldr	r0, [r7, #20]
 800baa6:	f7ff feeb 	bl	800b880 <xQueueGenericCreateStatic>
 800baaa:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800baac:	68f8      	ldr	r0, [r7, #12]
 800baae:	f7ff ffb8 	bl	800ba22 <prvInitialiseMutex>

		return xNewQueue;
 800bab2:	68fb      	ldr	r3, [r7, #12]
	}
 800bab4:	4618      	mov	r0, r3
 800bab6:	3718      	adds	r7, #24
 800bab8:	46bd      	mov	sp, r7
 800baba:	bd80      	pop	{r7, pc}

0800babc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b08e      	sub	sp, #56	; 0x38
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	60f8      	str	r0, [r7, #12]
 800bac4:	60b9      	str	r1, [r7, #8]
 800bac6:	607a      	str	r2, [r7, #4]
 800bac8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800baca:	2300      	movs	r3, #0
 800bacc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d109      	bne.n	800baec <xQueueGenericSend+0x30>
 800bad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800badc:	f383 8811 	msr	BASEPRI, r3
 800bae0:	f3bf 8f6f 	isb	sy
 800bae4:	f3bf 8f4f 	dsb	sy
 800bae8:	62bb      	str	r3, [r7, #40]	; 0x28
 800baea:	e7fe      	b.n	800baea <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d103      	bne.n	800bafa <xQueueGenericSend+0x3e>
 800baf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d101      	bne.n	800bafe <xQueueGenericSend+0x42>
 800bafa:	2301      	movs	r3, #1
 800bafc:	e000      	b.n	800bb00 <xQueueGenericSend+0x44>
 800bafe:	2300      	movs	r3, #0
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d109      	bne.n	800bb18 <xQueueGenericSend+0x5c>
 800bb04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb08:	f383 8811 	msr	BASEPRI, r3
 800bb0c:	f3bf 8f6f 	isb	sy
 800bb10:	f3bf 8f4f 	dsb	sy
 800bb14:	627b      	str	r3, [r7, #36]	; 0x24
 800bb16:	e7fe      	b.n	800bb16 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	2b02      	cmp	r3, #2
 800bb1c:	d103      	bne.n	800bb26 <xQueueGenericSend+0x6a>
 800bb1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb22:	2b01      	cmp	r3, #1
 800bb24:	d101      	bne.n	800bb2a <xQueueGenericSend+0x6e>
 800bb26:	2301      	movs	r3, #1
 800bb28:	e000      	b.n	800bb2c <xQueueGenericSend+0x70>
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d109      	bne.n	800bb44 <xQueueGenericSend+0x88>
 800bb30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb34:	f383 8811 	msr	BASEPRI, r3
 800bb38:	f3bf 8f6f 	isb	sy
 800bb3c:	f3bf 8f4f 	dsb	sy
 800bb40:	623b      	str	r3, [r7, #32]
 800bb42:	e7fe      	b.n	800bb42 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bb44:	f001 fb34 	bl	800d1b0 <xTaskGetSchedulerState>
 800bb48:	4603      	mov	r3, r0
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d102      	bne.n	800bb54 <xQueueGenericSend+0x98>
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d101      	bne.n	800bb58 <xQueueGenericSend+0x9c>
 800bb54:	2301      	movs	r3, #1
 800bb56:	e000      	b.n	800bb5a <xQueueGenericSend+0x9e>
 800bb58:	2300      	movs	r3, #0
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d109      	bne.n	800bb72 <xQueueGenericSend+0xb6>
 800bb5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb62:	f383 8811 	msr	BASEPRI, r3
 800bb66:	f3bf 8f6f 	isb	sy
 800bb6a:	f3bf 8f4f 	dsb	sy
 800bb6e:	61fb      	str	r3, [r7, #28]
 800bb70:	e7fe      	b.n	800bb70 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bb72:	f7ff fd03 	bl	800b57c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bb76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb7e:	429a      	cmp	r2, r3
 800bb80:	d302      	bcc.n	800bb88 <xQueueGenericSend+0xcc>
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	2b02      	cmp	r3, #2
 800bb86:	d129      	bne.n	800bbdc <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bb88:	683a      	ldr	r2, [r7, #0]
 800bb8a:	68b9      	ldr	r1, [r7, #8]
 800bb8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb8e:	f000 fc26 	bl	800c3de <prvCopyDataToQueue>
 800bb92:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bb94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d010      	beq.n	800bbbe <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bb9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb9e:	3324      	adds	r3, #36	; 0x24
 800bba0:	4618      	mov	r0, r3
 800bba2:	f001 f94f 	bl	800ce44 <xTaskRemoveFromEventList>
 800bba6:	4603      	mov	r3, r0
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d013      	beq.n	800bbd4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bbac:	4b3f      	ldr	r3, [pc, #252]	; (800bcac <xQueueGenericSend+0x1f0>)
 800bbae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbb2:	601a      	str	r2, [r3, #0]
 800bbb4:	f3bf 8f4f 	dsb	sy
 800bbb8:	f3bf 8f6f 	isb	sy
 800bbbc:	e00a      	b.n	800bbd4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bbbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d007      	beq.n	800bbd4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bbc4:	4b39      	ldr	r3, [pc, #228]	; (800bcac <xQueueGenericSend+0x1f0>)
 800bbc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbca:	601a      	str	r2, [r3, #0]
 800bbcc:	f3bf 8f4f 	dsb	sy
 800bbd0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bbd4:	f7ff fd00 	bl	800b5d8 <vPortExitCritical>
				return pdPASS;
 800bbd8:	2301      	movs	r3, #1
 800bbda:	e063      	b.n	800bca4 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d103      	bne.n	800bbea <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bbe2:	f7ff fcf9 	bl	800b5d8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	e05c      	b.n	800bca4 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bbea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d106      	bne.n	800bbfe <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bbf0:	f107 0314 	add.w	r3, r7, #20
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f001 f987 	bl	800cf08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bbfa:	2301      	movs	r3, #1
 800bbfc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bbfe:	f7ff fceb 	bl	800b5d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bc02:	f000 ff1d 	bl	800ca40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bc06:	f7ff fcb9 	bl	800b57c <vPortEnterCritical>
 800bc0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bc10:	b25b      	sxtb	r3, r3
 800bc12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc16:	d103      	bne.n	800bc20 <xQueueGenericSend+0x164>
 800bc18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bc20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bc26:	b25b      	sxtb	r3, r3
 800bc28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc2c:	d103      	bne.n	800bc36 <xQueueGenericSend+0x17a>
 800bc2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc30:	2200      	movs	r2, #0
 800bc32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bc36:	f7ff fccf 	bl	800b5d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bc3a:	1d3a      	adds	r2, r7, #4
 800bc3c:	f107 0314 	add.w	r3, r7, #20
 800bc40:	4611      	mov	r1, r2
 800bc42:	4618      	mov	r0, r3
 800bc44:	f001 f976 	bl	800cf34 <xTaskCheckForTimeOut>
 800bc48:	4603      	mov	r3, r0
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d124      	bne.n	800bc98 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bc4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc50:	f000 fcbd 	bl	800c5ce <prvIsQueueFull>
 800bc54:	4603      	mov	r3, r0
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d018      	beq.n	800bc8c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bc5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc5c:	3310      	adds	r3, #16
 800bc5e:	687a      	ldr	r2, [r7, #4]
 800bc60:	4611      	mov	r1, r2
 800bc62:	4618      	mov	r0, r3
 800bc64:	f001 f8ca 	bl	800cdfc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bc68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc6a:	f000 fc48 	bl	800c4fe <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bc6e:	f000 fef5 	bl	800ca5c <xTaskResumeAll>
 800bc72:	4603      	mov	r3, r0
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	f47f af7c 	bne.w	800bb72 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800bc7a:	4b0c      	ldr	r3, [pc, #48]	; (800bcac <xQueueGenericSend+0x1f0>)
 800bc7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc80:	601a      	str	r2, [r3, #0]
 800bc82:	f3bf 8f4f 	dsb	sy
 800bc86:	f3bf 8f6f 	isb	sy
 800bc8a:	e772      	b.n	800bb72 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bc8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc8e:	f000 fc36 	bl	800c4fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bc92:	f000 fee3 	bl	800ca5c <xTaskResumeAll>
 800bc96:	e76c      	b.n	800bb72 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bc98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc9a:	f000 fc30 	bl	800c4fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bc9e:	f000 fedd 	bl	800ca5c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bca2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bca4:	4618      	mov	r0, r3
 800bca6:	3738      	adds	r7, #56	; 0x38
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	bd80      	pop	{r7, pc}
 800bcac:	e000ed04 	.word	0xe000ed04

0800bcb0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b08e      	sub	sp, #56	; 0x38
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	60f8      	str	r0, [r7, #12]
 800bcb8:	60b9      	str	r1, [r7, #8]
 800bcba:	607a      	str	r2, [r7, #4]
 800bcbc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bcc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d109      	bne.n	800bcdc <xQueueGenericSendFromISR+0x2c>
 800bcc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bccc:	f383 8811 	msr	BASEPRI, r3
 800bcd0:	f3bf 8f6f 	isb	sy
 800bcd4:	f3bf 8f4f 	dsb	sy
 800bcd8:	627b      	str	r3, [r7, #36]	; 0x24
 800bcda:	e7fe      	b.n	800bcda <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bcdc:	68bb      	ldr	r3, [r7, #8]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d103      	bne.n	800bcea <xQueueGenericSendFromISR+0x3a>
 800bce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d101      	bne.n	800bcee <xQueueGenericSendFromISR+0x3e>
 800bcea:	2301      	movs	r3, #1
 800bcec:	e000      	b.n	800bcf0 <xQueueGenericSendFromISR+0x40>
 800bcee:	2300      	movs	r3, #0
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d109      	bne.n	800bd08 <xQueueGenericSendFromISR+0x58>
 800bcf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf8:	f383 8811 	msr	BASEPRI, r3
 800bcfc:	f3bf 8f6f 	isb	sy
 800bd00:	f3bf 8f4f 	dsb	sy
 800bd04:	623b      	str	r3, [r7, #32]
 800bd06:	e7fe      	b.n	800bd06 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bd08:	683b      	ldr	r3, [r7, #0]
 800bd0a:	2b02      	cmp	r3, #2
 800bd0c:	d103      	bne.n	800bd16 <xQueueGenericSendFromISR+0x66>
 800bd0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd12:	2b01      	cmp	r3, #1
 800bd14:	d101      	bne.n	800bd1a <xQueueGenericSendFromISR+0x6a>
 800bd16:	2301      	movs	r3, #1
 800bd18:	e000      	b.n	800bd1c <xQueueGenericSendFromISR+0x6c>
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d109      	bne.n	800bd34 <xQueueGenericSendFromISR+0x84>
 800bd20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd24:	f383 8811 	msr	BASEPRI, r3
 800bd28:	f3bf 8f6f 	isb	sy
 800bd2c:	f3bf 8f4f 	dsb	sy
 800bd30:	61fb      	str	r3, [r7, #28]
 800bd32:	e7fe      	b.n	800bd32 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bd34:	f7ff fcfe 	bl	800b734 <vPortValidateInterruptPriority>
	__asm volatile
 800bd38:	f3ef 8211 	mrs	r2, BASEPRI
 800bd3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd40:	f383 8811 	msr	BASEPRI, r3
 800bd44:	f3bf 8f6f 	isb	sy
 800bd48:	f3bf 8f4f 	dsb	sy
 800bd4c:	61ba      	str	r2, [r7, #24]
 800bd4e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800bd50:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bd52:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bd54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bd58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd5c:	429a      	cmp	r2, r3
 800bd5e:	d302      	bcc.n	800bd66 <xQueueGenericSendFromISR+0xb6>
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	2b02      	cmp	r3, #2
 800bd64:	d12c      	bne.n	800bdc0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bd66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bd70:	683a      	ldr	r2, [r7, #0]
 800bd72:	68b9      	ldr	r1, [r7, #8]
 800bd74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd76:	f000 fb32 	bl	800c3de <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bd7a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800bd7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bd82:	d112      	bne.n	800bdaa <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bd84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d016      	beq.n	800bdba <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bd8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd8e:	3324      	adds	r3, #36	; 0x24
 800bd90:	4618      	mov	r0, r3
 800bd92:	f001 f857 	bl	800ce44 <xTaskRemoveFromEventList>
 800bd96:	4603      	mov	r3, r0
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d00e      	beq.n	800bdba <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d00b      	beq.n	800bdba <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	2201      	movs	r2, #1
 800bda6:	601a      	str	r2, [r3, #0]
 800bda8:	e007      	b.n	800bdba <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bdaa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bdae:	3301      	adds	r3, #1
 800bdb0:	b2db      	uxtb	r3, r3
 800bdb2:	b25a      	sxtb	r2, r3
 800bdb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bdba:	2301      	movs	r3, #1
 800bdbc:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800bdbe:	e001      	b.n	800bdc4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	637b      	str	r3, [r7, #52]	; 0x34
 800bdc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdc6:	613b      	str	r3, [r7, #16]
	__asm volatile
 800bdc8:	693b      	ldr	r3, [r7, #16]
 800bdca:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bdce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	3738      	adds	r7, #56	; 0x38
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bd80      	pop	{r7, pc}

0800bdd8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b08e      	sub	sp, #56	; 0x38
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
 800bde0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800bde6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d109      	bne.n	800be00 <xQueueGiveFromISR+0x28>
	__asm volatile
 800bdec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdf0:	f383 8811 	msr	BASEPRI, r3
 800bdf4:	f3bf 8f6f 	isb	sy
 800bdf8:	f3bf 8f4f 	dsb	sy
 800bdfc:	623b      	str	r3, [r7, #32]
 800bdfe:	e7fe      	b.n	800bdfe <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800be00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be04:	2b00      	cmp	r3, #0
 800be06:	d009      	beq.n	800be1c <xQueueGiveFromISR+0x44>
 800be08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be0c:	f383 8811 	msr	BASEPRI, r3
 800be10:	f3bf 8f6f 	isb	sy
 800be14:	f3bf 8f4f 	dsb	sy
 800be18:	61fb      	str	r3, [r7, #28]
 800be1a:	e7fe      	b.n	800be1a <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800be1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d103      	bne.n	800be2c <xQueueGiveFromISR+0x54>
 800be24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be26:	689b      	ldr	r3, [r3, #8]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d101      	bne.n	800be30 <xQueueGiveFromISR+0x58>
 800be2c:	2301      	movs	r3, #1
 800be2e:	e000      	b.n	800be32 <xQueueGiveFromISR+0x5a>
 800be30:	2300      	movs	r3, #0
 800be32:	2b00      	cmp	r3, #0
 800be34:	d109      	bne.n	800be4a <xQueueGiveFromISR+0x72>
 800be36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be3a:	f383 8811 	msr	BASEPRI, r3
 800be3e:	f3bf 8f6f 	isb	sy
 800be42:	f3bf 8f4f 	dsb	sy
 800be46:	61bb      	str	r3, [r7, #24]
 800be48:	e7fe      	b.n	800be48 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800be4a:	f7ff fc73 	bl	800b734 <vPortValidateInterruptPriority>
	__asm volatile
 800be4e:	f3ef 8211 	mrs	r2, BASEPRI
 800be52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be56:	f383 8811 	msr	BASEPRI, r3
 800be5a:	f3bf 8f6f 	isb	sy
 800be5e:	f3bf 8f4f 	dsb	sy
 800be62:	617a      	str	r2, [r7, #20]
 800be64:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800be66:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800be68:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be6e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800be70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be76:	429a      	cmp	r2, r3
 800be78:	d22b      	bcs.n	800bed2 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800be7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be7c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800be80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800be84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be86:	1c5a      	adds	r2, r3, #1
 800be88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be8a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800be8c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800be90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800be94:	d112      	bne.n	800bebc <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800be96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d016      	beq.n	800becc <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800be9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bea0:	3324      	adds	r3, #36	; 0x24
 800bea2:	4618      	mov	r0, r3
 800bea4:	f000 ffce 	bl	800ce44 <xTaskRemoveFromEventList>
 800bea8:	4603      	mov	r3, r0
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d00e      	beq.n	800becc <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800beae:	683b      	ldr	r3, [r7, #0]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d00b      	beq.n	800becc <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800beb4:	683b      	ldr	r3, [r7, #0]
 800beb6:	2201      	movs	r2, #1
 800beb8:	601a      	str	r2, [r3, #0]
 800beba:	e007      	b.n	800becc <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bebc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bec0:	3301      	adds	r3, #1
 800bec2:	b2db      	uxtb	r3, r3
 800bec4:	b25a      	sxtb	r2, r3
 800bec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bec8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800becc:	2301      	movs	r3, #1
 800bece:	637b      	str	r3, [r7, #52]	; 0x34
 800bed0:	e001      	b.n	800bed6 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bed2:	2300      	movs	r3, #0
 800bed4:	637b      	str	r3, [r7, #52]	; 0x34
 800bed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bed8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bee2:	4618      	mov	r0, r3
 800bee4:	3738      	adds	r7, #56	; 0x38
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}
	...

0800beec <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b08c      	sub	sp, #48	; 0x30
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	60f8      	str	r0, [r7, #12]
 800bef4:	60b9      	str	r1, [r7, #8]
 800bef6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bef8:	2300      	movs	r3, #0
 800befa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bf00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d109      	bne.n	800bf1a <xQueueReceive+0x2e>
	__asm volatile
 800bf06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf0a:	f383 8811 	msr	BASEPRI, r3
 800bf0e:	f3bf 8f6f 	isb	sy
 800bf12:	f3bf 8f4f 	dsb	sy
 800bf16:	623b      	str	r3, [r7, #32]
 800bf18:	e7fe      	b.n	800bf18 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d103      	bne.n	800bf28 <xQueueReceive+0x3c>
 800bf20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d101      	bne.n	800bf2c <xQueueReceive+0x40>
 800bf28:	2301      	movs	r3, #1
 800bf2a:	e000      	b.n	800bf2e <xQueueReceive+0x42>
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d109      	bne.n	800bf46 <xQueueReceive+0x5a>
 800bf32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf36:	f383 8811 	msr	BASEPRI, r3
 800bf3a:	f3bf 8f6f 	isb	sy
 800bf3e:	f3bf 8f4f 	dsb	sy
 800bf42:	61fb      	str	r3, [r7, #28]
 800bf44:	e7fe      	b.n	800bf44 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bf46:	f001 f933 	bl	800d1b0 <xTaskGetSchedulerState>
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d102      	bne.n	800bf56 <xQueueReceive+0x6a>
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d101      	bne.n	800bf5a <xQueueReceive+0x6e>
 800bf56:	2301      	movs	r3, #1
 800bf58:	e000      	b.n	800bf5c <xQueueReceive+0x70>
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d109      	bne.n	800bf74 <xQueueReceive+0x88>
 800bf60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf64:	f383 8811 	msr	BASEPRI, r3
 800bf68:	f3bf 8f6f 	isb	sy
 800bf6c:	f3bf 8f4f 	dsb	sy
 800bf70:	61bb      	str	r3, [r7, #24]
 800bf72:	e7fe      	b.n	800bf72 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bf74:	f7ff fb02 	bl	800b57c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bf78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf7c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bf7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d01f      	beq.n	800bfc4 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bf84:	68b9      	ldr	r1, [r7, #8]
 800bf86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf88:	f000 fa93 	bl	800c4b2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bf8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf8e:	1e5a      	subs	r2, r3, #1
 800bf90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf92:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf96:	691b      	ldr	r3, [r3, #16]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d00f      	beq.n	800bfbc <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bf9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf9e:	3310      	adds	r3, #16
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	f000 ff4f 	bl	800ce44 <xTaskRemoveFromEventList>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d007      	beq.n	800bfbc <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bfac:	4b3c      	ldr	r3, [pc, #240]	; (800c0a0 <xQueueReceive+0x1b4>)
 800bfae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfb2:	601a      	str	r2, [r3, #0]
 800bfb4:	f3bf 8f4f 	dsb	sy
 800bfb8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bfbc:	f7ff fb0c 	bl	800b5d8 <vPortExitCritical>
				return pdPASS;
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	e069      	b.n	800c098 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d103      	bne.n	800bfd2 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bfca:	f7ff fb05 	bl	800b5d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bfce:	2300      	movs	r3, #0
 800bfd0:	e062      	b.n	800c098 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bfd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d106      	bne.n	800bfe6 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bfd8:	f107 0310 	add.w	r3, r7, #16
 800bfdc:	4618      	mov	r0, r3
 800bfde:	f000 ff93 	bl	800cf08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bfe6:	f7ff faf7 	bl	800b5d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bfea:	f000 fd29 	bl	800ca40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bfee:	f7ff fac5 	bl	800b57c <vPortEnterCritical>
 800bff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bff4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bff8:	b25b      	sxtb	r3, r3
 800bffa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bffe:	d103      	bne.n	800c008 <xQueueReceive+0x11c>
 800c000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c002:	2200      	movs	r2, #0
 800c004:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c00a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c00e:	b25b      	sxtb	r3, r3
 800c010:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c014:	d103      	bne.n	800c01e <xQueueReceive+0x132>
 800c016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c018:	2200      	movs	r2, #0
 800c01a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c01e:	f7ff fadb 	bl	800b5d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c022:	1d3a      	adds	r2, r7, #4
 800c024:	f107 0310 	add.w	r3, r7, #16
 800c028:	4611      	mov	r1, r2
 800c02a:	4618      	mov	r0, r3
 800c02c:	f000 ff82 	bl	800cf34 <xTaskCheckForTimeOut>
 800c030:	4603      	mov	r3, r0
 800c032:	2b00      	cmp	r3, #0
 800c034:	d123      	bne.n	800c07e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c036:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c038:	f000 fab3 	bl	800c5a2 <prvIsQueueEmpty>
 800c03c:	4603      	mov	r3, r0
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d017      	beq.n	800c072 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c044:	3324      	adds	r3, #36	; 0x24
 800c046:	687a      	ldr	r2, [r7, #4]
 800c048:	4611      	mov	r1, r2
 800c04a:	4618      	mov	r0, r3
 800c04c:	f000 fed6 	bl	800cdfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c050:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c052:	f000 fa54 	bl	800c4fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c056:	f000 fd01 	bl	800ca5c <xTaskResumeAll>
 800c05a:	4603      	mov	r3, r0
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d189      	bne.n	800bf74 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800c060:	4b0f      	ldr	r3, [pc, #60]	; (800c0a0 <xQueueReceive+0x1b4>)
 800c062:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c066:	601a      	str	r2, [r3, #0]
 800c068:	f3bf 8f4f 	dsb	sy
 800c06c:	f3bf 8f6f 	isb	sy
 800c070:	e780      	b.n	800bf74 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c072:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c074:	f000 fa43 	bl	800c4fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c078:	f000 fcf0 	bl	800ca5c <xTaskResumeAll>
 800c07c:	e77a      	b.n	800bf74 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c07e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c080:	f000 fa3d 	bl	800c4fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c084:	f000 fcea 	bl	800ca5c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c088:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c08a:	f000 fa8a 	bl	800c5a2 <prvIsQueueEmpty>
 800c08e:	4603      	mov	r3, r0
 800c090:	2b00      	cmp	r3, #0
 800c092:	f43f af6f 	beq.w	800bf74 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c096:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c098:	4618      	mov	r0, r3
 800c09a:	3730      	adds	r7, #48	; 0x30
 800c09c:	46bd      	mov	sp, r7
 800c09e:	bd80      	pop	{r7, pc}
 800c0a0:	e000ed04 	.word	0xe000ed04

0800c0a4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b08e      	sub	sp, #56	; 0x38
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
 800c0ac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c0ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d109      	bne.n	800c0d4 <xQueueSemaphoreTake+0x30>
 800c0c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0c4:	f383 8811 	msr	BASEPRI, r3
 800c0c8:	f3bf 8f6f 	isb	sy
 800c0cc:	f3bf 8f4f 	dsb	sy
 800c0d0:	623b      	str	r3, [r7, #32]
 800c0d2:	e7fe      	b.n	800c0d2 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c0d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d009      	beq.n	800c0f0 <xQueueSemaphoreTake+0x4c>
 800c0dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0e0:	f383 8811 	msr	BASEPRI, r3
 800c0e4:	f3bf 8f6f 	isb	sy
 800c0e8:	f3bf 8f4f 	dsb	sy
 800c0ec:	61fb      	str	r3, [r7, #28]
 800c0ee:	e7fe      	b.n	800c0ee <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c0f0:	f001 f85e 	bl	800d1b0 <xTaskGetSchedulerState>
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d102      	bne.n	800c100 <xQueueSemaphoreTake+0x5c>
 800c0fa:	683b      	ldr	r3, [r7, #0]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d101      	bne.n	800c104 <xQueueSemaphoreTake+0x60>
 800c100:	2301      	movs	r3, #1
 800c102:	e000      	b.n	800c106 <xQueueSemaphoreTake+0x62>
 800c104:	2300      	movs	r3, #0
 800c106:	2b00      	cmp	r3, #0
 800c108:	d109      	bne.n	800c11e <xQueueSemaphoreTake+0x7a>
 800c10a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c10e:	f383 8811 	msr	BASEPRI, r3
 800c112:	f3bf 8f6f 	isb	sy
 800c116:	f3bf 8f4f 	dsb	sy
 800c11a:	61bb      	str	r3, [r7, #24]
 800c11c:	e7fe      	b.n	800c11c <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c11e:	f7ff fa2d 	bl	800b57c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c126:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d024      	beq.n	800c178 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c12e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c130:	1e5a      	subs	r2, r3, #1
 800c132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c134:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d104      	bne.n	800c148 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c13e:	f001 f9f1 	bl	800d524 <pvTaskIncrementMutexHeldCount>
 800c142:	4602      	mov	r2, r0
 800c144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c146:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c14a:	691b      	ldr	r3, [r3, #16]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d00f      	beq.n	800c170 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c152:	3310      	adds	r3, #16
 800c154:	4618      	mov	r0, r3
 800c156:	f000 fe75 	bl	800ce44 <xTaskRemoveFromEventList>
 800c15a:	4603      	mov	r3, r0
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d007      	beq.n	800c170 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c160:	4b53      	ldr	r3, [pc, #332]	; (800c2b0 <xQueueSemaphoreTake+0x20c>)
 800c162:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c166:	601a      	str	r2, [r3, #0]
 800c168:	f3bf 8f4f 	dsb	sy
 800c16c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c170:	f7ff fa32 	bl	800b5d8 <vPortExitCritical>
				return pdPASS;
 800c174:	2301      	movs	r3, #1
 800c176:	e096      	b.n	800c2a6 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d110      	bne.n	800c1a0 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c17e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c180:	2b00      	cmp	r3, #0
 800c182:	d009      	beq.n	800c198 <xQueueSemaphoreTake+0xf4>
 800c184:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c188:	f383 8811 	msr	BASEPRI, r3
 800c18c:	f3bf 8f6f 	isb	sy
 800c190:	f3bf 8f4f 	dsb	sy
 800c194:	617b      	str	r3, [r7, #20]
 800c196:	e7fe      	b.n	800c196 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c198:	f7ff fa1e 	bl	800b5d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c19c:	2300      	movs	r3, #0
 800c19e:	e082      	b.n	800c2a6 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c1a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d106      	bne.n	800c1b4 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c1a6:	f107 030c 	add.w	r3, r7, #12
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	f000 feac 	bl	800cf08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c1b0:	2301      	movs	r3, #1
 800c1b2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c1b4:	f7ff fa10 	bl	800b5d8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c1b8:	f000 fc42 	bl	800ca40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c1bc:	f7ff f9de 	bl	800b57c <vPortEnterCritical>
 800c1c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c1c6:	b25b      	sxtb	r3, r3
 800c1c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1cc:	d103      	bne.n	800c1d6 <xQueueSemaphoreTake+0x132>
 800c1ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c1d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c1dc:	b25b      	sxtb	r3, r3
 800c1de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1e2:	d103      	bne.n	800c1ec <xQueueSemaphoreTake+0x148>
 800c1e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c1ec:	f7ff f9f4 	bl	800b5d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c1f0:	463a      	mov	r2, r7
 800c1f2:	f107 030c 	add.w	r3, r7, #12
 800c1f6:	4611      	mov	r1, r2
 800c1f8:	4618      	mov	r0, r3
 800c1fa:	f000 fe9b 	bl	800cf34 <xTaskCheckForTimeOut>
 800c1fe:	4603      	mov	r3, r0
 800c200:	2b00      	cmp	r3, #0
 800c202:	d132      	bne.n	800c26a <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c204:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c206:	f000 f9cc 	bl	800c5a2 <prvIsQueueEmpty>
 800c20a:	4603      	mov	r3, r0
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d026      	beq.n	800c25e <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d109      	bne.n	800c22c <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800c218:	f7ff f9b0 	bl	800b57c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c21c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c21e:	689b      	ldr	r3, [r3, #8]
 800c220:	4618      	mov	r0, r3
 800c222:	f000 ffe3 	bl	800d1ec <xTaskPriorityInherit>
 800c226:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c228:	f7ff f9d6 	bl	800b5d8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c22c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c22e:	3324      	adds	r3, #36	; 0x24
 800c230:	683a      	ldr	r2, [r7, #0]
 800c232:	4611      	mov	r1, r2
 800c234:	4618      	mov	r0, r3
 800c236:	f000 fde1 	bl	800cdfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c23a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c23c:	f000 f95f 	bl	800c4fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c240:	f000 fc0c 	bl	800ca5c <xTaskResumeAll>
 800c244:	4603      	mov	r3, r0
 800c246:	2b00      	cmp	r3, #0
 800c248:	f47f af69 	bne.w	800c11e <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800c24c:	4b18      	ldr	r3, [pc, #96]	; (800c2b0 <xQueueSemaphoreTake+0x20c>)
 800c24e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c252:	601a      	str	r2, [r3, #0]
 800c254:	f3bf 8f4f 	dsb	sy
 800c258:	f3bf 8f6f 	isb	sy
 800c25c:	e75f      	b.n	800c11e <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c25e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c260:	f000 f94d 	bl	800c4fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c264:	f000 fbfa 	bl	800ca5c <xTaskResumeAll>
 800c268:	e759      	b.n	800c11e <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c26a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c26c:	f000 f947 	bl	800c4fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c270:	f000 fbf4 	bl	800ca5c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c274:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c276:	f000 f994 	bl	800c5a2 <prvIsQueueEmpty>
 800c27a:	4603      	mov	r3, r0
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	f43f af4e 	beq.w	800c11e <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c284:	2b00      	cmp	r3, #0
 800c286:	d00d      	beq.n	800c2a4 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800c288:	f7ff f978 	bl	800b57c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c28c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c28e:	f000 f88e 	bl	800c3ae <prvGetDisinheritPriorityAfterTimeout>
 800c292:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c296:	689b      	ldr	r3, [r3, #8]
 800c298:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c29a:	4618      	mov	r0, r3
 800c29c:	f001 f8aa 	bl	800d3f4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c2a0:	f7ff f99a 	bl	800b5d8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c2a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	3738      	adds	r7, #56	; 0x38
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	bd80      	pop	{r7, pc}
 800c2ae:	bf00      	nop
 800c2b0:	e000ed04 	.word	0xe000ed04

0800c2b4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b08e      	sub	sp, #56	; 0x38
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	60f8      	str	r0, [r7, #12]
 800c2bc:	60b9      	str	r1, [r7, #8]
 800c2be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c2c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d109      	bne.n	800c2de <xQueueReceiveFromISR+0x2a>
 800c2ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2ce:	f383 8811 	msr	BASEPRI, r3
 800c2d2:	f3bf 8f6f 	isb	sy
 800c2d6:	f3bf 8f4f 	dsb	sy
 800c2da:	623b      	str	r3, [r7, #32]
 800c2dc:	e7fe      	b.n	800c2dc <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c2de:	68bb      	ldr	r3, [r7, #8]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d103      	bne.n	800c2ec <xQueueReceiveFromISR+0x38>
 800c2e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d101      	bne.n	800c2f0 <xQueueReceiveFromISR+0x3c>
 800c2ec:	2301      	movs	r3, #1
 800c2ee:	e000      	b.n	800c2f2 <xQueueReceiveFromISR+0x3e>
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d109      	bne.n	800c30a <xQueueReceiveFromISR+0x56>
 800c2f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2fa:	f383 8811 	msr	BASEPRI, r3
 800c2fe:	f3bf 8f6f 	isb	sy
 800c302:	f3bf 8f4f 	dsb	sy
 800c306:	61fb      	str	r3, [r7, #28]
 800c308:	e7fe      	b.n	800c308 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c30a:	f7ff fa13 	bl	800b734 <vPortValidateInterruptPriority>
	__asm volatile
 800c30e:	f3ef 8211 	mrs	r2, BASEPRI
 800c312:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c316:	f383 8811 	msr	BASEPRI, r3
 800c31a:	f3bf 8f6f 	isb	sy
 800c31e:	f3bf 8f4f 	dsb	sy
 800c322:	61ba      	str	r2, [r7, #24]
 800c324:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c326:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c328:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c32a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c32c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c32e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c332:	2b00      	cmp	r3, #0
 800c334:	d02f      	beq.n	800c396 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c338:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c33c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c340:	68b9      	ldr	r1, [r7, #8]
 800c342:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c344:	f000 f8b5 	bl	800c4b2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c34a:	1e5a      	subs	r2, r3, #1
 800c34c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c34e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c350:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c354:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c358:	d112      	bne.n	800c380 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c35a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c35c:	691b      	ldr	r3, [r3, #16]
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d016      	beq.n	800c390 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c364:	3310      	adds	r3, #16
 800c366:	4618      	mov	r0, r3
 800c368:	f000 fd6c 	bl	800ce44 <xTaskRemoveFromEventList>
 800c36c:	4603      	mov	r3, r0
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d00e      	beq.n	800c390 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d00b      	beq.n	800c390 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2201      	movs	r2, #1
 800c37c:	601a      	str	r2, [r3, #0]
 800c37e:	e007      	b.n	800c390 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c380:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c384:	3301      	adds	r3, #1
 800c386:	b2db      	uxtb	r3, r3
 800c388:	b25a      	sxtb	r2, r3
 800c38a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c38c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800c390:	2301      	movs	r3, #1
 800c392:	637b      	str	r3, [r7, #52]	; 0x34
 800c394:	e001      	b.n	800c39a <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800c396:	2300      	movs	r3, #0
 800c398:	637b      	str	r3, [r7, #52]	; 0x34
 800c39a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c39c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c39e:	693b      	ldr	r3, [r7, #16]
 800c3a0:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c3a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	3738      	adds	r7, #56	; 0x38
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	bd80      	pop	{r7, pc}

0800c3ae <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c3ae:	b480      	push	{r7}
 800c3b0:	b085      	sub	sp, #20
 800c3b2:	af00      	add	r7, sp, #0
 800c3b4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d006      	beq.n	800c3cc <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f1c3 0307 	rsb	r3, r3, #7
 800c3c8:	60fb      	str	r3, [r7, #12]
 800c3ca:	e001      	b.n	800c3d0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c3d0:	68fb      	ldr	r3, [r7, #12]
	}
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	3714      	adds	r7, #20
 800c3d6:	46bd      	mov	sp, r7
 800c3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3dc:	4770      	bx	lr

0800c3de <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c3de:	b580      	push	{r7, lr}
 800c3e0:	b086      	sub	sp, #24
 800c3e2:	af00      	add	r7, sp, #0
 800c3e4:	60f8      	str	r0, [r7, #12]
 800c3e6:	60b9      	str	r1, [r7, #8]
 800c3e8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3f2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d10d      	bne.n	800c418 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d14d      	bne.n	800c4a0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	689b      	ldr	r3, [r3, #8]
 800c408:	4618      	mov	r0, r3
 800c40a:	f000 ff6f 	bl	800d2ec <xTaskPriorityDisinherit>
 800c40e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	2200      	movs	r2, #0
 800c414:	609a      	str	r2, [r3, #8]
 800c416:	e043      	b.n	800c4a0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d119      	bne.n	800c452 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	6858      	ldr	r0, [r3, #4]
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c426:	461a      	mov	r2, r3
 800c428:	68b9      	ldr	r1, [r7, #8]
 800c42a:	f00d ff36 	bl	801a29a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	685a      	ldr	r2, [r3, #4]
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c436:	441a      	add	r2, r3
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	685a      	ldr	r2, [r3, #4]
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	689b      	ldr	r3, [r3, #8]
 800c444:	429a      	cmp	r2, r3
 800c446:	d32b      	bcc.n	800c4a0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	681a      	ldr	r2, [r3, #0]
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	605a      	str	r2, [r3, #4]
 800c450:	e026      	b.n	800c4a0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	68d8      	ldr	r0, [r3, #12]
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c45a:	461a      	mov	r2, r3
 800c45c:	68b9      	ldr	r1, [r7, #8]
 800c45e:	f00d ff1c 	bl	801a29a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	68da      	ldr	r2, [r3, #12]
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c46a:	425b      	negs	r3, r3
 800c46c:	441a      	add	r2, r3
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	68da      	ldr	r2, [r3, #12]
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	429a      	cmp	r2, r3
 800c47c:	d207      	bcs.n	800c48e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	689a      	ldr	r2, [r3, #8]
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c486:	425b      	negs	r3, r3
 800c488:	441a      	add	r2, r3
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	2b02      	cmp	r3, #2
 800c492:	d105      	bne.n	800c4a0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c494:	693b      	ldr	r3, [r7, #16]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d002      	beq.n	800c4a0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	3b01      	subs	r3, #1
 800c49e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c4a0:	693b      	ldr	r3, [r7, #16]
 800c4a2:	1c5a      	adds	r2, r3, #1
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c4a8:	697b      	ldr	r3, [r7, #20]
}
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	3718      	adds	r7, #24
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bd80      	pop	{r7, pc}

0800c4b2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c4b2:	b580      	push	{r7, lr}
 800c4b4:	b082      	sub	sp, #8
 800c4b6:	af00      	add	r7, sp, #0
 800c4b8:	6078      	str	r0, [r7, #4]
 800c4ba:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d018      	beq.n	800c4f6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	68da      	ldr	r2, [r3, #12]
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4cc:	441a      	add	r2, r3
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	68da      	ldr	r2, [r3, #12]
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	689b      	ldr	r3, [r3, #8]
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	d303      	bcc.n	800c4e6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681a      	ldr	r2, [r3, #0]
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	68d9      	ldr	r1, [r3, #12]
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4ee:	461a      	mov	r2, r3
 800c4f0:	6838      	ldr	r0, [r7, #0]
 800c4f2:	f00d fed2 	bl	801a29a <memcpy>
	}
}
 800c4f6:	bf00      	nop
 800c4f8:	3708      	adds	r7, #8
 800c4fa:	46bd      	mov	sp, r7
 800c4fc:	bd80      	pop	{r7, pc}

0800c4fe <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c4fe:	b580      	push	{r7, lr}
 800c500:	b084      	sub	sp, #16
 800c502:	af00      	add	r7, sp, #0
 800c504:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c506:	f7ff f839 	bl	800b57c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c510:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c512:	e011      	b.n	800c538 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d012      	beq.n	800c542 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	3324      	adds	r3, #36	; 0x24
 800c520:	4618      	mov	r0, r3
 800c522:	f000 fc8f 	bl	800ce44 <xTaskRemoveFromEventList>
 800c526:	4603      	mov	r3, r0
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d001      	beq.n	800c530 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c52c:	f000 fd62 	bl	800cff4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c530:	7bfb      	ldrb	r3, [r7, #15]
 800c532:	3b01      	subs	r3, #1
 800c534:	b2db      	uxtb	r3, r3
 800c536:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c538:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	dce9      	bgt.n	800c514 <prvUnlockQueue+0x16>
 800c540:	e000      	b.n	800c544 <prvUnlockQueue+0x46>
					break;
 800c542:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	22ff      	movs	r2, #255	; 0xff
 800c548:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c54c:	f7ff f844 	bl	800b5d8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c550:	f7ff f814 	bl	800b57c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c55a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c55c:	e011      	b.n	800c582 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	691b      	ldr	r3, [r3, #16]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d012      	beq.n	800c58c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	3310      	adds	r3, #16
 800c56a:	4618      	mov	r0, r3
 800c56c:	f000 fc6a 	bl	800ce44 <xTaskRemoveFromEventList>
 800c570:	4603      	mov	r3, r0
 800c572:	2b00      	cmp	r3, #0
 800c574:	d001      	beq.n	800c57a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c576:	f000 fd3d 	bl	800cff4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c57a:	7bbb      	ldrb	r3, [r7, #14]
 800c57c:	3b01      	subs	r3, #1
 800c57e:	b2db      	uxtb	r3, r3
 800c580:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c582:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c586:	2b00      	cmp	r3, #0
 800c588:	dce9      	bgt.n	800c55e <prvUnlockQueue+0x60>
 800c58a:	e000      	b.n	800c58e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c58c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	22ff      	movs	r2, #255	; 0xff
 800c592:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c596:	f7ff f81f 	bl	800b5d8 <vPortExitCritical>
}
 800c59a:	bf00      	nop
 800c59c:	3710      	adds	r7, #16
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	bd80      	pop	{r7, pc}

0800c5a2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c5a2:	b580      	push	{r7, lr}
 800c5a4:	b084      	sub	sp, #16
 800c5a6:	af00      	add	r7, sp, #0
 800c5a8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c5aa:	f7fe ffe7 	bl	800b57c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d102      	bne.n	800c5bc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	60fb      	str	r3, [r7, #12]
 800c5ba:	e001      	b.n	800c5c0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c5bc:	2300      	movs	r3, #0
 800c5be:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c5c0:	f7ff f80a 	bl	800b5d8 <vPortExitCritical>

	return xReturn;
 800c5c4:	68fb      	ldr	r3, [r7, #12]
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3710      	adds	r7, #16
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}

0800c5ce <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c5ce:	b580      	push	{r7, lr}
 800c5d0:	b084      	sub	sp, #16
 800c5d2:	af00      	add	r7, sp, #0
 800c5d4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c5d6:	f7fe ffd1 	bl	800b57c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5e2:	429a      	cmp	r2, r3
 800c5e4:	d102      	bne.n	800c5ec <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	60fb      	str	r3, [r7, #12]
 800c5ea:	e001      	b.n	800c5f0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c5f0:	f7fe fff2 	bl	800b5d8 <vPortExitCritical>

	return xReturn;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3710      	adds	r7, #16
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}

0800c5fe <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c5fe:	b580      	push	{r7, lr}
 800c600:	b08e      	sub	sp, #56	; 0x38
 800c602:	af04      	add	r7, sp, #16
 800c604:	60f8      	str	r0, [r7, #12]
 800c606:	60b9      	str	r1, [r7, #8]
 800c608:	607a      	str	r2, [r7, #4]
 800c60a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c60c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d109      	bne.n	800c626 <xTaskCreateStatic+0x28>
	__asm volatile
 800c612:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c616:	f383 8811 	msr	BASEPRI, r3
 800c61a:	f3bf 8f6f 	isb	sy
 800c61e:	f3bf 8f4f 	dsb	sy
 800c622:	623b      	str	r3, [r7, #32]
 800c624:	e7fe      	b.n	800c624 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800c626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d109      	bne.n	800c640 <xTaskCreateStatic+0x42>
 800c62c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c630:	f383 8811 	msr	BASEPRI, r3
 800c634:	f3bf 8f6f 	isb	sy
 800c638:	f3bf 8f4f 	dsb	sy
 800c63c:	61fb      	str	r3, [r7, #28]
 800c63e:	e7fe      	b.n	800c63e <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c640:	2354      	movs	r3, #84	; 0x54
 800c642:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c644:	693b      	ldr	r3, [r7, #16]
 800c646:	2b54      	cmp	r3, #84	; 0x54
 800c648:	d009      	beq.n	800c65e <xTaskCreateStatic+0x60>
 800c64a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c64e:	f383 8811 	msr	BASEPRI, r3
 800c652:	f3bf 8f6f 	isb	sy
 800c656:	f3bf 8f4f 	dsb	sy
 800c65a:	61bb      	str	r3, [r7, #24]
 800c65c:	e7fe      	b.n	800c65c <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c65e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c662:	2b00      	cmp	r3, #0
 800c664:	d01e      	beq.n	800c6a4 <xTaskCreateStatic+0xa6>
 800c666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d01b      	beq.n	800c6a4 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c66c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c66e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c672:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c674:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c678:	2202      	movs	r2, #2
 800c67a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c67e:	2300      	movs	r3, #0
 800c680:	9303      	str	r3, [sp, #12]
 800c682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c684:	9302      	str	r3, [sp, #8]
 800c686:	f107 0314 	add.w	r3, r7, #20
 800c68a:	9301      	str	r3, [sp, #4]
 800c68c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c68e:	9300      	str	r3, [sp, #0]
 800c690:	683b      	ldr	r3, [r7, #0]
 800c692:	687a      	ldr	r2, [r7, #4]
 800c694:	68b9      	ldr	r1, [r7, #8]
 800c696:	68f8      	ldr	r0, [r7, #12]
 800c698:	f000 f850 	bl	800c73c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c69c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c69e:	f000 f8d3 	bl	800c848 <prvAddNewTaskToReadyList>
 800c6a2:	e001      	b.n	800c6a8 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c6a8:	697b      	ldr	r3, [r7, #20]
	}
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	3728      	adds	r7, #40	; 0x28
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	bd80      	pop	{r7, pc}

0800c6b2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c6b2:	b580      	push	{r7, lr}
 800c6b4:	b08c      	sub	sp, #48	; 0x30
 800c6b6:	af04      	add	r7, sp, #16
 800c6b8:	60f8      	str	r0, [r7, #12]
 800c6ba:	60b9      	str	r1, [r7, #8]
 800c6bc:	603b      	str	r3, [r7, #0]
 800c6be:	4613      	mov	r3, r2
 800c6c0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c6c2:	88fb      	ldrh	r3, [r7, #6]
 800c6c4:	009b      	lsls	r3, r3, #2
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f7fe fba8 	bl	800ae1c <pvPortMalloc>
 800c6cc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c6ce:	697b      	ldr	r3, [r7, #20]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d00e      	beq.n	800c6f2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c6d4:	2054      	movs	r0, #84	; 0x54
 800c6d6:	f7fe fba1 	bl	800ae1c <pvPortMalloc>
 800c6da:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c6dc:	69fb      	ldr	r3, [r7, #28]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d003      	beq.n	800c6ea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c6e2:	69fb      	ldr	r3, [r7, #28]
 800c6e4:	697a      	ldr	r2, [r7, #20]
 800c6e6:	631a      	str	r2, [r3, #48]	; 0x30
 800c6e8:	e005      	b.n	800c6f6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c6ea:	6978      	ldr	r0, [r7, #20]
 800c6ec:	f7fe fc58 	bl	800afa0 <vPortFree>
 800c6f0:	e001      	b.n	800c6f6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c6f6:	69fb      	ldr	r3, [r7, #28]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d017      	beq.n	800c72c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c6fc:	69fb      	ldr	r3, [r7, #28]
 800c6fe:	2200      	movs	r2, #0
 800c700:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c704:	88fa      	ldrh	r2, [r7, #6]
 800c706:	2300      	movs	r3, #0
 800c708:	9303      	str	r3, [sp, #12]
 800c70a:	69fb      	ldr	r3, [r7, #28]
 800c70c:	9302      	str	r3, [sp, #8]
 800c70e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c710:	9301      	str	r3, [sp, #4]
 800c712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c714:	9300      	str	r3, [sp, #0]
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	68b9      	ldr	r1, [r7, #8]
 800c71a:	68f8      	ldr	r0, [r7, #12]
 800c71c:	f000 f80e 	bl	800c73c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c720:	69f8      	ldr	r0, [r7, #28]
 800c722:	f000 f891 	bl	800c848 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c726:	2301      	movs	r3, #1
 800c728:	61bb      	str	r3, [r7, #24]
 800c72a:	e002      	b.n	800c732 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c72c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c730:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c732:	69bb      	ldr	r3, [r7, #24]
	}
 800c734:	4618      	mov	r0, r3
 800c736:	3720      	adds	r7, #32
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}

0800c73c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b088      	sub	sp, #32
 800c740:	af00      	add	r7, sp, #0
 800c742:	60f8      	str	r0, [r7, #12]
 800c744:	60b9      	str	r1, [r7, #8]
 800c746:	607a      	str	r2, [r7, #4]
 800c748:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c74a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c74c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c74e:	6879      	ldr	r1, [r7, #4]
 800c750:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c754:	440b      	add	r3, r1
 800c756:	009b      	lsls	r3, r3, #2
 800c758:	4413      	add	r3, r2
 800c75a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c75c:	69bb      	ldr	r3, [r7, #24]
 800c75e:	f023 0307 	bic.w	r3, r3, #7
 800c762:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c764:	69bb      	ldr	r3, [r7, #24]
 800c766:	f003 0307 	and.w	r3, r3, #7
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d009      	beq.n	800c782 <prvInitialiseNewTask+0x46>
 800c76e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c772:	f383 8811 	msr	BASEPRI, r3
 800c776:	f3bf 8f6f 	isb	sy
 800c77a:	f3bf 8f4f 	dsb	sy
 800c77e:	617b      	str	r3, [r7, #20]
 800c780:	e7fe      	b.n	800c780 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d01f      	beq.n	800c7c8 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c788:	2300      	movs	r3, #0
 800c78a:	61fb      	str	r3, [r7, #28]
 800c78c:	e012      	b.n	800c7b4 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c78e:	68ba      	ldr	r2, [r7, #8]
 800c790:	69fb      	ldr	r3, [r7, #28]
 800c792:	4413      	add	r3, r2
 800c794:	7819      	ldrb	r1, [r3, #0]
 800c796:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c798:	69fb      	ldr	r3, [r7, #28]
 800c79a:	4413      	add	r3, r2
 800c79c:	3334      	adds	r3, #52	; 0x34
 800c79e:	460a      	mov	r2, r1
 800c7a0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c7a2:	68ba      	ldr	r2, [r7, #8]
 800c7a4:	69fb      	ldr	r3, [r7, #28]
 800c7a6:	4413      	add	r3, r2
 800c7a8:	781b      	ldrb	r3, [r3, #0]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d006      	beq.n	800c7bc <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c7ae:	69fb      	ldr	r3, [r7, #28]
 800c7b0:	3301      	adds	r3, #1
 800c7b2:	61fb      	str	r3, [r7, #28]
 800c7b4:	69fb      	ldr	r3, [r7, #28]
 800c7b6:	2b0f      	cmp	r3, #15
 800c7b8:	d9e9      	bls.n	800c78e <prvInitialiseNewTask+0x52>
 800c7ba:	e000      	b.n	800c7be <prvInitialiseNewTask+0x82>
			{
				break;
 800c7bc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c7be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c7c6:	e003      	b.n	800c7d0 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c7c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c7d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7d2:	2b06      	cmp	r3, #6
 800c7d4:	d901      	bls.n	800c7da <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c7d6:	2306      	movs	r3, #6
 800c7d8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c7da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c7de:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c7e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c7e4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c7e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c7ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ee:	3304      	adds	r3, #4
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f7fe fd09 	bl	800b208 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c7f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7f8:	3318      	adds	r3, #24
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	f7fe fd04 	bl	800b208 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c802:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c804:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c808:	f1c3 0207 	rsb	r2, r3, #7
 800c80c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c80e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c812:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c814:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c818:	2200      	movs	r2, #0
 800c81a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c81c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c81e:	2200      	movs	r2, #0
 800c820:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c824:	683a      	ldr	r2, [r7, #0]
 800c826:	68f9      	ldr	r1, [r7, #12]
 800c828:	69b8      	ldr	r0, [r7, #24]
 800c82a:	f7fe fd81 	bl	800b330 <pxPortInitialiseStack>
 800c82e:	4602      	mov	r2, r0
 800c830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c832:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c836:	2b00      	cmp	r3, #0
 800c838:	d002      	beq.n	800c840 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c83a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c83c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c83e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c840:	bf00      	nop
 800c842:	3720      	adds	r7, #32
 800c844:	46bd      	mov	sp, r7
 800c846:	bd80      	pop	{r7, pc}

0800c848 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	b082      	sub	sp, #8
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c850:	f7fe fe94 	bl	800b57c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c854:	4b2a      	ldr	r3, [pc, #168]	; (800c900 <prvAddNewTaskToReadyList+0xb8>)
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	3301      	adds	r3, #1
 800c85a:	4a29      	ldr	r2, [pc, #164]	; (800c900 <prvAddNewTaskToReadyList+0xb8>)
 800c85c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c85e:	4b29      	ldr	r3, [pc, #164]	; (800c904 <prvAddNewTaskToReadyList+0xbc>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d109      	bne.n	800c87a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c866:	4a27      	ldr	r2, [pc, #156]	; (800c904 <prvAddNewTaskToReadyList+0xbc>)
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c86c:	4b24      	ldr	r3, [pc, #144]	; (800c900 <prvAddNewTaskToReadyList+0xb8>)
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	2b01      	cmp	r3, #1
 800c872:	d110      	bne.n	800c896 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c874:	f000 fbe2 	bl	800d03c <prvInitialiseTaskLists>
 800c878:	e00d      	b.n	800c896 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c87a:	4b23      	ldr	r3, [pc, #140]	; (800c908 <prvAddNewTaskToReadyList+0xc0>)
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d109      	bne.n	800c896 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c882:	4b20      	ldr	r3, [pc, #128]	; (800c904 <prvAddNewTaskToReadyList+0xbc>)
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c88c:	429a      	cmp	r2, r3
 800c88e:	d802      	bhi.n	800c896 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c890:	4a1c      	ldr	r2, [pc, #112]	; (800c904 <prvAddNewTaskToReadyList+0xbc>)
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c896:	4b1d      	ldr	r3, [pc, #116]	; (800c90c <prvAddNewTaskToReadyList+0xc4>)
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	3301      	adds	r3, #1
 800c89c:	4a1b      	ldr	r2, [pc, #108]	; (800c90c <prvAddNewTaskToReadyList+0xc4>)
 800c89e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8a4:	2201      	movs	r2, #1
 800c8a6:	409a      	lsls	r2, r3
 800c8a8:	4b19      	ldr	r3, [pc, #100]	; (800c910 <prvAddNewTaskToReadyList+0xc8>)
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	4313      	orrs	r3, r2
 800c8ae:	4a18      	ldr	r2, [pc, #96]	; (800c910 <prvAddNewTaskToReadyList+0xc8>)
 800c8b0:	6013      	str	r3, [r2, #0]
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8b6:	4613      	mov	r3, r2
 800c8b8:	009b      	lsls	r3, r3, #2
 800c8ba:	4413      	add	r3, r2
 800c8bc:	009b      	lsls	r3, r3, #2
 800c8be:	4a15      	ldr	r2, [pc, #84]	; (800c914 <prvAddNewTaskToReadyList+0xcc>)
 800c8c0:	441a      	add	r2, r3
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	3304      	adds	r3, #4
 800c8c6:	4619      	mov	r1, r3
 800c8c8:	4610      	mov	r0, r2
 800c8ca:	f7fe fcaa 	bl	800b222 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c8ce:	f7fe fe83 	bl	800b5d8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c8d2:	4b0d      	ldr	r3, [pc, #52]	; (800c908 <prvAddNewTaskToReadyList+0xc0>)
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d00e      	beq.n	800c8f8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c8da:	4b0a      	ldr	r3, [pc, #40]	; (800c904 <prvAddNewTaskToReadyList+0xbc>)
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8e4:	429a      	cmp	r2, r3
 800c8e6:	d207      	bcs.n	800c8f8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c8e8:	4b0b      	ldr	r3, [pc, #44]	; (800c918 <prvAddNewTaskToReadyList+0xd0>)
 800c8ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8ee:	601a      	str	r2, [r3, #0]
 800c8f0:	f3bf 8f4f 	dsb	sy
 800c8f4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c8f8:	bf00      	nop
 800c8fa:	3708      	adds	r7, #8
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	bd80      	pop	{r7, pc}
 800c900:	240047a8 	.word	0x240047a8
 800c904:	240046a8 	.word	0x240046a8
 800c908:	240047b4 	.word	0x240047b4
 800c90c:	240047c4 	.word	0x240047c4
 800c910:	240047b0 	.word	0x240047b0
 800c914:	240046ac 	.word	0x240046ac
 800c918:	e000ed04 	.word	0xe000ed04

0800c91c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b084      	sub	sp, #16
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c924:	2300      	movs	r3, #0
 800c926:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d016      	beq.n	800c95c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c92e:	4b13      	ldr	r3, [pc, #76]	; (800c97c <vTaskDelay+0x60>)
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d009      	beq.n	800c94a <vTaskDelay+0x2e>
 800c936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c93a:	f383 8811 	msr	BASEPRI, r3
 800c93e:	f3bf 8f6f 	isb	sy
 800c942:	f3bf 8f4f 	dsb	sy
 800c946:	60bb      	str	r3, [r7, #8]
 800c948:	e7fe      	b.n	800c948 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800c94a:	f000 f879 	bl	800ca40 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c94e:	2100      	movs	r1, #0
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	f000 fdfb 	bl	800d54c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c956:	f000 f881 	bl	800ca5c <xTaskResumeAll>
 800c95a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d107      	bne.n	800c972 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800c962:	4b07      	ldr	r3, [pc, #28]	; (800c980 <vTaskDelay+0x64>)
 800c964:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c968:	601a      	str	r2, [r3, #0]
 800c96a:	f3bf 8f4f 	dsb	sy
 800c96e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c972:	bf00      	nop
 800c974:	3710      	adds	r7, #16
 800c976:	46bd      	mov	sp, r7
 800c978:	bd80      	pop	{r7, pc}
 800c97a:	bf00      	nop
 800c97c:	240047d0 	.word	0x240047d0
 800c980:	e000ed04 	.word	0xe000ed04

0800c984 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b08a      	sub	sp, #40	; 0x28
 800c988:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c98a:	2300      	movs	r3, #0
 800c98c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c98e:	2300      	movs	r3, #0
 800c990:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c992:	463a      	mov	r2, r7
 800c994:	1d39      	adds	r1, r7, #4
 800c996:	f107 0308 	add.w	r3, r7, #8
 800c99a:	4618      	mov	r0, r3
 800c99c:	f7f3 ff12 	bl	80007c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c9a0:	6839      	ldr	r1, [r7, #0]
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	68ba      	ldr	r2, [r7, #8]
 800c9a6:	9202      	str	r2, [sp, #8]
 800c9a8:	9301      	str	r3, [sp, #4]
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	9300      	str	r3, [sp, #0]
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	460a      	mov	r2, r1
 800c9b2:	491d      	ldr	r1, [pc, #116]	; (800ca28 <vTaskStartScheduler+0xa4>)
 800c9b4:	481d      	ldr	r0, [pc, #116]	; (800ca2c <vTaskStartScheduler+0xa8>)
 800c9b6:	f7ff fe22 	bl	800c5fe <xTaskCreateStatic>
 800c9ba:	4602      	mov	r2, r0
 800c9bc:	4b1c      	ldr	r3, [pc, #112]	; (800ca30 <vTaskStartScheduler+0xac>)
 800c9be:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c9c0:	4b1b      	ldr	r3, [pc, #108]	; (800ca30 <vTaskStartScheduler+0xac>)
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d002      	beq.n	800c9ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c9c8:	2301      	movs	r3, #1
 800c9ca:	617b      	str	r3, [r7, #20]
 800c9cc:	e001      	b.n	800c9d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	2b01      	cmp	r3, #1
 800c9d6:	d115      	bne.n	800ca04 <vTaskStartScheduler+0x80>
 800c9d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9dc:	f383 8811 	msr	BASEPRI, r3
 800c9e0:	f3bf 8f6f 	isb	sy
 800c9e4:	f3bf 8f4f 	dsb	sy
 800c9e8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c9ea:	4b12      	ldr	r3, [pc, #72]	; (800ca34 <vTaskStartScheduler+0xb0>)
 800c9ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c9f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c9f2:	4b11      	ldr	r3, [pc, #68]	; (800ca38 <vTaskStartScheduler+0xb4>)
 800c9f4:	2201      	movs	r2, #1
 800c9f6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c9f8:	4b10      	ldr	r3, [pc, #64]	; (800ca3c <vTaskStartScheduler+0xb8>)
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c9fe:	f7fe fd1f 	bl	800b440 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ca02:	e00d      	b.n	800ca20 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ca04:	697b      	ldr	r3, [r7, #20]
 800ca06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ca0a:	d109      	bne.n	800ca20 <vTaskStartScheduler+0x9c>
 800ca0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca10:	f383 8811 	msr	BASEPRI, r3
 800ca14:	f3bf 8f6f 	isb	sy
 800ca18:	f3bf 8f4f 	dsb	sy
 800ca1c:	60fb      	str	r3, [r7, #12]
 800ca1e:	e7fe      	b.n	800ca1e <vTaskStartScheduler+0x9a>
}
 800ca20:	bf00      	nop
 800ca22:	3718      	adds	r7, #24
 800ca24:	46bd      	mov	sp, r7
 800ca26:	bd80      	pop	{r7, pc}
 800ca28:	0801cd88 	.word	0x0801cd88
 800ca2c:	0800d00d 	.word	0x0800d00d
 800ca30:	240047cc 	.word	0x240047cc
 800ca34:	240047c8 	.word	0x240047c8
 800ca38:	240047b4 	.word	0x240047b4
 800ca3c:	240047ac 	.word	0x240047ac

0800ca40 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ca40:	b480      	push	{r7}
 800ca42:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800ca44:	4b04      	ldr	r3, [pc, #16]	; (800ca58 <vTaskSuspendAll+0x18>)
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	3301      	adds	r3, #1
 800ca4a:	4a03      	ldr	r2, [pc, #12]	; (800ca58 <vTaskSuspendAll+0x18>)
 800ca4c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800ca4e:	bf00      	nop
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr
 800ca58:	240047d0 	.word	0x240047d0

0800ca5c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b084      	sub	sp, #16
 800ca60:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ca62:	2300      	movs	r3, #0
 800ca64:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ca66:	2300      	movs	r3, #0
 800ca68:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ca6a:	4b41      	ldr	r3, [pc, #260]	; (800cb70 <xTaskResumeAll+0x114>)
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d109      	bne.n	800ca86 <xTaskResumeAll+0x2a>
 800ca72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca76:	f383 8811 	msr	BASEPRI, r3
 800ca7a:	f3bf 8f6f 	isb	sy
 800ca7e:	f3bf 8f4f 	dsb	sy
 800ca82:	603b      	str	r3, [r7, #0]
 800ca84:	e7fe      	b.n	800ca84 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ca86:	f7fe fd79 	bl	800b57c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ca8a:	4b39      	ldr	r3, [pc, #228]	; (800cb70 <xTaskResumeAll+0x114>)
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	3b01      	subs	r3, #1
 800ca90:	4a37      	ldr	r2, [pc, #220]	; (800cb70 <xTaskResumeAll+0x114>)
 800ca92:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca94:	4b36      	ldr	r3, [pc, #216]	; (800cb70 <xTaskResumeAll+0x114>)
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d161      	bne.n	800cb60 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ca9c:	4b35      	ldr	r3, [pc, #212]	; (800cb74 <xTaskResumeAll+0x118>)
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d05d      	beq.n	800cb60 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800caa4:	e02e      	b.n	800cb04 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800caa6:	4b34      	ldr	r3, [pc, #208]	; (800cb78 <xTaskResumeAll+0x11c>)
 800caa8:	68db      	ldr	r3, [r3, #12]
 800caaa:	68db      	ldr	r3, [r3, #12]
 800caac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	3318      	adds	r3, #24
 800cab2:	4618      	mov	r0, r3
 800cab4:	f7fe fc12 	bl	800b2dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	3304      	adds	r3, #4
 800cabc:	4618      	mov	r0, r3
 800cabe:	f7fe fc0d 	bl	800b2dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cac6:	2201      	movs	r2, #1
 800cac8:	409a      	lsls	r2, r3
 800caca:	4b2c      	ldr	r3, [pc, #176]	; (800cb7c <xTaskResumeAll+0x120>)
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	4313      	orrs	r3, r2
 800cad0:	4a2a      	ldr	r2, [pc, #168]	; (800cb7c <xTaskResumeAll+0x120>)
 800cad2:	6013      	str	r3, [r2, #0]
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cad8:	4613      	mov	r3, r2
 800cada:	009b      	lsls	r3, r3, #2
 800cadc:	4413      	add	r3, r2
 800cade:	009b      	lsls	r3, r3, #2
 800cae0:	4a27      	ldr	r2, [pc, #156]	; (800cb80 <xTaskResumeAll+0x124>)
 800cae2:	441a      	add	r2, r3
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	3304      	adds	r3, #4
 800cae8:	4619      	mov	r1, r3
 800caea:	4610      	mov	r0, r2
 800caec:	f7fe fb99 	bl	800b222 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800caf4:	4b23      	ldr	r3, [pc, #140]	; (800cb84 <xTaskResumeAll+0x128>)
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cafa:	429a      	cmp	r2, r3
 800cafc:	d302      	bcc.n	800cb04 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800cafe:	4b22      	ldr	r3, [pc, #136]	; (800cb88 <xTaskResumeAll+0x12c>)
 800cb00:	2201      	movs	r2, #1
 800cb02:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cb04:	4b1c      	ldr	r3, [pc, #112]	; (800cb78 <xTaskResumeAll+0x11c>)
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d1cc      	bne.n	800caa6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d001      	beq.n	800cb16 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cb12:	f000 fb2d 	bl	800d170 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800cb16:	4b1d      	ldr	r3, [pc, #116]	; (800cb8c <xTaskResumeAll+0x130>)
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d010      	beq.n	800cb44 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cb22:	f000 f859 	bl	800cbd8 <xTaskIncrementTick>
 800cb26:	4603      	mov	r3, r0
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d002      	beq.n	800cb32 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800cb2c:	4b16      	ldr	r3, [pc, #88]	; (800cb88 <xTaskResumeAll+0x12c>)
 800cb2e:	2201      	movs	r2, #1
 800cb30:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	3b01      	subs	r3, #1
 800cb36:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d1f1      	bne.n	800cb22 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800cb3e:	4b13      	ldr	r3, [pc, #76]	; (800cb8c <xTaskResumeAll+0x130>)
 800cb40:	2200      	movs	r2, #0
 800cb42:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cb44:	4b10      	ldr	r3, [pc, #64]	; (800cb88 <xTaskResumeAll+0x12c>)
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d009      	beq.n	800cb60 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cb50:	4b0f      	ldr	r3, [pc, #60]	; (800cb90 <xTaskResumeAll+0x134>)
 800cb52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cb56:	601a      	str	r2, [r3, #0]
 800cb58:	f3bf 8f4f 	dsb	sy
 800cb5c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cb60:	f7fe fd3a 	bl	800b5d8 <vPortExitCritical>

	return xAlreadyYielded;
 800cb64:	68bb      	ldr	r3, [r7, #8]
}
 800cb66:	4618      	mov	r0, r3
 800cb68:	3710      	adds	r7, #16
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	bd80      	pop	{r7, pc}
 800cb6e:	bf00      	nop
 800cb70:	240047d0 	.word	0x240047d0
 800cb74:	240047a8 	.word	0x240047a8
 800cb78:	24004768 	.word	0x24004768
 800cb7c:	240047b0 	.word	0x240047b0
 800cb80:	240046ac 	.word	0x240046ac
 800cb84:	240046a8 	.word	0x240046a8
 800cb88:	240047bc 	.word	0x240047bc
 800cb8c:	240047b8 	.word	0x240047b8
 800cb90:	e000ed04 	.word	0xe000ed04

0800cb94 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cb94:	b480      	push	{r7}
 800cb96:	b083      	sub	sp, #12
 800cb98:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cb9a:	4b05      	ldr	r3, [pc, #20]	; (800cbb0 <xTaskGetTickCount+0x1c>)
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cba0:	687b      	ldr	r3, [r7, #4]
}
 800cba2:	4618      	mov	r0, r3
 800cba4:	370c      	adds	r7, #12
 800cba6:	46bd      	mov	sp, r7
 800cba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbac:	4770      	bx	lr
 800cbae:	bf00      	nop
 800cbb0:	240047ac 	.word	0x240047ac

0800cbb4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800cbb4:	b580      	push	{r7, lr}
 800cbb6:	b082      	sub	sp, #8
 800cbb8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cbba:	f7fe fdbb 	bl	800b734 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800cbbe:	2300      	movs	r3, #0
 800cbc0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800cbc2:	4b04      	ldr	r3, [pc, #16]	; (800cbd4 <xTaskGetTickCountFromISR+0x20>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cbc8:	683b      	ldr	r3, [r7, #0]
}
 800cbca:	4618      	mov	r0, r3
 800cbcc:	3708      	adds	r7, #8
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	bd80      	pop	{r7, pc}
 800cbd2:	bf00      	nop
 800cbd4:	240047ac 	.word	0x240047ac

0800cbd8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b086      	sub	sp, #24
 800cbdc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cbe2:	4b4e      	ldr	r3, [pc, #312]	; (800cd1c <xTaskIncrementTick+0x144>)
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	f040 8087 	bne.w	800ccfa <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cbec:	4b4c      	ldr	r3, [pc, #304]	; (800cd20 <xTaskIncrementTick+0x148>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	3301      	adds	r3, #1
 800cbf2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cbf4:	4a4a      	ldr	r2, [pc, #296]	; (800cd20 <xTaskIncrementTick+0x148>)
 800cbf6:	693b      	ldr	r3, [r7, #16]
 800cbf8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cbfa:	693b      	ldr	r3, [r7, #16]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d11f      	bne.n	800cc40 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800cc00:	4b48      	ldr	r3, [pc, #288]	; (800cd24 <xTaskIncrementTick+0x14c>)
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d009      	beq.n	800cc1e <xTaskIncrementTick+0x46>
 800cc0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc0e:	f383 8811 	msr	BASEPRI, r3
 800cc12:	f3bf 8f6f 	isb	sy
 800cc16:	f3bf 8f4f 	dsb	sy
 800cc1a:	603b      	str	r3, [r7, #0]
 800cc1c:	e7fe      	b.n	800cc1c <xTaskIncrementTick+0x44>
 800cc1e:	4b41      	ldr	r3, [pc, #260]	; (800cd24 <xTaskIncrementTick+0x14c>)
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	60fb      	str	r3, [r7, #12]
 800cc24:	4b40      	ldr	r3, [pc, #256]	; (800cd28 <xTaskIncrementTick+0x150>)
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	4a3e      	ldr	r2, [pc, #248]	; (800cd24 <xTaskIncrementTick+0x14c>)
 800cc2a:	6013      	str	r3, [r2, #0]
 800cc2c:	4a3e      	ldr	r2, [pc, #248]	; (800cd28 <xTaskIncrementTick+0x150>)
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	6013      	str	r3, [r2, #0]
 800cc32:	4b3e      	ldr	r3, [pc, #248]	; (800cd2c <xTaskIncrementTick+0x154>)
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	3301      	adds	r3, #1
 800cc38:	4a3c      	ldr	r2, [pc, #240]	; (800cd2c <xTaskIncrementTick+0x154>)
 800cc3a:	6013      	str	r3, [r2, #0]
 800cc3c:	f000 fa98 	bl	800d170 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cc40:	4b3b      	ldr	r3, [pc, #236]	; (800cd30 <xTaskIncrementTick+0x158>)
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	693a      	ldr	r2, [r7, #16]
 800cc46:	429a      	cmp	r2, r3
 800cc48:	d348      	bcc.n	800ccdc <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cc4a:	4b36      	ldr	r3, [pc, #216]	; (800cd24 <xTaskIncrementTick+0x14c>)
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d104      	bne.n	800cc5e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc54:	4b36      	ldr	r3, [pc, #216]	; (800cd30 <xTaskIncrementTick+0x158>)
 800cc56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cc5a:	601a      	str	r2, [r3, #0]
					break;
 800cc5c:	e03e      	b.n	800ccdc <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc5e:	4b31      	ldr	r3, [pc, #196]	; (800cd24 <xTaskIncrementTick+0x14c>)
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	68db      	ldr	r3, [r3, #12]
 800cc64:	68db      	ldr	r3, [r3, #12]
 800cc66:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cc68:	68bb      	ldr	r3, [r7, #8]
 800cc6a:	685b      	ldr	r3, [r3, #4]
 800cc6c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cc6e:	693a      	ldr	r2, [r7, #16]
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	429a      	cmp	r2, r3
 800cc74:	d203      	bcs.n	800cc7e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cc76:	4a2e      	ldr	r2, [pc, #184]	; (800cd30 <xTaskIncrementTick+0x158>)
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cc7c:	e02e      	b.n	800ccdc <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc7e:	68bb      	ldr	r3, [r7, #8]
 800cc80:	3304      	adds	r3, #4
 800cc82:	4618      	mov	r0, r3
 800cc84:	f7fe fb2a 	bl	800b2dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cc88:	68bb      	ldr	r3, [r7, #8]
 800cc8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d004      	beq.n	800cc9a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cc90:	68bb      	ldr	r3, [r7, #8]
 800cc92:	3318      	adds	r3, #24
 800cc94:	4618      	mov	r0, r3
 800cc96:	f7fe fb21 	bl	800b2dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cc9a:	68bb      	ldr	r3, [r7, #8]
 800cc9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc9e:	2201      	movs	r2, #1
 800cca0:	409a      	lsls	r2, r3
 800cca2:	4b24      	ldr	r3, [pc, #144]	; (800cd34 <xTaskIncrementTick+0x15c>)
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	4313      	orrs	r3, r2
 800cca8:	4a22      	ldr	r2, [pc, #136]	; (800cd34 <xTaskIncrementTick+0x15c>)
 800ccaa:	6013      	str	r3, [r2, #0]
 800ccac:	68bb      	ldr	r3, [r7, #8]
 800ccae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccb0:	4613      	mov	r3, r2
 800ccb2:	009b      	lsls	r3, r3, #2
 800ccb4:	4413      	add	r3, r2
 800ccb6:	009b      	lsls	r3, r3, #2
 800ccb8:	4a1f      	ldr	r2, [pc, #124]	; (800cd38 <xTaskIncrementTick+0x160>)
 800ccba:	441a      	add	r2, r3
 800ccbc:	68bb      	ldr	r3, [r7, #8]
 800ccbe:	3304      	adds	r3, #4
 800ccc0:	4619      	mov	r1, r3
 800ccc2:	4610      	mov	r0, r2
 800ccc4:	f7fe faad 	bl	800b222 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ccc8:	68bb      	ldr	r3, [r7, #8]
 800ccca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cccc:	4b1b      	ldr	r3, [pc, #108]	; (800cd3c <xTaskIncrementTick+0x164>)
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccd2:	429a      	cmp	r2, r3
 800ccd4:	d3b9      	bcc.n	800cc4a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800ccd6:	2301      	movs	r3, #1
 800ccd8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ccda:	e7b6      	b.n	800cc4a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ccdc:	4b17      	ldr	r3, [pc, #92]	; (800cd3c <xTaskIncrementTick+0x164>)
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cce2:	4915      	ldr	r1, [pc, #84]	; (800cd38 <xTaskIncrementTick+0x160>)
 800cce4:	4613      	mov	r3, r2
 800cce6:	009b      	lsls	r3, r3, #2
 800cce8:	4413      	add	r3, r2
 800ccea:	009b      	lsls	r3, r3, #2
 800ccec:	440b      	add	r3, r1
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	2b01      	cmp	r3, #1
 800ccf2:	d907      	bls.n	800cd04 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800ccf4:	2301      	movs	r3, #1
 800ccf6:	617b      	str	r3, [r7, #20]
 800ccf8:	e004      	b.n	800cd04 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ccfa:	4b11      	ldr	r3, [pc, #68]	; (800cd40 <xTaskIncrementTick+0x168>)
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	3301      	adds	r3, #1
 800cd00:	4a0f      	ldr	r2, [pc, #60]	; (800cd40 <xTaskIncrementTick+0x168>)
 800cd02:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800cd04:	4b0f      	ldr	r3, [pc, #60]	; (800cd44 <xTaskIncrementTick+0x16c>)
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d001      	beq.n	800cd10 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800cd0c:	2301      	movs	r3, #1
 800cd0e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800cd10:	697b      	ldr	r3, [r7, #20]
}
 800cd12:	4618      	mov	r0, r3
 800cd14:	3718      	adds	r7, #24
 800cd16:	46bd      	mov	sp, r7
 800cd18:	bd80      	pop	{r7, pc}
 800cd1a:	bf00      	nop
 800cd1c:	240047d0 	.word	0x240047d0
 800cd20:	240047ac 	.word	0x240047ac
 800cd24:	24004760 	.word	0x24004760
 800cd28:	24004764 	.word	0x24004764
 800cd2c:	240047c0 	.word	0x240047c0
 800cd30:	240047c8 	.word	0x240047c8
 800cd34:	240047b0 	.word	0x240047b0
 800cd38:	240046ac 	.word	0x240046ac
 800cd3c:	240046a8 	.word	0x240046a8
 800cd40:	240047b8 	.word	0x240047b8
 800cd44:	240047bc 	.word	0x240047bc

0800cd48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cd48:	b480      	push	{r7}
 800cd4a:	b087      	sub	sp, #28
 800cd4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cd4e:	4b26      	ldr	r3, [pc, #152]	; (800cde8 <vTaskSwitchContext+0xa0>)
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d003      	beq.n	800cd5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cd56:	4b25      	ldr	r3, [pc, #148]	; (800cdec <vTaskSwitchContext+0xa4>)
 800cd58:	2201      	movs	r2, #1
 800cd5a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cd5c:	e03e      	b.n	800cddc <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800cd5e:	4b23      	ldr	r3, [pc, #140]	; (800cdec <vTaskSwitchContext+0xa4>)
 800cd60:	2200      	movs	r2, #0
 800cd62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd64:	4b22      	ldr	r3, [pc, #136]	; (800cdf0 <vTaskSwitchContext+0xa8>)
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	fab3 f383 	clz	r3, r3
 800cd70:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800cd72:	7afb      	ldrb	r3, [r7, #11]
 800cd74:	f1c3 031f 	rsb	r3, r3, #31
 800cd78:	617b      	str	r3, [r7, #20]
 800cd7a:	491e      	ldr	r1, [pc, #120]	; (800cdf4 <vTaskSwitchContext+0xac>)
 800cd7c:	697a      	ldr	r2, [r7, #20]
 800cd7e:	4613      	mov	r3, r2
 800cd80:	009b      	lsls	r3, r3, #2
 800cd82:	4413      	add	r3, r2
 800cd84:	009b      	lsls	r3, r3, #2
 800cd86:	440b      	add	r3, r1
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d109      	bne.n	800cda2 <vTaskSwitchContext+0x5a>
	__asm volatile
 800cd8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd92:	f383 8811 	msr	BASEPRI, r3
 800cd96:	f3bf 8f6f 	isb	sy
 800cd9a:	f3bf 8f4f 	dsb	sy
 800cd9e:	607b      	str	r3, [r7, #4]
 800cda0:	e7fe      	b.n	800cda0 <vTaskSwitchContext+0x58>
 800cda2:	697a      	ldr	r2, [r7, #20]
 800cda4:	4613      	mov	r3, r2
 800cda6:	009b      	lsls	r3, r3, #2
 800cda8:	4413      	add	r3, r2
 800cdaa:	009b      	lsls	r3, r3, #2
 800cdac:	4a11      	ldr	r2, [pc, #68]	; (800cdf4 <vTaskSwitchContext+0xac>)
 800cdae:	4413      	add	r3, r2
 800cdb0:	613b      	str	r3, [r7, #16]
 800cdb2:	693b      	ldr	r3, [r7, #16]
 800cdb4:	685b      	ldr	r3, [r3, #4]
 800cdb6:	685a      	ldr	r2, [r3, #4]
 800cdb8:	693b      	ldr	r3, [r7, #16]
 800cdba:	605a      	str	r2, [r3, #4]
 800cdbc:	693b      	ldr	r3, [r7, #16]
 800cdbe:	685a      	ldr	r2, [r3, #4]
 800cdc0:	693b      	ldr	r3, [r7, #16]
 800cdc2:	3308      	adds	r3, #8
 800cdc4:	429a      	cmp	r2, r3
 800cdc6:	d104      	bne.n	800cdd2 <vTaskSwitchContext+0x8a>
 800cdc8:	693b      	ldr	r3, [r7, #16]
 800cdca:	685b      	ldr	r3, [r3, #4]
 800cdcc:	685a      	ldr	r2, [r3, #4]
 800cdce:	693b      	ldr	r3, [r7, #16]
 800cdd0:	605a      	str	r2, [r3, #4]
 800cdd2:	693b      	ldr	r3, [r7, #16]
 800cdd4:	685b      	ldr	r3, [r3, #4]
 800cdd6:	68db      	ldr	r3, [r3, #12]
 800cdd8:	4a07      	ldr	r2, [pc, #28]	; (800cdf8 <vTaskSwitchContext+0xb0>)
 800cdda:	6013      	str	r3, [r2, #0]
}
 800cddc:	bf00      	nop
 800cdde:	371c      	adds	r7, #28
 800cde0:	46bd      	mov	sp, r7
 800cde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde6:	4770      	bx	lr
 800cde8:	240047d0 	.word	0x240047d0
 800cdec:	240047bc 	.word	0x240047bc
 800cdf0:	240047b0 	.word	0x240047b0
 800cdf4:	240046ac 	.word	0x240046ac
 800cdf8:	240046a8 	.word	0x240046a8

0800cdfc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b084      	sub	sp, #16
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
 800ce04:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d109      	bne.n	800ce20 <vTaskPlaceOnEventList+0x24>
 800ce0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce10:	f383 8811 	msr	BASEPRI, r3
 800ce14:	f3bf 8f6f 	isb	sy
 800ce18:	f3bf 8f4f 	dsb	sy
 800ce1c:	60fb      	str	r3, [r7, #12]
 800ce1e:	e7fe      	b.n	800ce1e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ce20:	4b07      	ldr	r3, [pc, #28]	; (800ce40 <vTaskPlaceOnEventList+0x44>)
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	3318      	adds	r3, #24
 800ce26:	4619      	mov	r1, r3
 800ce28:	6878      	ldr	r0, [r7, #4]
 800ce2a:	f7fe fa1e 	bl	800b26a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ce2e:	2101      	movs	r1, #1
 800ce30:	6838      	ldr	r0, [r7, #0]
 800ce32:	f000 fb8b 	bl	800d54c <prvAddCurrentTaskToDelayedList>
}
 800ce36:	bf00      	nop
 800ce38:	3710      	adds	r7, #16
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	bd80      	pop	{r7, pc}
 800ce3e:	bf00      	nop
 800ce40:	240046a8 	.word	0x240046a8

0800ce44 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ce44:	b580      	push	{r7, lr}
 800ce46:	b086      	sub	sp, #24
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	68db      	ldr	r3, [r3, #12]
 800ce50:	68db      	ldr	r3, [r3, #12]
 800ce52:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ce54:	693b      	ldr	r3, [r7, #16]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d109      	bne.n	800ce6e <xTaskRemoveFromEventList+0x2a>
 800ce5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce5e:	f383 8811 	msr	BASEPRI, r3
 800ce62:	f3bf 8f6f 	isb	sy
 800ce66:	f3bf 8f4f 	dsb	sy
 800ce6a:	60fb      	str	r3, [r7, #12]
 800ce6c:	e7fe      	b.n	800ce6c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ce6e:	693b      	ldr	r3, [r7, #16]
 800ce70:	3318      	adds	r3, #24
 800ce72:	4618      	mov	r0, r3
 800ce74:	f7fe fa32 	bl	800b2dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ce78:	4b1d      	ldr	r3, [pc, #116]	; (800cef0 <xTaskRemoveFromEventList+0xac>)
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d11c      	bne.n	800ceba <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ce80:	693b      	ldr	r3, [r7, #16]
 800ce82:	3304      	adds	r3, #4
 800ce84:	4618      	mov	r0, r3
 800ce86:	f7fe fa29 	bl	800b2dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ce8a:	693b      	ldr	r3, [r7, #16]
 800ce8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce8e:	2201      	movs	r2, #1
 800ce90:	409a      	lsls	r2, r3
 800ce92:	4b18      	ldr	r3, [pc, #96]	; (800cef4 <xTaskRemoveFromEventList+0xb0>)
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	4313      	orrs	r3, r2
 800ce98:	4a16      	ldr	r2, [pc, #88]	; (800cef4 <xTaskRemoveFromEventList+0xb0>)
 800ce9a:	6013      	str	r3, [r2, #0]
 800ce9c:	693b      	ldr	r3, [r7, #16]
 800ce9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cea0:	4613      	mov	r3, r2
 800cea2:	009b      	lsls	r3, r3, #2
 800cea4:	4413      	add	r3, r2
 800cea6:	009b      	lsls	r3, r3, #2
 800cea8:	4a13      	ldr	r2, [pc, #76]	; (800cef8 <xTaskRemoveFromEventList+0xb4>)
 800ceaa:	441a      	add	r2, r3
 800ceac:	693b      	ldr	r3, [r7, #16]
 800ceae:	3304      	adds	r3, #4
 800ceb0:	4619      	mov	r1, r3
 800ceb2:	4610      	mov	r0, r2
 800ceb4:	f7fe f9b5 	bl	800b222 <vListInsertEnd>
 800ceb8:	e005      	b.n	800cec6 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ceba:	693b      	ldr	r3, [r7, #16]
 800cebc:	3318      	adds	r3, #24
 800cebe:	4619      	mov	r1, r3
 800cec0:	480e      	ldr	r0, [pc, #56]	; (800cefc <xTaskRemoveFromEventList+0xb8>)
 800cec2:	f7fe f9ae 	bl	800b222 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cec6:	693b      	ldr	r3, [r7, #16]
 800cec8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ceca:	4b0d      	ldr	r3, [pc, #52]	; (800cf00 <xTaskRemoveFromEventList+0xbc>)
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ced0:	429a      	cmp	r2, r3
 800ced2:	d905      	bls.n	800cee0 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ced4:	2301      	movs	r3, #1
 800ced6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ced8:	4b0a      	ldr	r3, [pc, #40]	; (800cf04 <xTaskRemoveFromEventList+0xc0>)
 800ceda:	2201      	movs	r2, #1
 800cedc:	601a      	str	r2, [r3, #0]
 800cede:	e001      	b.n	800cee4 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800cee0:	2300      	movs	r3, #0
 800cee2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cee4:	697b      	ldr	r3, [r7, #20]
}
 800cee6:	4618      	mov	r0, r3
 800cee8:	3718      	adds	r7, #24
 800ceea:	46bd      	mov	sp, r7
 800ceec:	bd80      	pop	{r7, pc}
 800ceee:	bf00      	nop
 800cef0:	240047d0 	.word	0x240047d0
 800cef4:	240047b0 	.word	0x240047b0
 800cef8:	240046ac 	.word	0x240046ac
 800cefc:	24004768 	.word	0x24004768
 800cf00:	240046a8 	.word	0x240046a8
 800cf04:	240047bc 	.word	0x240047bc

0800cf08 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cf08:	b480      	push	{r7}
 800cf0a:	b083      	sub	sp, #12
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cf10:	4b06      	ldr	r3, [pc, #24]	; (800cf2c <vTaskInternalSetTimeOutState+0x24>)
 800cf12:	681a      	ldr	r2, [r3, #0]
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cf18:	4b05      	ldr	r3, [pc, #20]	; (800cf30 <vTaskInternalSetTimeOutState+0x28>)
 800cf1a:	681a      	ldr	r2, [r3, #0]
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	605a      	str	r2, [r3, #4]
}
 800cf20:	bf00      	nop
 800cf22:	370c      	adds	r7, #12
 800cf24:	46bd      	mov	sp, r7
 800cf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2a:	4770      	bx	lr
 800cf2c:	240047c0 	.word	0x240047c0
 800cf30:	240047ac 	.word	0x240047ac

0800cf34 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b088      	sub	sp, #32
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
 800cf3c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d109      	bne.n	800cf58 <xTaskCheckForTimeOut+0x24>
 800cf44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf48:	f383 8811 	msr	BASEPRI, r3
 800cf4c:	f3bf 8f6f 	isb	sy
 800cf50:	f3bf 8f4f 	dsb	sy
 800cf54:	613b      	str	r3, [r7, #16]
 800cf56:	e7fe      	b.n	800cf56 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800cf58:	683b      	ldr	r3, [r7, #0]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d109      	bne.n	800cf72 <xTaskCheckForTimeOut+0x3e>
 800cf5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf62:	f383 8811 	msr	BASEPRI, r3
 800cf66:	f3bf 8f6f 	isb	sy
 800cf6a:	f3bf 8f4f 	dsb	sy
 800cf6e:	60fb      	str	r3, [r7, #12]
 800cf70:	e7fe      	b.n	800cf70 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800cf72:	f7fe fb03 	bl	800b57c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cf76:	4b1d      	ldr	r3, [pc, #116]	; (800cfec <xTaskCheckForTimeOut+0xb8>)
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	685b      	ldr	r3, [r3, #4]
 800cf80:	69ba      	ldr	r2, [r7, #24]
 800cf82:	1ad3      	subs	r3, r2, r3
 800cf84:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cf86:	683b      	ldr	r3, [r7, #0]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cf8e:	d102      	bne.n	800cf96 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cf90:	2300      	movs	r3, #0
 800cf92:	61fb      	str	r3, [r7, #28]
 800cf94:	e023      	b.n	800cfde <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681a      	ldr	r2, [r3, #0]
 800cf9a:	4b15      	ldr	r3, [pc, #84]	; (800cff0 <xTaskCheckForTimeOut+0xbc>)
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	429a      	cmp	r2, r3
 800cfa0:	d007      	beq.n	800cfb2 <xTaskCheckForTimeOut+0x7e>
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	685b      	ldr	r3, [r3, #4]
 800cfa6:	69ba      	ldr	r2, [r7, #24]
 800cfa8:	429a      	cmp	r2, r3
 800cfaa:	d302      	bcc.n	800cfb2 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cfac:	2301      	movs	r3, #1
 800cfae:	61fb      	str	r3, [r7, #28]
 800cfb0:	e015      	b.n	800cfde <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cfb2:	683b      	ldr	r3, [r7, #0]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	697a      	ldr	r2, [r7, #20]
 800cfb8:	429a      	cmp	r2, r3
 800cfba:	d20b      	bcs.n	800cfd4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cfbc:	683b      	ldr	r3, [r7, #0]
 800cfbe:	681a      	ldr	r2, [r3, #0]
 800cfc0:	697b      	ldr	r3, [r7, #20]
 800cfc2:	1ad2      	subs	r2, r2, r3
 800cfc4:	683b      	ldr	r3, [r7, #0]
 800cfc6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cfc8:	6878      	ldr	r0, [r7, #4]
 800cfca:	f7ff ff9d 	bl	800cf08 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cfce:	2300      	movs	r3, #0
 800cfd0:	61fb      	str	r3, [r7, #28]
 800cfd2:	e004      	b.n	800cfde <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	2200      	movs	r2, #0
 800cfd8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cfda:	2301      	movs	r3, #1
 800cfdc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cfde:	f7fe fafb 	bl	800b5d8 <vPortExitCritical>

	return xReturn;
 800cfe2:	69fb      	ldr	r3, [r7, #28]
}
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	3720      	adds	r7, #32
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	bd80      	pop	{r7, pc}
 800cfec:	240047ac 	.word	0x240047ac
 800cff0:	240047c0 	.word	0x240047c0

0800cff4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cff4:	b480      	push	{r7}
 800cff6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cff8:	4b03      	ldr	r3, [pc, #12]	; (800d008 <vTaskMissedYield+0x14>)
 800cffa:	2201      	movs	r2, #1
 800cffc:	601a      	str	r2, [r3, #0]
}
 800cffe:	bf00      	nop
 800d000:	46bd      	mov	sp, r7
 800d002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d006:	4770      	bx	lr
 800d008:	240047bc 	.word	0x240047bc

0800d00c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b082      	sub	sp, #8
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d014:	f000 f852 	bl	800d0bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d018:	4b06      	ldr	r3, [pc, #24]	; (800d034 <prvIdleTask+0x28>)
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	2b01      	cmp	r3, #1
 800d01e:	d9f9      	bls.n	800d014 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d020:	4b05      	ldr	r3, [pc, #20]	; (800d038 <prvIdleTask+0x2c>)
 800d022:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d026:	601a      	str	r2, [r3, #0]
 800d028:	f3bf 8f4f 	dsb	sy
 800d02c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d030:	e7f0      	b.n	800d014 <prvIdleTask+0x8>
 800d032:	bf00      	nop
 800d034:	240046ac 	.word	0x240046ac
 800d038:	e000ed04 	.word	0xe000ed04

0800d03c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d03c:	b580      	push	{r7, lr}
 800d03e:	b082      	sub	sp, #8
 800d040:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d042:	2300      	movs	r3, #0
 800d044:	607b      	str	r3, [r7, #4]
 800d046:	e00c      	b.n	800d062 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d048:	687a      	ldr	r2, [r7, #4]
 800d04a:	4613      	mov	r3, r2
 800d04c:	009b      	lsls	r3, r3, #2
 800d04e:	4413      	add	r3, r2
 800d050:	009b      	lsls	r3, r3, #2
 800d052:	4a12      	ldr	r2, [pc, #72]	; (800d09c <prvInitialiseTaskLists+0x60>)
 800d054:	4413      	add	r3, r2
 800d056:	4618      	mov	r0, r3
 800d058:	f7fe f8b6 	bl	800b1c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	3301      	adds	r3, #1
 800d060:	607b      	str	r3, [r7, #4]
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2b06      	cmp	r3, #6
 800d066:	d9ef      	bls.n	800d048 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d068:	480d      	ldr	r0, [pc, #52]	; (800d0a0 <prvInitialiseTaskLists+0x64>)
 800d06a:	f7fe f8ad 	bl	800b1c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d06e:	480d      	ldr	r0, [pc, #52]	; (800d0a4 <prvInitialiseTaskLists+0x68>)
 800d070:	f7fe f8aa 	bl	800b1c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d074:	480c      	ldr	r0, [pc, #48]	; (800d0a8 <prvInitialiseTaskLists+0x6c>)
 800d076:	f7fe f8a7 	bl	800b1c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d07a:	480c      	ldr	r0, [pc, #48]	; (800d0ac <prvInitialiseTaskLists+0x70>)
 800d07c:	f7fe f8a4 	bl	800b1c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d080:	480b      	ldr	r0, [pc, #44]	; (800d0b0 <prvInitialiseTaskLists+0x74>)
 800d082:	f7fe f8a1 	bl	800b1c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d086:	4b0b      	ldr	r3, [pc, #44]	; (800d0b4 <prvInitialiseTaskLists+0x78>)
 800d088:	4a05      	ldr	r2, [pc, #20]	; (800d0a0 <prvInitialiseTaskLists+0x64>)
 800d08a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d08c:	4b0a      	ldr	r3, [pc, #40]	; (800d0b8 <prvInitialiseTaskLists+0x7c>)
 800d08e:	4a05      	ldr	r2, [pc, #20]	; (800d0a4 <prvInitialiseTaskLists+0x68>)
 800d090:	601a      	str	r2, [r3, #0]
}
 800d092:	bf00      	nop
 800d094:	3708      	adds	r7, #8
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}
 800d09a:	bf00      	nop
 800d09c:	240046ac 	.word	0x240046ac
 800d0a0:	24004738 	.word	0x24004738
 800d0a4:	2400474c 	.word	0x2400474c
 800d0a8:	24004768 	.word	0x24004768
 800d0ac:	2400477c 	.word	0x2400477c
 800d0b0:	24004794 	.word	0x24004794
 800d0b4:	24004760 	.word	0x24004760
 800d0b8:	24004764 	.word	0x24004764

0800d0bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d0bc:	b580      	push	{r7, lr}
 800d0be:	b082      	sub	sp, #8
 800d0c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d0c2:	e019      	b.n	800d0f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d0c4:	f7fe fa5a 	bl	800b57c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0c8:	4b0f      	ldr	r3, [pc, #60]	; (800d108 <prvCheckTasksWaitingTermination+0x4c>)
 800d0ca:	68db      	ldr	r3, [r3, #12]
 800d0cc:	68db      	ldr	r3, [r3, #12]
 800d0ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	3304      	adds	r3, #4
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	f7fe f901 	bl	800b2dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d0da:	4b0c      	ldr	r3, [pc, #48]	; (800d10c <prvCheckTasksWaitingTermination+0x50>)
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	3b01      	subs	r3, #1
 800d0e0:	4a0a      	ldr	r2, [pc, #40]	; (800d10c <prvCheckTasksWaitingTermination+0x50>)
 800d0e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d0e4:	4b0a      	ldr	r3, [pc, #40]	; (800d110 <prvCheckTasksWaitingTermination+0x54>)
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	3b01      	subs	r3, #1
 800d0ea:	4a09      	ldr	r2, [pc, #36]	; (800d110 <prvCheckTasksWaitingTermination+0x54>)
 800d0ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d0ee:	f7fe fa73 	bl	800b5d8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d0f2:	6878      	ldr	r0, [r7, #4]
 800d0f4:	f000 f80e 	bl	800d114 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d0f8:	4b05      	ldr	r3, [pc, #20]	; (800d110 <prvCheckTasksWaitingTermination+0x54>)
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d1e1      	bne.n	800d0c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d100:	bf00      	nop
 800d102:	3708      	adds	r7, #8
 800d104:	46bd      	mov	sp, r7
 800d106:	bd80      	pop	{r7, pc}
 800d108:	2400477c 	.word	0x2400477c
 800d10c:	240047a8 	.word	0x240047a8
 800d110:	24004790 	.word	0x24004790

0800d114 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d114:	b580      	push	{r7, lr}
 800d116:	b084      	sub	sp, #16
 800d118:	af00      	add	r7, sp, #0
 800d11a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d122:	2b00      	cmp	r3, #0
 800d124:	d108      	bne.n	800d138 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d12a:	4618      	mov	r0, r3
 800d12c:	f7fd ff38 	bl	800afa0 <vPortFree>
				vPortFree( pxTCB );
 800d130:	6878      	ldr	r0, [r7, #4]
 800d132:	f7fd ff35 	bl	800afa0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d136:	e017      	b.n	800d168 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d13e:	2b01      	cmp	r3, #1
 800d140:	d103      	bne.n	800d14a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800d142:	6878      	ldr	r0, [r7, #4]
 800d144:	f7fd ff2c 	bl	800afa0 <vPortFree>
	}
 800d148:	e00e      	b.n	800d168 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d150:	2b02      	cmp	r3, #2
 800d152:	d009      	beq.n	800d168 <prvDeleteTCB+0x54>
 800d154:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d158:	f383 8811 	msr	BASEPRI, r3
 800d15c:	f3bf 8f6f 	isb	sy
 800d160:	f3bf 8f4f 	dsb	sy
 800d164:	60fb      	str	r3, [r7, #12]
 800d166:	e7fe      	b.n	800d166 <prvDeleteTCB+0x52>
	}
 800d168:	bf00      	nop
 800d16a:	3710      	adds	r7, #16
 800d16c:	46bd      	mov	sp, r7
 800d16e:	bd80      	pop	{r7, pc}

0800d170 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d170:	b480      	push	{r7}
 800d172:	b083      	sub	sp, #12
 800d174:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d176:	4b0c      	ldr	r3, [pc, #48]	; (800d1a8 <prvResetNextTaskUnblockTime+0x38>)
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d104      	bne.n	800d18a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d180:	4b0a      	ldr	r3, [pc, #40]	; (800d1ac <prvResetNextTaskUnblockTime+0x3c>)
 800d182:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d186:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d188:	e008      	b.n	800d19c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d18a:	4b07      	ldr	r3, [pc, #28]	; (800d1a8 <prvResetNextTaskUnblockTime+0x38>)
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	68db      	ldr	r3, [r3, #12]
 800d190:	68db      	ldr	r3, [r3, #12]
 800d192:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	685b      	ldr	r3, [r3, #4]
 800d198:	4a04      	ldr	r2, [pc, #16]	; (800d1ac <prvResetNextTaskUnblockTime+0x3c>)
 800d19a:	6013      	str	r3, [r2, #0]
}
 800d19c:	bf00      	nop
 800d19e:	370c      	adds	r7, #12
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a6:	4770      	bx	lr
 800d1a8:	24004760 	.word	0x24004760
 800d1ac:	240047c8 	.word	0x240047c8

0800d1b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d1b0:	b480      	push	{r7}
 800d1b2:	b083      	sub	sp, #12
 800d1b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d1b6:	4b0b      	ldr	r3, [pc, #44]	; (800d1e4 <xTaskGetSchedulerState+0x34>)
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d102      	bne.n	800d1c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d1be:	2301      	movs	r3, #1
 800d1c0:	607b      	str	r3, [r7, #4]
 800d1c2:	e008      	b.n	800d1d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d1c4:	4b08      	ldr	r3, [pc, #32]	; (800d1e8 <xTaskGetSchedulerState+0x38>)
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d102      	bne.n	800d1d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d1cc:	2302      	movs	r3, #2
 800d1ce:	607b      	str	r3, [r7, #4]
 800d1d0:	e001      	b.n	800d1d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d1d6:	687b      	ldr	r3, [r7, #4]
	}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	370c      	adds	r7, #12
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e2:	4770      	bx	lr
 800d1e4:	240047b4 	.word	0x240047b4
 800d1e8:	240047d0 	.word	0x240047d0

0800d1ec <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b084      	sub	sp, #16
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d069      	beq.n	800d2d6 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d202:	68bb      	ldr	r3, [r7, #8]
 800d204:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d206:	4b36      	ldr	r3, [pc, #216]	; (800d2e0 <xTaskPriorityInherit+0xf4>)
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d20c:	429a      	cmp	r2, r3
 800d20e:	d259      	bcs.n	800d2c4 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d210:	68bb      	ldr	r3, [r7, #8]
 800d212:	699b      	ldr	r3, [r3, #24]
 800d214:	2b00      	cmp	r3, #0
 800d216:	db06      	blt.n	800d226 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d218:	4b31      	ldr	r3, [pc, #196]	; (800d2e0 <xTaskPriorityInherit+0xf4>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d21e:	f1c3 0207 	rsb	r2, r3, #7
 800d222:	68bb      	ldr	r3, [r7, #8]
 800d224:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d226:	68bb      	ldr	r3, [r7, #8]
 800d228:	6959      	ldr	r1, [r3, #20]
 800d22a:	68bb      	ldr	r3, [r7, #8]
 800d22c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d22e:	4613      	mov	r3, r2
 800d230:	009b      	lsls	r3, r3, #2
 800d232:	4413      	add	r3, r2
 800d234:	009b      	lsls	r3, r3, #2
 800d236:	4a2b      	ldr	r2, [pc, #172]	; (800d2e4 <xTaskPriorityInherit+0xf8>)
 800d238:	4413      	add	r3, r2
 800d23a:	4299      	cmp	r1, r3
 800d23c:	d13a      	bne.n	800d2b4 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d23e:	68bb      	ldr	r3, [r7, #8]
 800d240:	3304      	adds	r3, #4
 800d242:	4618      	mov	r0, r3
 800d244:	f7fe f84a 	bl	800b2dc <uxListRemove>
 800d248:	4603      	mov	r3, r0
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d115      	bne.n	800d27a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d24e:	68bb      	ldr	r3, [r7, #8]
 800d250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d252:	4924      	ldr	r1, [pc, #144]	; (800d2e4 <xTaskPriorityInherit+0xf8>)
 800d254:	4613      	mov	r3, r2
 800d256:	009b      	lsls	r3, r3, #2
 800d258:	4413      	add	r3, r2
 800d25a:	009b      	lsls	r3, r3, #2
 800d25c:	440b      	add	r3, r1
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d10a      	bne.n	800d27a <xTaskPriorityInherit+0x8e>
 800d264:	68bb      	ldr	r3, [r7, #8]
 800d266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d268:	2201      	movs	r2, #1
 800d26a:	fa02 f303 	lsl.w	r3, r2, r3
 800d26e:	43da      	mvns	r2, r3
 800d270:	4b1d      	ldr	r3, [pc, #116]	; (800d2e8 <xTaskPriorityInherit+0xfc>)
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	4013      	ands	r3, r2
 800d276:	4a1c      	ldr	r2, [pc, #112]	; (800d2e8 <xTaskPriorityInherit+0xfc>)
 800d278:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d27a:	4b19      	ldr	r3, [pc, #100]	; (800d2e0 <xTaskPriorityInherit+0xf4>)
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d280:	68bb      	ldr	r3, [r7, #8]
 800d282:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d284:	68bb      	ldr	r3, [r7, #8]
 800d286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d288:	2201      	movs	r2, #1
 800d28a:	409a      	lsls	r2, r3
 800d28c:	4b16      	ldr	r3, [pc, #88]	; (800d2e8 <xTaskPriorityInherit+0xfc>)
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	4313      	orrs	r3, r2
 800d292:	4a15      	ldr	r2, [pc, #84]	; (800d2e8 <xTaskPriorityInherit+0xfc>)
 800d294:	6013      	str	r3, [r2, #0]
 800d296:	68bb      	ldr	r3, [r7, #8]
 800d298:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d29a:	4613      	mov	r3, r2
 800d29c:	009b      	lsls	r3, r3, #2
 800d29e:	4413      	add	r3, r2
 800d2a0:	009b      	lsls	r3, r3, #2
 800d2a2:	4a10      	ldr	r2, [pc, #64]	; (800d2e4 <xTaskPriorityInherit+0xf8>)
 800d2a4:	441a      	add	r2, r3
 800d2a6:	68bb      	ldr	r3, [r7, #8]
 800d2a8:	3304      	adds	r3, #4
 800d2aa:	4619      	mov	r1, r3
 800d2ac:	4610      	mov	r0, r2
 800d2ae:	f7fd ffb8 	bl	800b222 <vListInsertEnd>
 800d2b2:	e004      	b.n	800d2be <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d2b4:	4b0a      	ldr	r3, [pc, #40]	; (800d2e0 <xTaskPriorityInherit+0xf4>)
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d2ba:	68bb      	ldr	r3, [r7, #8]
 800d2bc:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d2be:	2301      	movs	r3, #1
 800d2c0:	60fb      	str	r3, [r7, #12]
 800d2c2:	e008      	b.n	800d2d6 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d2c4:	68bb      	ldr	r3, [r7, #8]
 800d2c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d2c8:	4b05      	ldr	r3, [pc, #20]	; (800d2e0 <xTaskPriorityInherit+0xf4>)
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2ce:	429a      	cmp	r2, r3
 800d2d0:	d201      	bcs.n	800d2d6 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d2d2:	2301      	movs	r3, #1
 800d2d4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d2d6:	68fb      	ldr	r3, [r7, #12]
	}
 800d2d8:	4618      	mov	r0, r3
 800d2da:	3710      	adds	r7, #16
 800d2dc:	46bd      	mov	sp, r7
 800d2de:	bd80      	pop	{r7, pc}
 800d2e0:	240046a8 	.word	0x240046a8
 800d2e4:	240046ac 	.word	0x240046ac
 800d2e8:	240047b0 	.word	0x240047b0

0800d2ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d2ec:	b580      	push	{r7, lr}
 800d2ee:	b086      	sub	sp, #24
 800d2f0:	af00      	add	r7, sp, #0
 800d2f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d06c      	beq.n	800d3dc <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d302:	4b39      	ldr	r3, [pc, #228]	; (800d3e8 <xTaskPriorityDisinherit+0xfc>)
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	693a      	ldr	r2, [r7, #16]
 800d308:	429a      	cmp	r2, r3
 800d30a:	d009      	beq.n	800d320 <xTaskPriorityDisinherit+0x34>
 800d30c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d310:	f383 8811 	msr	BASEPRI, r3
 800d314:	f3bf 8f6f 	isb	sy
 800d318:	f3bf 8f4f 	dsb	sy
 800d31c:	60fb      	str	r3, [r7, #12]
 800d31e:	e7fe      	b.n	800d31e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800d320:	693b      	ldr	r3, [r7, #16]
 800d322:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d324:	2b00      	cmp	r3, #0
 800d326:	d109      	bne.n	800d33c <xTaskPriorityDisinherit+0x50>
 800d328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d32c:	f383 8811 	msr	BASEPRI, r3
 800d330:	f3bf 8f6f 	isb	sy
 800d334:	f3bf 8f4f 	dsb	sy
 800d338:	60bb      	str	r3, [r7, #8]
 800d33a:	e7fe      	b.n	800d33a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800d33c:	693b      	ldr	r3, [r7, #16]
 800d33e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d340:	1e5a      	subs	r2, r3, #1
 800d342:	693b      	ldr	r3, [r7, #16]
 800d344:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d346:	693b      	ldr	r3, [r7, #16]
 800d348:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d34a:	693b      	ldr	r3, [r7, #16]
 800d34c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d34e:	429a      	cmp	r2, r3
 800d350:	d044      	beq.n	800d3dc <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d352:	693b      	ldr	r3, [r7, #16]
 800d354:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d356:	2b00      	cmp	r3, #0
 800d358:	d140      	bne.n	800d3dc <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d35a:	693b      	ldr	r3, [r7, #16]
 800d35c:	3304      	adds	r3, #4
 800d35e:	4618      	mov	r0, r3
 800d360:	f7fd ffbc 	bl	800b2dc <uxListRemove>
 800d364:	4603      	mov	r3, r0
 800d366:	2b00      	cmp	r3, #0
 800d368:	d115      	bne.n	800d396 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d36a:	693b      	ldr	r3, [r7, #16]
 800d36c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d36e:	491f      	ldr	r1, [pc, #124]	; (800d3ec <xTaskPriorityDisinherit+0x100>)
 800d370:	4613      	mov	r3, r2
 800d372:	009b      	lsls	r3, r3, #2
 800d374:	4413      	add	r3, r2
 800d376:	009b      	lsls	r3, r3, #2
 800d378:	440b      	add	r3, r1
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d10a      	bne.n	800d396 <xTaskPriorityDisinherit+0xaa>
 800d380:	693b      	ldr	r3, [r7, #16]
 800d382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d384:	2201      	movs	r2, #1
 800d386:	fa02 f303 	lsl.w	r3, r2, r3
 800d38a:	43da      	mvns	r2, r3
 800d38c:	4b18      	ldr	r3, [pc, #96]	; (800d3f0 <xTaskPriorityDisinherit+0x104>)
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	4013      	ands	r3, r2
 800d392:	4a17      	ldr	r2, [pc, #92]	; (800d3f0 <xTaskPriorityDisinherit+0x104>)
 800d394:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d396:	693b      	ldr	r3, [r7, #16]
 800d398:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d39a:	693b      	ldr	r3, [r7, #16]
 800d39c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d39e:	693b      	ldr	r3, [r7, #16]
 800d3a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3a2:	f1c3 0207 	rsb	r2, r3, #7
 800d3a6:	693b      	ldr	r3, [r7, #16]
 800d3a8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d3aa:	693b      	ldr	r3, [r7, #16]
 800d3ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3ae:	2201      	movs	r2, #1
 800d3b0:	409a      	lsls	r2, r3
 800d3b2:	4b0f      	ldr	r3, [pc, #60]	; (800d3f0 <xTaskPriorityDisinherit+0x104>)
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	4313      	orrs	r3, r2
 800d3b8:	4a0d      	ldr	r2, [pc, #52]	; (800d3f0 <xTaskPriorityDisinherit+0x104>)
 800d3ba:	6013      	str	r3, [r2, #0]
 800d3bc:	693b      	ldr	r3, [r7, #16]
 800d3be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d3c0:	4613      	mov	r3, r2
 800d3c2:	009b      	lsls	r3, r3, #2
 800d3c4:	4413      	add	r3, r2
 800d3c6:	009b      	lsls	r3, r3, #2
 800d3c8:	4a08      	ldr	r2, [pc, #32]	; (800d3ec <xTaskPriorityDisinherit+0x100>)
 800d3ca:	441a      	add	r2, r3
 800d3cc:	693b      	ldr	r3, [r7, #16]
 800d3ce:	3304      	adds	r3, #4
 800d3d0:	4619      	mov	r1, r3
 800d3d2:	4610      	mov	r0, r2
 800d3d4:	f7fd ff25 	bl	800b222 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d3d8:	2301      	movs	r3, #1
 800d3da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d3dc:	697b      	ldr	r3, [r7, #20]
	}
 800d3de:	4618      	mov	r0, r3
 800d3e0:	3718      	adds	r7, #24
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	bd80      	pop	{r7, pc}
 800d3e6:	bf00      	nop
 800d3e8:	240046a8 	.word	0x240046a8
 800d3ec:	240046ac 	.word	0x240046ac
 800d3f0:	240047b0 	.word	0x240047b0

0800d3f4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d3f4:	b580      	push	{r7, lr}
 800d3f6:	b088      	sub	sp, #32
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	6078      	str	r0, [r7, #4]
 800d3fc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d402:	2301      	movs	r3, #1
 800d404:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	f000 8081 	beq.w	800d510 <vTaskPriorityDisinheritAfterTimeout+0x11c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d40e:	69bb      	ldr	r3, [r7, #24]
 800d410:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d412:	2b00      	cmp	r3, #0
 800d414:	d109      	bne.n	800d42a <vTaskPriorityDisinheritAfterTimeout+0x36>
 800d416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d41a:	f383 8811 	msr	BASEPRI, r3
 800d41e:	f3bf 8f6f 	isb	sy
 800d422:	f3bf 8f4f 	dsb	sy
 800d426:	60fb      	str	r3, [r7, #12]
 800d428:	e7fe      	b.n	800d428 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d42a:	69bb      	ldr	r3, [r7, #24]
 800d42c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d42e:	683a      	ldr	r2, [r7, #0]
 800d430:	429a      	cmp	r2, r3
 800d432:	d902      	bls.n	800d43a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d434:	683b      	ldr	r3, [r7, #0]
 800d436:	61fb      	str	r3, [r7, #28]
 800d438:	e002      	b.n	800d440 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d43a:	69bb      	ldr	r3, [r7, #24]
 800d43c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d43e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d440:	69bb      	ldr	r3, [r7, #24]
 800d442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d444:	69fa      	ldr	r2, [r7, #28]
 800d446:	429a      	cmp	r2, r3
 800d448:	d062      	beq.n	800d510 <vTaskPriorityDisinheritAfterTimeout+0x11c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d44a:	69bb      	ldr	r3, [r7, #24]
 800d44c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d44e:	697a      	ldr	r2, [r7, #20]
 800d450:	429a      	cmp	r2, r3
 800d452:	d15d      	bne.n	800d510 <vTaskPriorityDisinheritAfterTimeout+0x11c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d454:	4b30      	ldr	r3, [pc, #192]	; (800d518 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	69ba      	ldr	r2, [r7, #24]
 800d45a:	429a      	cmp	r2, r3
 800d45c:	d109      	bne.n	800d472 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 800d45e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d462:	f383 8811 	msr	BASEPRI, r3
 800d466:	f3bf 8f6f 	isb	sy
 800d46a:	f3bf 8f4f 	dsb	sy
 800d46e:	60bb      	str	r3, [r7, #8]
 800d470:	e7fe      	b.n	800d470 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d472:	69bb      	ldr	r3, [r7, #24]
 800d474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d476:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d478:	69bb      	ldr	r3, [r7, #24]
 800d47a:	69fa      	ldr	r2, [r7, #28]
 800d47c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d47e:	69bb      	ldr	r3, [r7, #24]
 800d480:	699b      	ldr	r3, [r3, #24]
 800d482:	2b00      	cmp	r3, #0
 800d484:	db04      	blt.n	800d490 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d486:	69fb      	ldr	r3, [r7, #28]
 800d488:	f1c3 0207 	rsb	r2, r3, #7
 800d48c:	69bb      	ldr	r3, [r7, #24]
 800d48e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d490:	69bb      	ldr	r3, [r7, #24]
 800d492:	6959      	ldr	r1, [r3, #20]
 800d494:	693a      	ldr	r2, [r7, #16]
 800d496:	4613      	mov	r3, r2
 800d498:	009b      	lsls	r3, r3, #2
 800d49a:	4413      	add	r3, r2
 800d49c:	009b      	lsls	r3, r3, #2
 800d49e:	4a1f      	ldr	r2, [pc, #124]	; (800d51c <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800d4a0:	4413      	add	r3, r2
 800d4a2:	4299      	cmp	r1, r3
 800d4a4:	d134      	bne.n	800d510 <vTaskPriorityDisinheritAfterTimeout+0x11c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d4a6:	69bb      	ldr	r3, [r7, #24]
 800d4a8:	3304      	adds	r3, #4
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	f7fd ff16 	bl	800b2dc <uxListRemove>
 800d4b0:	4603      	mov	r3, r0
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d115      	bne.n	800d4e2 <vTaskPriorityDisinheritAfterTimeout+0xee>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d4b6:	69bb      	ldr	r3, [r7, #24]
 800d4b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4ba:	4918      	ldr	r1, [pc, #96]	; (800d51c <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800d4bc:	4613      	mov	r3, r2
 800d4be:	009b      	lsls	r3, r3, #2
 800d4c0:	4413      	add	r3, r2
 800d4c2:	009b      	lsls	r3, r3, #2
 800d4c4:	440b      	add	r3, r1
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d10a      	bne.n	800d4e2 <vTaskPriorityDisinheritAfterTimeout+0xee>
 800d4cc:	69bb      	ldr	r3, [r7, #24]
 800d4ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4d0:	2201      	movs	r2, #1
 800d4d2:	fa02 f303 	lsl.w	r3, r2, r3
 800d4d6:	43da      	mvns	r2, r3
 800d4d8:	4b11      	ldr	r3, [pc, #68]	; (800d520 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	4013      	ands	r3, r2
 800d4de:	4a10      	ldr	r2, [pc, #64]	; (800d520 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800d4e0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d4e2:	69bb      	ldr	r3, [r7, #24]
 800d4e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4e6:	2201      	movs	r2, #1
 800d4e8:	409a      	lsls	r2, r3
 800d4ea:	4b0d      	ldr	r3, [pc, #52]	; (800d520 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	4313      	orrs	r3, r2
 800d4f0:	4a0b      	ldr	r2, [pc, #44]	; (800d520 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800d4f2:	6013      	str	r3, [r2, #0]
 800d4f4:	69bb      	ldr	r3, [r7, #24]
 800d4f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4f8:	4613      	mov	r3, r2
 800d4fa:	009b      	lsls	r3, r3, #2
 800d4fc:	4413      	add	r3, r2
 800d4fe:	009b      	lsls	r3, r3, #2
 800d500:	4a06      	ldr	r2, [pc, #24]	; (800d51c <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800d502:	441a      	add	r2, r3
 800d504:	69bb      	ldr	r3, [r7, #24]
 800d506:	3304      	adds	r3, #4
 800d508:	4619      	mov	r1, r3
 800d50a:	4610      	mov	r0, r2
 800d50c:	f7fd fe89 	bl	800b222 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d510:	bf00      	nop
 800d512:	3720      	adds	r7, #32
 800d514:	46bd      	mov	sp, r7
 800d516:	bd80      	pop	{r7, pc}
 800d518:	240046a8 	.word	0x240046a8
 800d51c:	240046ac 	.word	0x240046ac
 800d520:	240047b0 	.word	0x240047b0

0800d524 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d524:	b480      	push	{r7}
 800d526:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d528:	4b07      	ldr	r3, [pc, #28]	; (800d548 <pvTaskIncrementMutexHeldCount+0x24>)
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d004      	beq.n	800d53a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d530:	4b05      	ldr	r3, [pc, #20]	; (800d548 <pvTaskIncrementMutexHeldCount+0x24>)
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d536:	3201      	adds	r2, #1
 800d538:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800d53a:	4b03      	ldr	r3, [pc, #12]	; (800d548 <pvTaskIncrementMutexHeldCount+0x24>)
 800d53c:	681b      	ldr	r3, [r3, #0]
	}
 800d53e:	4618      	mov	r0, r3
 800d540:	46bd      	mov	sp, r7
 800d542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d546:	4770      	bx	lr
 800d548:	240046a8 	.word	0x240046a8

0800d54c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	b084      	sub	sp, #16
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
 800d554:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d556:	4b29      	ldr	r3, [pc, #164]	; (800d5fc <prvAddCurrentTaskToDelayedList+0xb0>)
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d55c:	4b28      	ldr	r3, [pc, #160]	; (800d600 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	3304      	adds	r3, #4
 800d562:	4618      	mov	r0, r3
 800d564:	f7fd feba 	bl	800b2dc <uxListRemove>
 800d568:	4603      	mov	r3, r0
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d10b      	bne.n	800d586 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d56e:	4b24      	ldr	r3, [pc, #144]	; (800d600 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d574:	2201      	movs	r2, #1
 800d576:	fa02 f303 	lsl.w	r3, r2, r3
 800d57a:	43da      	mvns	r2, r3
 800d57c:	4b21      	ldr	r3, [pc, #132]	; (800d604 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	4013      	ands	r3, r2
 800d582:	4a20      	ldr	r2, [pc, #128]	; (800d604 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d584:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d58c:	d10a      	bne.n	800d5a4 <prvAddCurrentTaskToDelayedList+0x58>
 800d58e:	683b      	ldr	r3, [r7, #0]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d007      	beq.n	800d5a4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d594:	4b1a      	ldr	r3, [pc, #104]	; (800d600 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	3304      	adds	r3, #4
 800d59a:	4619      	mov	r1, r3
 800d59c:	481a      	ldr	r0, [pc, #104]	; (800d608 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d59e:	f7fd fe40 	bl	800b222 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d5a2:	e026      	b.n	800d5f2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d5a4:	68fa      	ldr	r2, [r7, #12]
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	4413      	add	r3, r2
 800d5aa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d5ac:	4b14      	ldr	r3, [pc, #80]	; (800d600 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	68ba      	ldr	r2, [r7, #8]
 800d5b2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d5b4:	68ba      	ldr	r2, [r7, #8]
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	429a      	cmp	r2, r3
 800d5ba:	d209      	bcs.n	800d5d0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d5bc:	4b13      	ldr	r3, [pc, #76]	; (800d60c <prvAddCurrentTaskToDelayedList+0xc0>)
 800d5be:	681a      	ldr	r2, [r3, #0]
 800d5c0:	4b0f      	ldr	r3, [pc, #60]	; (800d600 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	3304      	adds	r3, #4
 800d5c6:	4619      	mov	r1, r3
 800d5c8:	4610      	mov	r0, r2
 800d5ca:	f7fd fe4e 	bl	800b26a <vListInsert>
}
 800d5ce:	e010      	b.n	800d5f2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d5d0:	4b0f      	ldr	r3, [pc, #60]	; (800d610 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d5d2:	681a      	ldr	r2, [r3, #0]
 800d5d4:	4b0a      	ldr	r3, [pc, #40]	; (800d600 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	3304      	adds	r3, #4
 800d5da:	4619      	mov	r1, r3
 800d5dc:	4610      	mov	r0, r2
 800d5de:	f7fd fe44 	bl	800b26a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d5e2:	4b0c      	ldr	r3, [pc, #48]	; (800d614 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	68ba      	ldr	r2, [r7, #8]
 800d5e8:	429a      	cmp	r2, r3
 800d5ea:	d202      	bcs.n	800d5f2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d5ec:	4a09      	ldr	r2, [pc, #36]	; (800d614 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d5ee:	68bb      	ldr	r3, [r7, #8]
 800d5f0:	6013      	str	r3, [r2, #0]
}
 800d5f2:	bf00      	nop
 800d5f4:	3710      	adds	r7, #16
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	bd80      	pop	{r7, pc}
 800d5fa:	bf00      	nop
 800d5fc:	240047ac 	.word	0x240047ac
 800d600:	240046a8 	.word	0x240046a8
 800d604:	240047b0 	.word	0x240047b0
 800d608:	24004794 	.word	0x24004794
 800d60c:	24004764 	.word	0x24004764
 800d610:	24004760 	.word	0x24004760
 800d614:	240047c8 	.word	0x240047c8

0800d618 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800d618:	b480      	push	{r7}
 800d61a:	b083      	sub	sp, #12
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	4603      	mov	r3, r0
 800d620:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800d622:	88fb      	ldrh	r3, [r7, #6]
 800d624:	021b      	lsls	r3, r3, #8
 800d626:	b21a      	sxth	r2, r3
 800d628:	88fb      	ldrh	r3, [r7, #6]
 800d62a:	0a1b      	lsrs	r3, r3, #8
 800d62c:	b29b      	uxth	r3, r3
 800d62e:	b21b      	sxth	r3, r3
 800d630:	4313      	orrs	r3, r2
 800d632:	b21b      	sxth	r3, r3
 800d634:	b29b      	uxth	r3, r3
}
 800d636:	4618      	mov	r0, r3
 800d638:	370c      	adds	r7, #12
 800d63a:	46bd      	mov	sp, r7
 800d63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d640:	4770      	bx	lr

0800d642 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800d642:	b480      	push	{r7}
 800d644:	b083      	sub	sp, #12
 800d646:	af00      	add	r7, sp, #0
 800d648:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	061a      	lsls	r2, r3, #24
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	021b      	lsls	r3, r3, #8
 800d652:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d656:	431a      	orrs	r2, r3
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	0a1b      	lsrs	r3, r3, #8
 800d65c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d660:	431a      	orrs	r2, r3
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	0e1b      	lsrs	r3, r3, #24
 800d666:	4313      	orrs	r3, r2
}
 800d668:	4618      	mov	r0, r3
 800d66a:	370c      	adds	r7, #12
 800d66c:	46bd      	mov	sp, r7
 800d66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d672:	4770      	bx	lr

0800d674 <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 800d678:	4b20      	ldr	r3, [pc, #128]	; (800d6fc <dhcp_inc_pcb_refcount+0x88>)
 800d67a:	781b      	ldrb	r3, [r3, #0]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d133      	bne.n	800d6e8 <dhcp_inc_pcb_refcount+0x74>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 800d680:	4b1f      	ldr	r3, [pc, #124]	; (800d700 <dhcp_inc_pcb_refcount+0x8c>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d005      	beq.n	800d694 <dhcp_inc_pcb_refcount+0x20>
 800d688:	4b1e      	ldr	r3, [pc, #120]	; (800d704 <dhcp_inc_pcb_refcount+0x90>)
 800d68a:	22e5      	movs	r2, #229	; 0xe5
 800d68c:	491e      	ldr	r1, [pc, #120]	; (800d708 <dhcp_inc_pcb_refcount+0x94>)
 800d68e:	481f      	ldr	r0, [pc, #124]	; (800d70c <dhcp_inc_pcb_refcount+0x98>)
 800d690:	f00d fa6a 	bl	801ab68 <iprintf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 800d694:	f00c face 	bl	8019c34 <udp_new>
 800d698:	4602      	mov	r2, r0
 800d69a:	4b19      	ldr	r3, [pc, #100]	; (800d700 <dhcp_inc_pcb_refcount+0x8c>)
 800d69c:	601a      	str	r2, [r3, #0]

    if (dhcp_pcb == NULL) {
 800d69e:	4b18      	ldr	r3, [pc, #96]	; (800d700 <dhcp_inc_pcb_refcount+0x8c>)
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d102      	bne.n	800d6ac <dhcp_inc_pcb_refcount+0x38>
      return ERR_MEM;
 800d6a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d6aa:	e024      	b.n	800d6f6 <dhcp_inc_pcb_refcount+0x82>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 800d6ac:	4b14      	ldr	r3, [pc, #80]	; (800d700 <dhcp_inc_pcb_refcount+0x8c>)
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	7a5a      	ldrb	r2, [r3, #9]
 800d6b2:	4b13      	ldr	r3, [pc, #76]	; (800d700 <dhcp_inc_pcb_refcount+0x8c>)
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	f042 0220 	orr.w	r2, r2, #32
 800d6ba:	b2d2      	uxtb	r2, r2
 800d6bc:	725a      	strb	r2, [r3, #9]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 800d6be:	4b10      	ldr	r3, [pc, #64]	; (800d700 <dhcp_inc_pcb_refcount+0x8c>)
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	2244      	movs	r2, #68	; 0x44
 800d6c4:	4912      	ldr	r1, [pc, #72]	; (800d710 <dhcp_inc_pcb_refcount+0x9c>)
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	f00c f95c 	bl	8019984 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 800d6cc:	4b0c      	ldr	r3, [pc, #48]	; (800d700 <dhcp_inc_pcb_refcount+0x8c>)
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	2243      	movs	r2, #67	; 0x43
 800d6d2:	490f      	ldr	r1, [pc, #60]	; (800d710 <dhcp_inc_pcb_refcount+0x9c>)
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	f00c f9dd 	bl	8019a94 <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 800d6da:	4b09      	ldr	r3, [pc, #36]	; (800d700 <dhcp_inc_pcb_refcount+0x8c>)
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	2200      	movs	r2, #0
 800d6e0:	490c      	ldr	r1, [pc, #48]	; (800d714 <dhcp_inc_pcb_refcount+0xa0>)
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	f00c fa44 	bl	8019b70 <udp_recv>
  }

  dhcp_pcb_refcount++;
 800d6e8:	4b04      	ldr	r3, [pc, #16]	; (800d6fc <dhcp_inc_pcb_refcount+0x88>)
 800d6ea:	781b      	ldrb	r3, [r3, #0]
 800d6ec:	3301      	adds	r3, #1
 800d6ee:	b2da      	uxtb	r2, r3
 800d6f0:	4b02      	ldr	r3, [pc, #8]	; (800d6fc <dhcp_inc_pcb_refcount+0x88>)
 800d6f2:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 800d6f4:	2300      	movs	r3, #0
}
 800d6f6:	4618      	mov	r0, r3
 800d6f8:	bd80      	pop	{r7, pc}
 800d6fa:	bf00      	nop
 800d6fc:	240047d8 	.word	0x240047d8
 800d700:	240047d4 	.word	0x240047d4
 800d704:	0801cd90 	.word	0x0801cd90
 800d708:	0801cde4 	.word	0x0801cde4
 800d70c:	0801ce0c 	.word	0x0801ce0c
 800d710:	0801fe5c 	.word	0x0801fe5c
 800d714:	0800efd1 	.word	0x0800efd1

0800d718 <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 800d71c:	4b0e      	ldr	r3, [pc, #56]	; (800d758 <dhcp_dec_pcb_refcount+0x40>)
 800d71e:	781b      	ldrb	r3, [r3, #0]
 800d720:	2b00      	cmp	r3, #0
 800d722:	d105      	bne.n	800d730 <dhcp_dec_pcb_refcount+0x18>
 800d724:	4b0d      	ldr	r3, [pc, #52]	; (800d75c <dhcp_dec_pcb_refcount+0x44>)
 800d726:	22ff      	movs	r2, #255	; 0xff
 800d728:	490d      	ldr	r1, [pc, #52]	; (800d760 <dhcp_dec_pcb_refcount+0x48>)
 800d72a:	480e      	ldr	r0, [pc, #56]	; (800d764 <dhcp_dec_pcb_refcount+0x4c>)
 800d72c:	f00d fa1c 	bl	801ab68 <iprintf>
  dhcp_pcb_refcount--;
 800d730:	4b09      	ldr	r3, [pc, #36]	; (800d758 <dhcp_dec_pcb_refcount+0x40>)
 800d732:	781b      	ldrb	r3, [r3, #0]
 800d734:	3b01      	subs	r3, #1
 800d736:	b2da      	uxtb	r2, r3
 800d738:	4b07      	ldr	r3, [pc, #28]	; (800d758 <dhcp_dec_pcb_refcount+0x40>)
 800d73a:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 800d73c:	4b06      	ldr	r3, [pc, #24]	; (800d758 <dhcp_dec_pcb_refcount+0x40>)
 800d73e:	781b      	ldrb	r3, [r3, #0]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d107      	bne.n	800d754 <dhcp_dec_pcb_refcount+0x3c>
    udp_remove(dhcp_pcb);
 800d744:	4b08      	ldr	r3, [pc, #32]	; (800d768 <dhcp_dec_pcb_refcount+0x50>)
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	4618      	mov	r0, r3
 800d74a:	f00c fa31 	bl	8019bb0 <udp_remove>
    dhcp_pcb = NULL;
 800d74e:	4b06      	ldr	r3, [pc, #24]	; (800d768 <dhcp_dec_pcb_refcount+0x50>)
 800d750:	2200      	movs	r2, #0
 800d752:	601a      	str	r2, [r3, #0]
  }
}
 800d754:	bf00      	nop
 800d756:	bd80      	pop	{r7, pc}
 800d758:	240047d8 	.word	0x240047d8
 800d75c:	0801cd90 	.word	0x0801cd90
 800d760:	0801ce34 	.word	0x0801ce34
 800d764:	0801ce0c 	.word	0x0801ce0c
 800d768:	240047d4 	.word	0x240047d4

0800d76c <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 800d76c:	b580      	push	{r7, lr}
 800d76e:	b084      	sub	sp, #16
 800d770:	af00      	add	r7, sp, #0
 800d772:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d778:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 800d77a:	210c      	movs	r1, #12
 800d77c:	68f8      	ldr	r0, [r7, #12]
 800d77e:	f001 f869 	bl	800e854 <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 800d782:	4b06      	ldr	r3, [pc, #24]	; (800d79c <dhcp_handle_nak+0x30>)
 800d784:	4a05      	ldr	r2, [pc, #20]	; (800d79c <dhcp_handle_nak+0x30>)
 800d786:	4905      	ldr	r1, [pc, #20]	; (800d79c <dhcp_handle_nak+0x30>)
 800d788:	6878      	ldr	r0, [r7, #4]
 800d78a:	f005 f8a3 	bl	80128d4 <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 800d78e:	6878      	ldr	r0, [r7, #4]
 800d790:	f000 fc5c 	bl	800e04c <dhcp_discover>
}
 800d794:	bf00      	nop
 800d796:	3710      	adds	r7, #16
 800d798:	46bd      	mov	sp, r7
 800d79a:	bd80      	pop	{r7, pc}
 800d79c:	0801fe5c 	.word	0x0801fe5c

0800d7a0 <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b084      	sub	sp, #16
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7ac:	60fb      	str	r3, [r7, #12]
  err_t result;
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
              (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 800d7ae:	2108      	movs	r1, #8
 800d7b0:	68f8      	ldr	r0, [r7, #12]
 800d7b2:	f001 f84f 	bl	800e854 <dhcp_set_state>
  /* create an ARP query for the offered IP address, expecting that no host
     responds, as the IP address should not be in use. */
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	331c      	adds	r3, #28
 800d7ba:	2200      	movs	r2, #0
 800d7bc:	4619      	mov	r1, r3
 800d7be:	6878      	ldr	r0, [r7, #4]
 800d7c0:	f002 fb4e 	bl	800fe60 <etharp_query>
 800d7c4:	4603      	mov	r3, r0
 800d7c6:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_check: could not perform ARP query\n"));
  }
  if (dhcp->tries < 255) {
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	799b      	ldrb	r3, [r3, #6]
 800d7cc:	2bff      	cmp	r3, #255	; 0xff
 800d7ce:	d005      	beq.n	800d7dc <dhcp_check+0x3c>
    dhcp->tries++;
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	799b      	ldrb	r3, [r3, #6]
 800d7d4:	3301      	adds	r3, #1
 800d7d6:	b2da      	uxtb	r2, r3
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	719a      	strb	r2, [r3, #6]
  }
  msecs = 500;
 800d7dc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800d7e0:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 800d7e2:	893b      	ldrh	r3, [r7, #8]
 800d7e4:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800d7e8:	4a06      	ldr	r2, [pc, #24]	; (800d804 <dhcp_check+0x64>)
 800d7ea:	fb82 1203 	smull	r1, r2, r2, r3
 800d7ee:	1152      	asrs	r2, r2, #5
 800d7f0:	17db      	asrs	r3, r3, #31
 800d7f2:	1ad3      	subs	r3, r2, r3
 800d7f4:	b29a      	uxth	r2, r3
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_check(): set request timeout %"U16_F" msecs\n", msecs));
}
 800d7fa:	bf00      	nop
 800d7fc:	3710      	adds	r7, #16
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}
 800d802:	bf00      	nop
 800d804:	10624dd3 	.word	0x10624dd3

0800d808 <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif, struct dhcp_msg *msg_in)
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	b084      	sub	sp, #16
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
 800d810:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d816:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 800d818:	4b0c      	ldr	r3, [pc, #48]	; (800d84c <dhcp_handle_offer+0x44>)
 800d81a:	789b      	ldrb	r3, [r3, #2]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d011      	beq.n	800d844 <dhcp_handle_offer+0x3c>
    dhcp->request_timeout = 0; /* stop timer */
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	2200      	movs	r2, #0
 800d824:	811a      	strh	r2, [r3, #8]

    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 800d826:	4b0a      	ldr	r3, [pc, #40]	; (800d850 <dhcp_handle_offer+0x48>)
 800d828:	689b      	ldr	r3, [r3, #8]
 800d82a:	4618      	mov	r0, r3
 800d82c:	f7ff ff09 	bl	800d642 <lwip_htonl>
 800d830:	4602      	mov	r2, r0
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	619a      	str	r2, [r3, #24]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
                ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 800d836:	683b      	ldr	r3, [r7, #0]
 800d838:	691a      	ldr	r2, [r3, #16]
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	61da      	str	r2, [r3, #28]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
                ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 800d83e:	6878      	ldr	r0, [r7, #4]
 800d840:	f000 f808 	bl	800d854 <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void *)netif));
  }
}
 800d844:	bf00      	nop
 800d846:	3710      	adds	r7, #16
 800d848:	46bd      	mov	sp, r7
 800d84a:	bd80      	pop	{r7, pc}
 800d84c:	24005938 	.word	0x24005938
 800d850:	24005940 	.word	0x24005940

0800d854 <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 800d854:	b5b0      	push	{r4, r5, r7, lr}
 800d856:	b08a      	sub	sp, #40	; 0x28
 800d858:	af02      	add	r7, sp, #8
 800d85a:	6078      	str	r0, [r7, #4]
  u16_t msecs;
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d109      	bne.n	800d876 <dhcp_select+0x22>
 800d862:	4b71      	ldr	r3, [pc, #452]	; (800da28 <dhcp_select+0x1d4>)
 800d864:	f240 1277 	movw	r2, #375	; 0x177
 800d868:	4970      	ldr	r1, [pc, #448]	; (800da2c <dhcp_select+0x1d8>)
 800d86a:	4871      	ldr	r0, [pc, #452]	; (800da30 <dhcp_select+0x1dc>)
 800d86c:	f00d f97c 	bl	801ab68 <iprintf>
 800d870:	f06f 030f 	mvn.w	r3, #15
 800d874:	e0d3      	b.n	800da1e <dhcp_select+0x1ca>
  dhcp = netif_dhcp_data(netif);
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d87a:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 800d87c:	69bb      	ldr	r3, [r7, #24]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d109      	bne.n	800d896 <dhcp_select+0x42>
 800d882:	4b69      	ldr	r3, [pc, #420]	; (800da28 <dhcp_select+0x1d4>)
 800d884:	f240 1279 	movw	r2, #377	; 0x179
 800d888:	496a      	ldr	r1, [pc, #424]	; (800da34 <dhcp_select+0x1e0>)
 800d88a:	4869      	ldr	r0, [pc, #420]	; (800da30 <dhcp_select+0x1dc>)
 800d88c:	f00d f96c 	bl	801ab68 <iprintf>
 800d890:	f06f 0305 	mvn.w	r3, #5
 800d894:	e0c3      	b.n	800da1e <dhcp_select+0x1ca>

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 800d896:	2101      	movs	r1, #1
 800d898:	69b8      	ldr	r0, [r7, #24]
 800d89a:	f000 ffdb 	bl	800e854 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 800d89e:	f107 030c 	add.w	r3, r7, #12
 800d8a2:	2203      	movs	r2, #3
 800d8a4:	69b9      	ldr	r1, [r7, #24]
 800d8a6:	6878      	ldr	r0, [r7, #4]
 800d8a8:	f001 fc5e 	bl	800f168 <dhcp_create_msg>
 800d8ac:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 800d8ae:	697b      	ldr	r3, [r7, #20]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	f000 8085 	beq.w	800d9c0 <dhcp_select+0x16c>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 800d8b6:	697b      	ldr	r3, [r7, #20]
 800d8b8:	685b      	ldr	r3, [r3, #4]
 800d8ba:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 800d8bc:	89b8      	ldrh	r0, [r7, #12]
 800d8be:	693b      	ldr	r3, [r7, #16]
 800d8c0:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800d8c4:	2302      	movs	r3, #2
 800d8c6:	2239      	movs	r2, #57	; 0x39
 800d8c8:	f000 ffde 	bl	800e888 <dhcp_option>
 800d8cc:	4603      	mov	r3, r0
 800d8ce:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 800d8d0:	89b8      	ldrh	r0, [r7, #12]
 800d8d2:	693b      	ldr	r3, [r7, #16]
 800d8d4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d8dc:	461a      	mov	r2, r3
 800d8de:	f001 f82d 	bl	800e93c <dhcp_option_short>
 800d8e2:	4603      	mov	r3, r0
 800d8e4:	81bb      	strh	r3, [r7, #12]

    /* MUST request the offered IP address */
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 800d8e6:	89b8      	ldrh	r0, [r7, #12]
 800d8e8:	693b      	ldr	r3, [r7, #16]
 800d8ea:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800d8ee:	2304      	movs	r3, #4
 800d8f0:	2232      	movs	r2, #50	; 0x32
 800d8f2:	f000 ffc9 	bl	800e888 <dhcp_option>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 800d8fa:	89bc      	ldrh	r4, [r7, #12]
 800d8fc:	693b      	ldr	r3, [r7, #16]
 800d8fe:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 800d902:	69bb      	ldr	r3, [r7, #24]
 800d904:	69db      	ldr	r3, [r3, #28]
 800d906:	4618      	mov	r0, r3
 800d908:	f7ff fe9b 	bl	800d642 <lwip_htonl>
 800d90c:	4603      	mov	r3, r0
 800d90e:	461a      	mov	r2, r3
 800d910:	4629      	mov	r1, r5
 800d912:	4620      	mov	r0, r4
 800d914:	f001 f844 	bl	800e9a0 <dhcp_option_long>
 800d918:	4603      	mov	r3, r0
 800d91a:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 800d91c:	89b8      	ldrh	r0, [r7, #12]
 800d91e:	693b      	ldr	r3, [r7, #16]
 800d920:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800d924:	2304      	movs	r3, #4
 800d926:	2236      	movs	r2, #54	; 0x36
 800d928:	f000 ffae 	bl	800e888 <dhcp_option>
 800d92c:	4603      	mov	r3, r0
 800d92e:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 800d930:	89bc      	ldrh	r4, [r7, #12]
 800d932:	693b      	ldr	r3, [r7, #16]
 800d934:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 800d938:	69bb      	ldr	r3, [r7, #24]
 800d93a:	699b      	ldr	r3, [r3, #24]
 800d93c:	4618      	mov	r0, r3
 800d93e:	f7ff fe80 	bl	800d642 <lwip_htonl>
 800d942:	4603      	mov	r3, r0
 800d944:	461a      	mov	r2, r3
 800d946:	4629      	mov	r1, r5
 800d948:	4620      	mov	r0, r4
 800d94a:	f001 f829 	bl	800e9a0 <dhcp_option_long>
 800d94e:	4603      	mov	r3, r0
 800d950:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 800d952:	89b8      	ldrh	r0, [r7, #12]
 800d954:	693b      	ldr	r3, [r7, #16]
 800d956:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800d95a:	2303      	movs	r3, #3
 800d95c:	2237      	movs	r2, #55	; 0x37
 800d95e:	f000 ff93 	bl	800e888 <dhcp_option>
 800d962:	4603      	mov	r3, r0
 800d964:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800d966:	2300      	movs	r3, #0
 800d968:	77bb      	strb	r3, [r7, #30]
 800d96a:	e00e      	b.n	800d98a <dhcp_select+0x136>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 800d96c:	89b8      	ldrh	r0, [r7, #12]
 800d96e:	693b      	ldr	r3, [r7, #16]
 800d970:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800d974:	7fbb      	ldrb	r3, [r7, #30]
 800d976:	4a30      	ldr	r2, [pc, #192]	; (800da38 <dhcp_select+0x1e4>)
 800d978:	5cd3      	ldrb	r3, [r2, r3]
 800d97a:	461a      	mov	r2, r3
 800d97c:	f000 ffb8 	bl	800e8f0 <dhcp_option_byte>
 800d980:	4603      	mov	r3, r0
 800d982:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800d984:	7fbb      	ldrb	r3, [r7, #30]
 800d986:	3301      	adds	r3, #1
 800d988:	77bb      	strb	r3, [r7, #30]
 800d98a:	7fbb      	ldrb	r3, [r7, #30]
 800d98c:	2b02      	cmp	r3, #2
 800d98e:	d9ed      	bls.n	800d96c <dhcp_select+0x118>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REQUESTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 800d990:	89b8      	ldrh	r0, [r7, #12]
 800d992:	693b      	ldr	r3, [r7, #16]
 800d994:	33f0      	adds	r3, #240	; 0xf0
 800d996:	697a      	ldr	r2, [r7, #20]
 800d998:	4619      	mov	r1, r3
 800d99a:	f001 fcbb 	bl	800f314 <dhcp_option_trailer>

    /* send broadcast to any DHCP server */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 800d99e:	4b27      	ldr	r3, [pc, #156]	; (800da3c <dhcp_select+0x1e8>)
 800d9a0:	6818      	ldr	r0, [r3, #0]
 800d9a2:	4b27      	ldr	r3, [pc, #156]	; (800da40 <dhcp_select+0x1ec>)
 800d9a4:	9301      	str	r3, [sp, #4]
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	9300      	str	r3, [sp, #0]
 800d9aa:	2343      	movs	r3, #67	; 0x43
 800d9ac:	4a25      	ldr	r2, [pc, #148]	; (800da44 <dhcp_select+0x1f0>)
 800d9ae:	6979      	ldr	r1, [r7, #20]
 800d9b0:	f00b ff02 	bl	80197b8 <udp_sendto_if_src>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 800d9b8:	6978      	ldr	r0, [r7, #20]
 800d9ba:	f005 fc95 	bl	80132e8 <pbuf_free>
 800d9be:	e001      	b.n	800d9c4 <dhcp_select+0x170>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
    result = ERR_MEM;
 800d9c0:	23ff      	movs	r3, #255	; 0xff
 800d9c2:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 800d9c4:	69bb      	ldr	r3, [r7, #24]
 800d9c6:	799b      	ldrb	r3, [r3, #6]
 800d9c8:	2bff      	cmp	r3, #255	; 0xff
 800d9ca:	d005      	beq.n	800d9d8 <dhcp_select+0x184>
    dhcp->tries++;
 800d9cc:	69bb      	ldr	r3, [r7, #24]
 800d9ce:	799b      	ldrb	r3, [r3, #6]
 800d9d0:	3301      	adds	r3, #1
 800d9d2:	b2da      	uxtb	r2, r3
 800d9d4:	69bb      	ldr	r3, [r7, #24]
 800d9d6:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 800d9d8:	69bb      	ldr	r3, [r7, #24]
 800d9da:	799b      	ldrb	r3, [r3, #6]
 800d9dc:	2b05      	cmp	r3, #5
 800d9de:	d80d      	bhi.n	800d9fc <dhcp_select+0x1a8>
 800d9e0:	69bb      	ldr	r3, [r7, #24]
 800d9e2:	799b      	ldrb	r3, [r3, #6]
 800d9e4:	461a      	mov	r2, r3
 800d9e6:	2301      	movs	r3, #1
 800d9e8:	4093      	lsls	r3, r2
 800d9ea:	b29b      	uxth	r3, r3
 800d9ec:	461a      	mov	r2, r3
 800d9ee:	0152      	lsls	r2, r2, #5
 800d9f0:	1ad2      	subs	r2, r2, r3
 800d9f2:	0092      	lsls	r2, r2, #2
 800d9f4:	4413      	add	r3, r2
 800d9f6:	00db      	lsls	r3, r3, #3
 800d9f8:	b29b      	uxth	r3, r3
 800d9fa:	e001      	b.n	800da00 <dhcp_select+0x1ac>
 800d9fc:	f64e 2360 	movw	r3, #60000	; 0xea60
 800da00:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 800da02:	89fb      	ldrh	r3, [r7, #14]
 800da04:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800da08:	4a0f      	ldr	r2, [pc, #60]	; (800da48 <dhcp_select+0x1f4>)
 800da0a:	fb82 1203 	smull	r1, r2, r2, r3
 800da0e:	1152      	asrs	r2, r2, #5
 800da10:	17db      	asrs	r3, r3, #31
 800da12:	1ad3      	subs	r3, r2, r3
 800da14:	b29a      	uxth	r2, r3
 800da16:	69bb      	ldr	r3, [r7, #24]
 800da18:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 800da1a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800da1e:	4618      	mov	r0, r3
 800da20:	3720      	adds	r7, #32
 800da22:	46bd      	mov	sp, r7
 800da24:	bdb0      	pop	{r4, r5, r7, pc}
 800da26:	bf00      	nop
 800da28:	0801cd90 	.word	0x0801cd90
 800da2c:	0801ce58 	.word	0x0801ce58
 800da30:	0801ce0c 	.word	0x0801ce0c
 800da34:	0801ce74 	.word	0x0801ce74
 800da38:	24000028 	.word	0x24000028
 800da3c:	240047d4 	.word	0x240047d4
 800da40:	0801fe5c 	.word	0x0801fe5c
 800da44:	0801fe60 	.word	0x0801fe60
 800da48:	10624dd3 	.word	0x10624dd3

0800da4c <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b082      	sub	sp, #8
 800da50:	af00      	add	r7, sp, #0
  struct netif *netif;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  NETIF_FOREACH(netif) {
 800da52:	4b27      	ldr	r3, [pc, #156]	; (800daf0 <dhcp_coarse_tmr+0xa4>)
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	607b      	str	r3, [r7, #4]
 800da58:	e042      	b.n	800dae0 <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da5e:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 800da60:	683b      	ldr	r3, [r7, #0]
 800da62:	2b00      	cmp	r3, #0
 800da64:	d039      	beq.n	800dada <dhcp_coarse_tmr+0x8e>
 800da66:	683b      	ldr	r3, [r7, #0]
 800da68:	795b      	ldrb	r3, [r3, #5]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d035      	beq.n	800dada <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 800da6e:	683b      	ldr	r3, [r7, #0]
 800da70:	8a9b      	ldrh	r3, [r3, #20]
 800da72:	2b00      	cmp	r3, #0
 800da74:	d012      	beq.n	800da9c <dhcp_coarse_tmr+0x50>
 800da76:	683b      	ldr	r3, [r7, #0]
 800da78:	8a5b      	ldrh	r3, [r3, #18]
 800da7a:	3301      	adds	r3, #1
 800da7c:	b29a      	uxth	r2, r3
 800da7e:	683b      	ldr	r3, [r7, #0]
 800da80:	825a      	strh	r2, [r3, #18]
 800da82:	683b      	ldr	r3, [r7, #0]
 800da84:	8a5a      	ldrh	r2, [r3, #18]
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	8a9b      	ldrh	r3, [r3, #20]
 800da8a:	429a      	cmp	r2, r3
 800da8c:	d106      	bne.n	800da9c <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release_and_stop(netif);
 800da8e:	6878      	ldr	r0, [r7, #4]
 800da90:	f000 fe46 	bl	800e720 <dhcp_release_and_stop>
        dhcp_start(netif);
 800da94:	6878      	ldr	r0, [r7, #4]
 800da96:	f000 f96b 	bl	800dd70 <dhcp_start>
 800da9a:	e01e      	b.n	800dada <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 800da9c:	683b      	ldr	r3, [r7, #0]
 800da9e:	8a1b      	ldrh	r3, [r3, #16]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d00b      	beq.n	800dabc <dhcp_coarse_tmr+0x70>
 800daa4:	683b      	ldr	r3, [r7, #0]
 800daa6:	8a1b      	ldrh	r3, [r3, #16]
 800daa8:	1e5a      	subs	r2, r3, #1
 800daaa:	b291      	uxth	r1, r2
 800daac:	683a      	ldr	r2, [r7, #0]
 800daae:	8211      	strh	r1, [r2, #16]
 800dab0:	2b01      	cmp	r3, #1
 800dab2:	d103      	bne.n	800dabc <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 800dab4:	6878      	ldr	r0, [r7, #4]
 800dab6:	f000 f8c7 	bl	800dc48 <dhcp_t2_timeout>
 800daba:	e00e      	b.n	800dada <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 800dabc:	683b      	ldr	r3, [r7, #0]
 800dabe:	89db      	ldrh	r3, [r3, #14]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d00a      	beq.n	800dada <dhcp_coarse_tmr+0x8e>
 800dac4:	683b      	ldr	r3, [r7, #0]
 800dac6:	89db      	ldrh	r3, [r3, #14]
 800dac8:	1e5a      	subs	r2, r3, #1
 800daca:	b291      	uxth	r1, r2
 800dacc:	683a      	ldr	r2, [r7, #0]
 800dace:	81d1      	strh	r1, [r2, #14]
 800dad0:	2b01      	cmp	r3, #1
 800dad2:	d102      	bne.n	800dada <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 800dad4:	6878      	ldr	r0, [r7, #4]
 800dad6:	f000 f888 	bl	800dbea <dhcp_t1_timeout>
  NETIF_FOREACH(netif) {
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	607b      	str	r3, [r7, #4]
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d1b9      	bne.n	800da5a <dhcp_coarse_tmr+0xe>
      }
    }
  }
}
 800dae6:	bf00      	nop
 800dae8:	3708      	adds	r7, #8
 800daea:	46bd      	mov	sp, r7
 800daec:	bd80      	pop	{r7, pc}
 800daee:	bf00      	nop
 800daf0:	24008a30 	.word	0x24008a30

0800daf4 <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 800daf4:	b580      	push	{r7, lr}
 800daf6:	b082      	sub	sp, #8
 800daf8:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 800dafa:	4b16      	ldr	r3, [pc, #88]	; (800db54 <dhcp_fine_tmr+0x60>)
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	607b      	str	r3, [r7, #4]
 800db00:	e020      	b.n	800db44 <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db06:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 800db08:	683b      	ldr	r3, [r7, #0]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d017      	beq.n	800db3e <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 800db0e:	683b      	ldr	r3, [r7, #0]
 800db10:	891b      	ldrh	r3, [r3, #8]
 800db12:	2b01      	cmp	r3, #1
 800db14:	d906      	bls.n	800db24 <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 800db16:	683b      	ldr	r3, [r7, #0]
 800db18:	891b      	ldrh	r3, [r3, #8]
 800db1a:	3b01      	subs	r3, #1
 800db1c:	b29a      	uxth	r2, r3
 800db1e:	683b      	ldr	r3, [r7, #0]
 800db20:	811a      	strh	r2, [r3, #8]
 800db22:	e00c      	b.n	800db3e <dhcp_fine_tmr+0x4a>
      } else if (dhcp->request_timeout == 1) {
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	891b      	ldrh	r3, [r3, #8]
 800db28:	2b01      	cmp	r3, #1
 800db2a:	d108      	bne.n	800db3e <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 800db2c:	683b      	ldr	r3, [r7, #0]
 800db2e:	891b      	ldrh	r3, [r3, #8]
 800db30:	3b01      	subs	r3, #1
 800db32:	b29a      	uxth	r2, r3
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	811a      	strh	r2, [r3, #8]
        /* { dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 800db38:	6878      	ldr	r0, [r7, #4]
 800db3a:	f000 f80d 	bl	800db58 <dhcp_timeout>
  NETIF_FOREACH(netif) {
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	607b      	str	r3, [r7, #4]
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	2b00      	cmp	r3, #0
 800db48:	d1db      	bne.n	800db02 <dhcp_fine_tmr+0xe>
      }
    }
  }
}
 800db4a:	bf00      	nop
 800db4c:	3708      	adds	r7, #8
 800db4e:	46bd      	mov	sp, r7
 800db50:	bd80      	pop	{r7, pc}
 800db52:	bf00      	nop
 800db54:	24008a30 	.word	0x24008a30

0800db58 <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 800db58:	b580      	push	{r7, lr}
 800db5a:	b084      	sub	sp, #16
 800db5c:	af00      	add	r7, sp, #0
 800db5e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db64:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	795b      	ldrb	r3, [r3, #5]
 800db6a:	2b0c      	cmp	r3, #12
 800db6c:	d003      	beq.n	800db76 <dhcp_timeout+0x1e>
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	795b      	ldrb	r3, [r3, #5]
 800db72:	2b06      	cmp	r3, #6
 800db74:	d103      	bne.n	800db7e <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 800db76:	6878      	ldr	r0, [r7, #4]
 800db78:	f000 fa68 	bl	800e04c <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 800db7c:	e031      	b.n	800dbe2 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	795b      	ldrb	r3, [r3, #5]
 800db82:	2b01      	cmp	r3, #1
 800db84:	d10e      	bne.n	800dba4 <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	799b      	ldrb	r3, [r3, #6]
 800db8a:	2b05      	cmp	r3, #5
 800db8c:	d803      	bhi.n	800db96 <dhcp_timeout+0x3e>
      dhcp_select(netif);
 800db8e:	6878      	ldr	r0, [r7, #4]
 800db90:	f7ff fe60 	bl	800d854 <dhcp_select>
}
 800db94:	e025      	b.n	800dbe2 <dhcp_timeout+0x8a>
      dhcp_release_and_stop(netif);
 800db96:	6878      	ldr	r0, [r7, #4]
 800db98:	f000 fdc2 	bl	800e720 <dhcp_release_and_stop>
      dhcp_start(netif);
 800db9c:	6878      	ldr	r0, [r7, #4]
 800db9e:	f000 f8e7 	bl	800dd70 <dhcp_start>
}
 800dba2:	e01e      	b.n	800dbe2 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	795b      	ldrb	r3, [r3, #5]
 800dba8:	2b08      	cmp	r3, #8
 800dbaa:	d10b      	bne.n	800dbc4 <dhcp_timeout+0x6c>
    if (dhcp->tries <= 1) {
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	799b      	ldrb	r3, [r3, #6]
 800dbb0:	2b01      	cmp	r3, #1
 800dbb2:	d803      	bhi.n	800dbbc <dhcp_timeout+0x64>
      dhcp_check(netif);
 800dbb4:	6878      	ldr	r0, [r7, #4]
 800dbb6:	f7ff fdf3 	bl	800d7a0 <dhcp_check>
}
 800dbba:	e012      	b.n	800dbe2 <dhcp_timeout+0x8a>
      dhcp_bind(netif);
 800dbbc:	6878      	ldr	r0, [r7, #4]
 800dbbe:	f000 fae7 	bl	800e190 <dhcp_bind>
}
 800dbc2:	e00e      	b.n	800dbe2 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	795b      	ldrb	r3, [r3, #5]
 800dbc8:	2b03      	cmp	r3, #3
 800dbca:	d10a      	bne.n	800dbe2 <dhcp_timeout+0x8a>
    if (dhcp->tries < REBOOT_TRIES) {
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	799b      	ldrb	r3, [r3, #6]
 800dbd0:	2b01      	cmp	r3, #1
 800dbd2:	d803      	bhi.n	800dbdc <dhcp_timeout+0x84>
      dhcp_reboot(netif);
 800dbd4:	6878      	ldr	r0, [r7, #4]
 800dbd6:	f000 fced 	bl	800e5b4 <dhcp_reboot>
}
 800dbda:	e002      	b.n	800dbe2 <dhcp_timeout+0x8a>
      dhcp_discover(netif);
 800dbdc:	6878      	ldr	r0, [r7, #4]
 800dbde:	f000 fa35 	bl	800e04c <dhcp_discover>
}
 800dbe2:	bf00      	nop
 800dbe4:	3710      	adds	r7, #16
 800dbe6:	46bd      	mov	sp, r7
 800dbe8:	bd80      	pop	{r7, pc}

0800dbea <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 800dbea:	b580      	push	{r7, lr}
 800dbec:	b084      	sub	sp, #16
 800dbee:	af00      	add	r7, sp, #0
 800dbf0:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbf6:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	795b      	ldrb	r3, [r3, #5]
 800dbfc:	2b01      	cmp	r3, #1
 800dbfe:	d007      	beq.n	800dc10 <dhcp_t1_timeout+0x26>
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	795b      	ldrb	r3, [r3, #5]
 800dc04:	2b0a      	cmp	r3, #10
 800dc06:	d003      	beq.n	800dc10 <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 800dc0c:	2b05      	cmp	r3, #5
 800dc0e:	d117      	bne.n	800dc40 <dhcp_t1_timeout+0x56>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 800dc10:	6878      	ldr	r0, [r7, #4]
 800dc12:	f000 fb97 	bl	800e344 <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	899b      	ldrh	r3, [r3, #12]
 800dc1a:	461a      	mov	r2, r3
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	8a5b      	ldrh	r3, [r3, #18]
 800dc20:	1ad3      	subs	r3, r2, r3
 800dc22:	2b01      	cmp	r3, #1
 800dc24:	dd0c      	ble.n	800dc40 <dhcp_t1_timeout+0x56>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	899b      	ldrh	r3, [r3, #12]
 800dc2a:	461a      	mov	r2, r3
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	8a5b      	ldrh	r3, [r3, #18]
 800dc30:	1ad3      	subs	r3, r2, r3
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	da00      	bge.n	800dc38 <dhcp_t1_timeout+0x4e>
 800dc36:	3301      	adds	r3, #1
 800dc38:	105b      	asrs	r3, r3, #1
 800dc3a:	b29a      	uxth	r2, r3
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	81da      	strh	r2, [r3, #14]
    }
  }
}
 800dc40:	bf00      	nop
 800dc42:	3710      	adds	r7, #16
 800dc44:	46bd      	mov	sp, r7
 800dc46:	bd80      	pop	{r7, pc}

0800dc48 <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b084      	sub	sp, #16
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc54:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	795b      	ldrb	r3, [r3, #5]
 800dc5a:	2b01      	cmp	r3, #1
 800dc5c:	d00b      	beq.n	800dc76 <dhcp_t2_timeout+0x2e>
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	795b      	ldrb	r3, [r3, #5]
 800dc62:	2b0a      	cmp	r3, #10
 800dc64:	d007      	beq.n	800dc76 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 800dc6a:	2b05      	cmp	r3, #5
 800dc6c:	d003      	beq.n	800dc76 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	795b      	ldrb	r3, [r3, #5]
 800dc72:	2b04      	cmp	r3, #4
 800dc74:	d117      	bne.n	800dca6 <dhcp_t2_timeout+0x5e>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 800dc76:	6878      	ldr	r0, [r7, #4]
 800dc78:	f000 fc00 	bl	800e47c <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	8a9b      	ldrh	r3, [r3, #20]
 800dc80:	461a      	mov	r2, r3
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	8a5b      	ldrh	r3, [r3, #18]
 800dc86:	1ad3      	subs	r3, r2, r3
 800dc88:	2b01      	cmp	r3, #1
 800dc8a:	dd0c      	ble.n	800dca6 <dhcp_t2_timeout+0x5e>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	8a9b      	ldrh	r3, [r3, #20]
 800dc90:	461a      	mov	r2, r3
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	8a5b      	ldrh	r3, [r3, #18]
 800dc96:	1ad3      	subs	r3, r2, r3
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	da00      	bge.n	800dc9e <dhcp_t2_timeout+0x56>
 800dc9c:	3301      	adds	r3, #1
 800dc9e:	105b      	asrs	r3, r3, #1
 800dca0:	b29a      	uxth	r2, r3
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	821a      	strh	r2, [r3, #16]
    }
  }
}
 800dca6:	bf00      	nop
 800dca8:	3710      	adds	r7, #16
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	bd80      	pop	{r7, pc}
	...

0800dcb0 <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b084      	sub	sp, #16
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
 800dcb8:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dcbe:	60fb      	str	r3, [r7, #12]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	2200      	movs	r2, #0
 800dcca:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 800dccc:	4b26      	ldr	r3, [pc, #152]	; (800dd68 <dhcp_handle_ack+0xb8>)
 800dcce:	78db      	ldrb	r3, [r3, #3]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d003      	beq.n	800dcdc <dhcp_handle_ack+0x2c>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 800dcd4:	4b25      	ldr	r3, [pc, #148]	; (800dd6c <dhcp_handle_ack+0xbc>)
 800dcd6:	68da      	ldr	r2, [r3, #12]
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	629a      	str	r2, [r3, #40]	; 0x28
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 800dcdc:	4b22      	ldr	r3, [pc, #136]	; (800dd68 <dhcp_handle_ack+0xb8>)
 800dcde:	791b      	ldrb	r3, [r3, #4]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d004      	beq.n	800dcee <dhcp_handle_ack+0x3e>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 800dce4:	4b21      	ldr	r3, [pc, #132]	; (800dd6c <dhcp_handle_ack+0xbc>)
 800dce6:	691a      	ldr	r2, [r3, #16]
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	62da      	str	r2, [r3, #44]	; 0x2c
 800dcec:	e004      	b.n	800dcf8 <dhcp_handle_ack+0x48>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dcf2:	085a      	lsrs	r2, r3, #1
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 800dcf8:	4b1b      	ldr	r3, [pc, #108]	; (800dd68 <dhcp_handle_ack+0xb8>)
 800dcfa:	795b      	ldrb	r3, [r3, #5]
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d004      	beq.n	800dd0a <dhcp_handle_ack+0x5a>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 800dd00:	4b1a      	ldr	r3, [pc, #104]	; (800dd6c <dhcp_handle_ack+0xbc>)
 800dd02:	695a      	ldr	r2, [r3, #20]
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	631a      	str	r2, [r3, #48]	; 0x30
 800dd08:	e007      	b.n	800dd1a <dhcp_handle_ack+0x6a>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800dd0e:	4613      	mov	r3, r2
 800dd10:	00db      	lsls	r3, r3, #3
 800dd12:	1a9b      	subs	r3, r3, r2
 800dd14:	08da      	lsrs	r2, r3, #3
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	691a      	ldr	r2, [r3, #16]
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	61da      	str	r2, [r3, #28]
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 800dd22:	4b11      	ldr	r3, [pc, #68]	; (800dd68 <dhcp_handle_ack+0xb8>)
 800dd24:	799b      	ldrb	r3, [r3, #6]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d00b      	beq.n	800dd42 <dhcp_handle_ack+0x92>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 800dd2a:	4b10      	ldr	r3, [pc, #64]	; (800dd6c <dhcp_handle_ack+0xbc>)
 800dd2c:	699b      	ldr	r3, [r3, #24]
 800dd2e:	4618      	mov	r0, r3
 800dd30:	f7ff fc87 	bl	800d642 <lwip_htonl>
 800dd34:	4602      	mov	r2, r0
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	621a      	str	r2, [r3, #32]
    dhcp->subnet_mask_given = 1;
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	2201      	movs	r2, #1
 800dd3e:	71da      	strb	r2, [r3, #7]
 800dd40:	e002      	b.n	800dd48 <dhcp_handle_ack+0x98>
  } else {
    dhcp->subnet_mask_given = 0;
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	2200      	movs	r2, #0
 800dd46:	71da      	strb	r2, [r3, #7]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 800dd48:	4b07      	ldr	r3, [pc, #28]	; (800dd68 <dhcp_handle_ack+0xb8>)
 800dd4a:	79db      	ldrb	r3, [r3, #7]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d007      	beq.n	800dd60 <dhcp_handle_ack+0xb0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 800dd50:	4b06      	ldr	r3, [pc, #24]	; (800dd6c <dhcp_handle_ack+0xbc>)
 800dd52:	69db      	ldr	r3, [r3, #28]
 800dd54:	4618      	mov	r0, r3
 800dd56:	f7ff fc74 	bl	800d642 <lwip_htonl>
 800dd5a:	4602      	mov	r2, r0
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	625a      	str	r2, [r3, #36]	; 0x24
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
    dns_setserver(n, &dns_addr);
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 800dd60:	bf00      	nop
 800dd62:	3710      	adds	r7, #16
 800dd64:	46bd      	mov	sp, r7
 800dd66:	bd80      	pop	{r7, pc}
 800dd68:	24005938 	.word	0x24005938
 800dd6c:	24005940 	.word	0x24005940

0800dd70 <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 800dd70:	b580      	push	{r7, lr}
 800dd72:	b084      	sub	sp, #16
 800dd74:	af00      	add	r7, sp, #0
 800dd76:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d109      	bne.n	800dd92 <dhcp_start+0x22>
 800dd7e:	4b37      	ldr	r3, [pc, #220]	; (800de5c <dhcp_start+0xec>)
 800dd80:	f240 22e7 	movw	r2, #743	; 0x2e7
 800dd84:	4936      	ldr	r1, [pc, #216]	; (800de60 <dhcp_start+0xf0>)
 800dd86:	4837      	ldr	r0, [pc, #220]	; (800de64 <dhcp_start+0xf4>)
 800dd88:	f00c feee 	bl	801ab68 <iprintf>
 800dd8c:	f06f 030f 	mvn.w	r3, #15
 800dd90:	e060      	b.n	800de54 <dhcp_start+0xe4>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800dd98:	f003 0301 	and.w	r3, r3, #1
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d109      	bne.n	800ddb4 <dhcp_start+0x44>
 800dda0:	4b2e      	ldr	r3, [pc, #184]	; (800de5c <dhcp_start+0xec>)
 800dda2:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 800dda6:	4930      	ldr	r1, [pc, #192]	; (800de68 <dhcp_start+0xf8>)
 800dda8:	482e      	ldr	r0, [pc, #184]	; (800de64 <dhcp_start+0xf4>)
 800ddaa:	f00c fedd 	bl	801ab68 <iprintf>
 800ddae:	f06f 030f 	mvn.w	r3, #15
 800ddb2:	e04f      	b.n	800de54 <dhcp_start+0xe4>
  dhcp = netif_dhcp_data(netif);
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddb8:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ddbe:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 800ddc2:	d202      	bcs.n	800ddca <dhcp_start+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 800ddc4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ddc8:	e044      	b.n	800de54 <dhcp_start+0xe4>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d10d      	bne.n	800ddec <dhcp_start+0x7c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 800ddd0:	2034      	movs	r0, #52	; 0x34
 800ddd2:	f004 f9bf 	bl	8012154 <mem_malloc>
 800ddd6:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d102      	bne.n	800dde4 <dhcp_start+0x74>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 800ddde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dde2:	e037      	b.n	800de54 <dhcp_start+0xe4>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	68fa      	ldr	r2, [r7, #12]
 800dde8:	625a      	str	r2, [r3, #36]	; 0x24
 800ddea:	e005      	b.n	800ddf8 <dhcp_start+0x88>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
    /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));

    if (dhcp->pcb_allocated != 0) {
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	791b      	ldrb	r3, [r3, #4]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d001      	beq.n	800ddf8 <dhcp_start+0x88>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 800ddf4:	f7ff fc90 	bl	800d718 <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 800ddf8:	2234      	movs	r2, #52	; 0x34
 800ddfa:	2100      	movs	r1, #0
 800ddfc:	68f8      	ldr	r0, [r7, #12]
 800ddfe:	f00c fa70 	bl	801a2e2 <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 800de02:	f7ff fc37 	bl	800d674 <dhcp_inc_pcb_refcount>
 800de06:	4603      	mov	r3, r0
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d002      	beq.n	800de12 <dhcp_start+0xa2>
    return ERR_MEM;
 800de0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800de10:	e020      	b.n	800de54 <dhcp_start+0xe4>
  }
  dhcp->pcb_allocated = 1;
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	2201      	movs	r2, #1
 800de16:	711a      	strb	r2, [r3, #4]

  if (!netif_is_link_up(netif)) {
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800de1e:	f003 0304 	and.w	r3, r3, #4
 800de22:	2b00      	cmp	r3, #0
 800de24:	d105      	bne.n	800de32 <dhcp_start+0xc2>
    /* set state INIT and wait for dhcp_network_changed() to call dhcp_discover() */
    dhcp_set_state(dhcp, DHCP_STATE_INIT);
 800de26:	2102      	movs	r1, #2
 800de28:	68f8      	ldr	r0, [r7, #12]
 800de2a:	f000 fd13 	bl	800e854 <dhcp_set_state>
    return ERR_OK;
 800de2e:	2300      	movs	r3, #0
 800de30:	e010      	b.n	800de54 <dhcp_start+0xe4>
  }

  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 800de32:	6878      	ldr	r0, [r7, #4]
 800de34:	f000 f90a 	bl	800e04c <dhcp_discover>
 800de38:	4603      	mov	r3, r0
 800de3a:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 800de3c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d005      	beq.n	800de50 <dhcp_start+0xe0>
    /* free resources allocated above */
    dhcp_release_and_stop(netif);
 800de44:	6878      	ldr	r0, [r7, #4]
 800de46:	f000 fc6b 	bl	800e720 <dhcp_release_and_stop>
    return ERR_MEM;
 800de4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800de4e:	e001      	b.n	800de54 <dhcp_start+0xe4>
  }
  return result;
 800de50:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800de54:	4618      	mov	r0, r3
 800de56:	3710      	adds	r7, #16
 800de58:	46bd      	mov	sp, r7
 800de5a:	bd80      	pop	{r7, pc}
 800de5c:	0801cd90 	.word	0x0801cd90
 800de60:	0801ce90 	.word	0x0801ce90
 800de64:	0801ce0c 	.word	0x0801ce0c
 800de68:	0801ced4 	.word	0x0801ced4

0800de6c <dhcp_network_changed>:
 * This enters the REBOOTING state to verify that the currently bound
 * address is still valid.
 */
void
dhcp_network_changed(struct netif *netif)
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b084      	sub	sp, #16
 800de70:	af00      	add	r7, sp, #0
 800de72:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de78:	60fb      	str	r3, [r7, #12]

  if (!dhcp) {
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d037      	beq.n	800def0 <dhcp_network_changed+0x84>
    return;
  }
  switch (dhcp->state) {
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	795b      	ldrb	r3, [r3, #5]
 800de84:	2b0a      	cmp	r3, #10
 800de86:	d820      	bhi.n	800deca <dhcp_network_changed+0x5e>
 800de88:	a201      	add	r2, pc, #4	; (adr r2, 800de90 <dhcp_network_changed+0x24>)
 800de8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de8e:	bf00      	nop
 800de90:	0800def5 	.word	0x0800def5
 800de94:	0800decb 	.word	0x0800decb
 800de98:	0800decb 	.word	0x0800decb
 800de9c:	0800debd 	.word	0x0800debd
 800dea0:	0800debd 	.word	0x0800debd
 800dea4:	0800debd 	.word	0x0800debd
 800dea8:	0800decb 	.word	0x0800decb
 800deac:	0800decb 	.word	0x0800decb
 800deb0:	0800decb 	.word	0x0800decb
 800deb4:	0800decb 	.word	0x0800decb
 800deb8:	0800debd 	.word	0x0800debd
    case DHCP_STATE_REBINDING:
    case DHCP_STATE_RENEWING:
    case DHCP_STATE_BOUND:
    case DHCP_STATE_REBOOTING:
      dhcp->tries = 0;
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	2200      	movs	r2, #0
 800dec0:	719a      	strb	r2, [r3, #6]
      dhcp_reboot(netif);
 800dec2:	6878      	ldr	r0, [r7, #4]
 800dec4:	f000 fb76 	bl	800e5b4 <dhcp_reboot>
      break;
 800dec8:	e015      	b.n	800def6 <dhcp_network_changed+0x8a>
    case DHCP_STATE_OFF:
      /* stay off */
      break;
    default:
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	795b      	ldrb	r3, [r3, #5]
 800dece:	2b0c      	cmp	r3, #12
 800ded0:	d906      	bls.n	800dee0 <dhcp_network_changed+0x74>
 800ded2:	4b0a      	ldr	r3, [pc, #40]	; (800defc <dhcp_network_changed+0x90>)
 800ded4:	f240 326d 	movw	r2, #877	; 0x36d
 800ded8:	4909      	ldr	r1, [pc, #36]	; (800df00 <dhcp_network_changed+0x94>)
 800deda:	480a      	ldr	r0, [pc, #40]	; (800df04 <dhcp_network_changed+0x98>)
 800dedc:	f00c fe44 	bl	801ab68 <iprintf>
        autoip_stop(netif);
        dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
      }
#endif /* LWIP_DHCP_AUTOIP_COOP */
      /* ensure we start with short timeouts, even if already discovering */
      dhcp->tries = 0;
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	2200      	movs	r2, #0
 800dee4:	719a      	strb	r2, [r3, #6]
      dhcp_discover(netif);
 800dee6:	6878      	ldr	r0, [r7, #4]
 800dee8:	f000 f8b0 	bl	800e04c <dhcp_discover>
      break;
 800deec:	bf00      	nop
 800deee:	e002      	b.n	800def6 <dhcp_network_changed+0x8a>
    return;
 800def0:	bf00      	nop
 800def2:	e000      	b.n	800def6 <dhcp_network_changed+0x8a>
      break;
 800def4:	bf00      	nop
  }
}
 800def6:	3710      	adds	r7, #16
 800def8:	46bd      	mov	sp, r7
 800defa:	bd80      	pop	{r7, pc}
 800defc:	0801cd90 	.word	0x0801cd90
 800df00:	0801cef8 	.word	0x0801cef8
 800df04:	0801ce0c 	.word	0x0801ce0c

0800df08 <dhcp_arp_reply>:
 * @param netif the network interface on which the reply was received
 * @param addr The IP address we received a reply from
 */
void
dhcp_arp_reply(struct netif *netif, const ip4_addr_t *addr)
{
 800df08:	b580      	push	{r7, lr}
 800df0a:	b084      	sub	sp, #16
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	6078      	str	r0, [r7, #4]
 800df10:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	2b00      	cmp	r3, #0
 800df16:	d107      	bne.n	800df28 <dhcp_arp_reply+0x20>
 800df18:	4b0e      	ldr	r3, [pc, #56]	; (800df54 <dhcp_arp_reply+0x4c>)
 800df1a:	f240 328b 	movw	r2, #907	; 0x38b
 800df1e:	490e      	ldr	r1, [pc, #56]	; (800df58 <dhcp_arp_reply+0x50>)
 800df20:	480e      	ldr	r0, [pc, #56]	; (800df5c <dhcp_arp_reply+0x54>)
 800df22:	f00c fe21 	bl	801ab68 <iprintf>
 800df26:	e012      	b.n	800df4e <dhcp_arp_reply+0x46>
  dhcp = netif_dhcp_data(netif);
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df2c:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_arp_reply()\n"));
  /* is a DHCP client doing an ARP check? */
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d00c      	beq.n	800df4e <dhcp_arp_reply+0x46>
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	795b      	ldrb	r3, [r3, #5]
 800df38:	2b08      	cmp	r3, #8
 800df3a:	d108      	bne.n	800df4e <dhcp_arp_reply+0x46>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_arp_reply(): CHECKING, arp reply for 0x%08"X32_F"\n",
                ip4_addr_get_u32(addr)));
    /* did a host respond with the address we
       were offered by the DHCP server? */
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 800df3c:	683b      	ldr	r3, [r7, #0]
 800df3e:	681a      	ldr	r2, [r3, #0]
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	69db      	ldr	r3, [r3, #28]
 800df44:	429a      	cmp	r2, r3
 800df46:	d102      	bne.n	800df4e <dhcp_arp_reply+0x46>
      /* we will not accept the offered address */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                  ("dhcp_arp_reply(): arp reply matched with offered address, declining\n"));
      dhcp_decline(netif);
 800df48:	6878      	ldr	r0, [r7, #4]
 800df4a:	f000 f809 	bl	800df60 <dhcp_decline>
    }
  }
}
 800df4e:	3710      	adds	r7, #16
 800df50:	46bd      	mov	sp, r7
 800df52:	bd80      	pop	{r7, pc}
 800df54:	0801cd90 	.word	0x0801cd90
 800df58:	0801ce90 	.word	0x0801ce90
 800df5c:	0801ce0c 	.word	0x0801ce0c

0800df60 <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 800df60:	b5b0      	push	{r4, r5, r7, lr}
 800df62:	b08a      	sub	sp, #40	; 0x28
 800df64:	af02      	add	r7, sp, #8
 800df66:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df6c:	61bb      	str	r3, [r7, #24]
  u16_t msecs;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 800df6e:	210c      	movs	r1, #12
 800df70:	69b8      	ldr	r0, [r7, #24]
 800df72:	f000 fc6f 	bl	800e854 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 800df76:	f107 030c 	add.w	r3, r7, #12
 800df7a:	2204      	movs	r2, #4
 800df7c:	69b9      	ldr	r1, [r7, #24]
 800df7e:	6878      	ldr	r0, [r7, #4]
 800df80:	f001 f8f2 	bl	800f168 <dhcp_create_msg>
 800df84:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 800df86:	697b      	ldr	r3, [r7, #20]
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d035      	beq.n	800dff8 <dhcp_decline+0x98>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 800df8c:	697b      	ldr	r3, [r7, #20]
 800df8e:	685b      	ldr	r3, [r3, #4]
 800df90:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 800df92:	89b8      	ldrh	r0, [r7, #12]
 800df94:	693b      	ldr	r3, [r7, #16]
 800df96:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800df9a:	2304      	movs	r3, #4
 800df9c:	2232      	movs	r2, #50	; 0x32
 800df9e:	f000 fc73 	bl	800e888 <dhcp_option>
 800dfa2:	4603      	mov	r3, r0
 800dfa4:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 800dfa6:	89bc      	ldrh	r4, [r7, #12]
 800dfa8:	693b      	ldr	r3, [r7, #16]
 800dfaa:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 800dfae:	69bb      	ldr	r3, [r7, #24]
 800dfb0:	69db      	ldr	r3, [r3, #28]
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	f7ff fb45 	bl	800d642 <lwip_htonl>
 800dfb8:	4603      	mov	r3, r0
 800dfba:	461a      	mov	r2, r3
 800dfbc:	4629      	mov	r1, r5
 800dfbe:	4620      	mov	r0, r4
 800dfc0:	f000 fcee 	bl	800e9a0 <dhcp_option_long>
 800dfc4:	4603      	mov	r3, r0
 800dfc6:	81bb      	strh	r3, [r7, #12]

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_BACKING_OFF, msg_out, DHCP_DECLINE, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 800dfc8:	89b8      	ldrh	r0, [r7, #12]
 800dfca:	693b      	ldr	r3, [r7, #16]
 800dfcc:	33f0      	adds	r3, #240	; 0xf0
 800dfce:	697a      	ldr	r2, [r7, #20]
 800dfd0:	4619      	mov	r1, r3
 800dfd2:	f001 f99f 	bl	800f314 <dhcp_option_trailer>

    /* per section 4.4.4, broadcast DECLINE messages */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 800dfd6:	4b19      	ldr	r3, [pc, #100]	; (800e03c <dhcp_decline+0xdc>)
 800dfd8:	6818      	ldr	r0, [r3, #0]
 800dfda:	4b19      	ldr	r3, [pc, #100]	; (800e040 <dhcp_decline+0xe0>)
 800dfdc:	9301      	str	r3, [sp, #4]
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	9300      	str	r3, [sp, #0]
 800dfe2:	2343      	movs	r3, #67	; 0x43
 800dfe4:	4a17      	ldr	r2, [pc, #92]	; (800e044 <dhcp_decline+0xe4>)
 800dfe6:	6979      	ldr	r1, [r7, #20]
 800dfe8:	f00b fbe6 	bl	80197b8 <udp_sendto_if_src>
 800dfec:	4603      	mov	r3, r0
 800dfee:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 800dff0:	6978      	ldr	r0, [r7, #20]
 800dff2:	f005 f979 	bl	80132e8 <pbuf_free>
 800dff6:	e001      	b.n	800dffc <dhcp_decline+0x9c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_decline: could not allocate DHCP request\n"));
    result = ERR_MEM;
 800dff8:	23ff      	movs	r3, #255	; 0xff
 800dffa:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 800dffc:	69bb      	ldr	r3, [r7, #24]
 800dffe:	799b      	ldrb	r3, [r3, #6]
 800e000:	2bff      	cmp	r3, #255	; 0xff
 800e002:	d005      	beq.n	800e010 <dhcp_decline+0xb0>
    dhcp->tries++;
 800e004:	69bb      	ldr	r3, [r7, #24]
 800e006:	799b      	ldrb	r3, [r3, #6]
 800e008:	3301      	adds	r3, #1
 800e00a:	b2da      	uxtb	r2, r3
 800e00c:	69bb      	ldr	r3, [r7, #24]
 800e00e:	719a      	strb	r2, [r3, #6]
  }
  msecs = 10 * 1000;
 800e010:	f242 7310 	movw	r3, #10000	; 0x2710
 800e014:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 800e016:	89fb      	ldrh	r3, [r7, #14]
 800e018:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800e01c:	4a0a      	ldr	r2, [pc, #40]	; (800e048 <dhcp_decline+0xe8>)
 800e01e:	fb82 1203 	smull	r1, r2, r2, r3
 800e022:	1152      	asrs	r2, r2, #5
 800e024:	17db      	asrs	r3, r3, #31
 800e026:	1ad3      	subs	r3, r2, r3
 800e028:	b29a      	uxth	r2, r3
 800e02a:	69bb      	ldr	r3, [r7, #24]
 800e02c:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 800e02e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e032:	4618      	mov	r0, r3
 800e034:	3720      	adds	r7, #32
 800e036:	46bd      	mov	sp, r7
 800e038:	bdb0      	pop	{r4, r5, r7, pc}
 800e03a:	bf00      	nop
 800e03c:	240047d4 	.word	0x240047d4
 800e040:	0801fe5c 	.word	0x0801fe5c
 800e044:	0801fe60 	.word	0x0801fe60
 800e048:	10624dd3 	.word	0x10624dd3

0800e04c <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 800e04c:	b580      	push	{r7, lr}
 800e04e:	b08a      	sub	sp, #40	; 0x28
 800e050:	af02      	add	r7, sp, #8
 800e052:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e058:	61bb      	str	r3, [r7, #24]
  err_t result = ERR_OK;
 800e05a:	2300      	movs	r3, #0
 800e05c:	75fb      	strb	r3, [r7, #23]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover()\n"));

  ip4_addr_set_any(&dhcp->offered_ip_addr);
 800e05e:	69bb      	ldr	r3, [r7, #24]
 800e060:	2200      	movs	r2, #0
 800e062:	61da      	str	r2, [r3, #28]
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 800e064:	2106      	movs	r1, #6
 800e066:	69b8      	ldr	r0, [r7, #24]
 800e068:	f000 fbf4 	bl	800e854 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 800e06c:	f107 0308 	add.w	r3, r7, #8
 800e070:	2201      	movs	r2, #1
 800e072:	69b9      	ldr	r1, [r7, #24]
 800e074:	6878      	ldr	r0, [r7, #4]
 800e076:	f001 f877 	bl	800f168 <dhcp_create_msg>
 800e07a:	6138      	str	r0, [r7, #16]
  if (p_out != NULL) {
 800e07c:	693b      	ldr	r3, [r7, #16]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d04b      	beq.n	800e11a <dhcp_discover+0xce>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 800e082:	693b      	ldr	r3, [r7, #16]
 800e084:	685b      	ldr	r3, [r3, #4]
 800e086:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 800e088:	8938      	ldrh	r0, [r7, #8]
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e090:	2302      	movs	r3, #2
 800e092:	2239      	movs	r2, #57	; 0x39
 800e094:	f000 fbf8 	bl	800e888 <dhcp_option>
 800e098:	4603      	mov	r3, r0
 800e09a:	813b      	strh	r3, [r7, #8]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 800e09c:	8938      	ldrh	r0, [r7, #8]
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e0a8:	461a      	mov	r2, r3
 800e0aa:	f000 fc47 	bl	800e93c <dhcp_option_short>
 800e0ae:	4603      	mov	r3, r0
 800e0b0:	813b      	strh	r3, [r7, #8]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 800e0b2:	8938      	ldrh	r0, [r7, #8]
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e0ba:	2303      	movs	r3, #3
 800e0bc:	2237      	movs	r2, #55	; 0x37
 800e0be:	f000 fbe3 	bl	800e888 <dhcp_option>
 800e0c2:	4603      	mov	r3, r0
 800e0c4:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	77fb      	strb	r3, [r7, #31]
 800e0ca:	e00e      	b.n	800e0ea <dhcp_discover+0x9e>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 800e0cc:	8938      	ldrh	r0, [r7, #8]
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e0d4:	7ffb      	ldrb	r3, [r7, #31]
 800e0d6:	4a29      	ldr	r2, [pc, #164]	; (800e17c <dhcp_discover+0x130>)
 800e0d8:	5cd3      	ldrb	r3, [r2, r3]
 800e0da:	461a      	mov	r2, r3
 800e0dc:	f000 fc08 	bl	800e8f0 <dhcp_option_byte>
 800e0e0:	4603      	mov	r3, r0
 800e0e2:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800e0e4:	7ffb      	ldrb	r3, [r7, #31]
 800e0e6:	3301      	adds	r3, #1
 800e0e8:	77fb      	strb	r3, [r7, #31]
 800e0ea:	7ffb      	ldrb	r3, [r7, #31]
 800e0ec:	2b02      	cmp	r3, #2
 800e0ee:	d9ed      	bls.n	800e0cc <dhcp_discover+0x80>
    }
    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_SELECTING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 800e0f0:	8938      	ldrh	r0, [r7, #8]
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	33f0      	adds	r3, #240	; 0xf0
 800e0f6:	693a      	ldr	r2, [r7, #16]
 800e0f8:	4619      	mov	r1, r3
 800e0fa:	f001 f90b 	bl	800f314 <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER)\n"));
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 800e0fe:	4b20      	ldr	r3, [pc, #128]	; (800e180 <dhcp_discover+0x134>)
 800e100:	6818      	ldr	r0, [r3, #0]
 800e102:	4b20      	ldr	r3, [pc, #128]	; (800e184 <dhcp_discover+0x138>)
 800e104:	9301      	str	r3, [sp, #4]
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	9300      	str	r3, [sp, #0]
 800e10a:	2343      	movs	r3, #67	; 0x43
 800e10c:	4a1e      	ldr	r2, [pc, #120]	; (800e188 <dhcp_discover+0x13c>)
 800e10e:	6939      	ldr	r1, [r7, #16]
 800e110:	f00b fb52 	bl	80197b8 <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()ing\n"));
    pbuf_free(p_out);
 800e114:	6938      	ldr	r0, [r7, #16]
 800e116:	f005 f8e7 	bl	80132e8 <pbuf_free>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 800e11a:	69bb      	ldr	r3, [r7, #24]
 800e11c:	799b      	ldrb	r3, [r3, #6]
 800e11e:	2bff      	cmp	r3, #255	; 0xff
 800e120:	d005      	beq.n	800e12e <dhcp_discover+0xe2>
    dhcp->tries++;
 800e122:	69bb      	ldr	r3, [r7, #24]
 800e124:	799b      	ldrb	r3, [r3, #6]
 800e126:	3301      	adds	r3, #1
 800e128:	b2da      	uxtb	r2, r3
 800e12a:	69bb      	ldr	r3, [r7, #24]
 800e12c:	719a      	strb	r2, [r3, #6]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES && dhcp->autoip_coop_state == DHCP_AUTOIP_COOP_STATE_OFF) {
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_ON;
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 800e12e:	69bb      	ldr	r3, [r7, #24]
 800e130:	799b      	ldrb	r3, [r3, #6]
 800e132:	2b05      	cmp	r3, #5
 800e134:	d80d      	bhi.n	800e152 <dhcp_discover+0x106>
 800e136:	69bb      	ldr	r3, [r7, #24]
 800e138:	799b      	ldrb	r3, [r3, #6]
 800e13a:	461a      	mov	r2, r3
 800e13c:	2301      	movs	r3, #1
 800e13e:	4093      	lsls	r3, r2
 800e140:	b29b      	uxth	r3, r3
 800e142:	461a      	mov	r2, r3
 800e144:	0152      	lsls	r2, r2, #5
 800e146:	1ad2      	subs	r2, r2, r3
 800e148:	0092      	lsls	r2, r2, #2
 800e14a:	4413      	add	r3, r2
 800e14c:	00db      	lsls	r3, r3, #3
 800e14e:	b29b      	uxth	r3, r3
 800e150:	e001      	b.n	800e156 <dhcp_discover+0x10a>
 800e152:	f64e 2360 	movw	r3, #60000	; 0xea60
 800e156:	817b      	strh	r3, [r7, #10]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 800e158:	897b      	ldrh	r3, [r7, #10]
 800e15a:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800e15e:	4a0b      	ldr	r2, [pc, #44]	; (800e18c <dhcp_discover+0x140>)
 800e160:	fb82 1203 	smull	r1, r2, r2, r3
 800e164:	1152      	asrs	r2, r2, #5
 800e166:	17db      	asrs	r3, r3, #31
 800e168:	1ad3      	subs	r3, r2, r3
 800e16a:	b29a      	uxth	r2, r3
 800e16c:	69bb      	ldr	r3, [r7, #24]
 800e16e:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 800e170:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e174:	4618      	mov	r0, r3
 800e176:	3720      	adds	r7, #32
 800e178:	46bd      	mov	sp, r7
 800e17a:	bd80      	pop	{r7, pc}
 800e17c:	24000028 	.word	0x24000028
 800e180:	240047d4 	.word	0x240047d4
 800e184:	0801fe5c 	.word	0x0801fe5c
 800e188:	0801fe60 	.word	0x0801fe60
 800e18c:	10624dd3 	.word	0x10624dd3

0800e190 <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b088      	sub	sp, #32
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
  u32_t timeout;
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d107      	bne.n	800e1ae <dhcp_bind+0x1e>
 800e19e:	4b64      	ldr	r3, [pc, #400]	; (800e330 <dhcp_bind+0x1a0>)
 800e1a0:	f240 4215 	movw	r2, #1045	; 0x415
 800e1a4:	4963      	ldr	r1, [pc, #396]	; (800e334 <dhcp_bind+0x1a4>)
 800e1a6:	4864      	ldr	r0, [pc, #400]	; (800e338 <dhcp_bind+0x1a8>)
 800e1a8:	f00c fcde 	bl	801ab68 <iprintf>
 800e1ac:	e0bc      	b.n	800e328 <dhcp_bind+0x198>
  dhcp = netif_dhcp_data(netif);
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e1b2:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 800e1b4:	69bb      	ldr	r3, [r7, #24]
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d107      	bne.n	800e1ca <dhcp_bind+0x3a>
 800e1ba:	4b5d      	ldr	r3, [pc, #372]	; (800e330 <dhcp_bind+0x1a0>)
 800e1bc:	f240 4217 	movw	r2, #1047	; 0x417
 800e1c0:	495e      	ldr	r1, [pc, #376]	; (800e33c <dhcp_bind+0x1ac>)
 800e1c2:	485d      	ldr	r0, [pc, #372]	; (800e338 <dhcp_bind+0x1a8>)
 800e1c4:	f00c fcd0 	bl	801ab68 <iprintf>
 800e1c8:	e0ae      	b.n	800e328 <dhcp_bind+0x198>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 800e1ca:	69bb      	ldr	r3, [r7, #24]
 800e1cc:	2200      	movs	r2, #0
 800e1ce:	825a      	strh	r2, [r3, #18]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 800e1d0:	69bb      	ldr	r3, [r7, #24]
 800e1d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e1d8:	d019      	beq.n	800e20e <dhcp_bind+0x7e>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 800e1da:	69bb      	ldr	r3, [r7, #24]
 800e1dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1de:	331e      	adds	r3, #30
 800e1e0:	4a57      	ldr	r2, [pc, #348]	; (800e340 <dhcp_bind+0x1b0>)
 800e1e2:	fba2 2303 	umull	r2, r3, r2, r3
 800e1e6:	095b      	lsrs	r3, r3, #5
 800e1e8:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 800e1ea:	69fb      	ldr	r3, [r7, #28]
 800e1ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e1f0:	d302      	bcc.n	800e1f8 <dhcp_bind+0x68>
      timeout = 0xffff;
 800e1f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e1f6:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t0_timeout = (u16_t)timeout;
 800e1f8:	69fb      	ldr	r3, [r7, #28]
 800e1fa:	b29a      	uxth	r2, r3
 800e1fc:	69bb      	ldr	r3, [r7, #24]
 800e1fe:	829a      	strh	r2, [r3, #20]
    if (dhcp->t0_timeout == 0) {
 800e200:	69bb      	ldr	r3, [r7, #24]
 800e202:	8a9b      	ldrh	r3, [r3, #20]
 800e204:	2b00      	cmp	r3, #0
 800e206:	d102      	bne.n	800e20e <dhcp_bind+0x7e>
      dhcp->t0_timeout = 1;
 800e208:	69bb      	ldr	r3, [r7, #24]
 800e20a:	2201      	movs	r2, #1
 800e20c:	829a      	strh	r2, [r3, #20]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease * 1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 800e20e:	69bb      	ldr	r3, [r7, #24]
 800e210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e212:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e216:	d01d      	beq.n	800e254 <dhcp_bind+0xc4>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 800e218:	69bb      	ldr	r3, [r7, #24]
 800e21a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e21c:	331e      	adds	r3, #30
 800e21e:	4a48      	ldr	r2, [pc, #288]	; (800e340 <dhcp_bind+0x1b0>)
 800e220:	fba2 2303 	umull	r2, r3, r2, r3
 800e224:	095b      	lsrs	r3, r3, #5
 800e226:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 800e228:	69fb      	ldr	r3, [r7, #28]
 800e22a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e22e:	d302      	bcc.n	800e236 <dhcp_bind+0xa6>
      timeout = 0xffff;
 800e230:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e234:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t1_timeout = (u16_t)timeout;
 800e236:	69fb      	ldr	r3, [r7, #28]
 800e238:	b29a      	uxth	r2, r3
 800e23a:	69bb      	ldr	r3, [r7, #24]
 800e23c:	815a      	strh	r2, [r3, #10]
    if (dhcp->t1_timeout == 0) {
 800e23e:	69bb      	ldr	r3, [r7, #24]
 800e240:	895b      	ldrh	r3, [r3, #10]
 800e242:	2b00      	cmp	r3, #0
 800e244:	d102      	bne.n	800e24c <dhcp_bind+0xbc>
      dhcp->t1_timeout = 1;
 800e246:	69bb      	ldr	r3, [r7, #24]
 800e248:	2201      	movs	r2, #1
 800e24a:	815a      	strh	r2, [r3, #10]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew * 1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 800e24c:	69bb      	ldr	r3, [r7, #24]
 800e24e:	895a      	ldrh	r2, [r3, #10]
 800e250:	69bb      	ldr	r3, [r7, #24]
 800e252:	81da      	strh	r2, [r3, #14]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 800e254:	69bb      	ldr	r3, [r7, #24]
 800e256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e258:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e25c:	d01d      	beq.n	800e29a <dhcp_bind+0x10a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 800e25e:	69bb      	ldr	r3, [r7, #24]
 800e260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e262:	331e      	adds	r3, #30
 800e264:	4a36      	ldr	r2, [pc, #216]	; (800e340 <dhcp_bind+0x1b0>)
 800e266:	fba2 2303 	umull	r2, r3, r2, r3
 800e26a:	095b      	lsrs	r3, r3, #5
 800e26c:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 800e26e:	69fb      	ldr	r3, [r7, #28]
 800e270:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e274:	d302      	bcc.n	800e27c <dhcp_bind+0xec>
      timeout = 0xffff;
 800e276:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e27a:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t2_timeout = (u16_t)timeout;
 800e27c:	69fb      	ldr	r3, [r7, #28]
 800e27e:	b29a      	uxth	r2, r3
 800e280:	69bb      	ldr	r3, [r7, #24]
 800e282:	819a      	strh	r2, [r3, #12]
    if (dhcp->t2_timeout == 0) {
 800e284:	69bb      	ldr	r3, [r7, #24]
 800e286:	899b      	ldrh	r3, [r3, #12]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d102      	bne.n	800e292 <dhcp_bind+0x102>
      dhcp->t2_timeout = 1;
 800e28c:	69bb      	ldr	r3, [r7, #24]
 800e28e:	2201      	movs	r2, #1
 800e290:	819a      	strh	r2, [r3, #12]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind * 1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 800e292:	69bb      	ldr	r3, [r7, #24]
 800e294:	899a      	ldrh	r2, [r3, #12]
 800e296:	69bb      	ldr	r3, [r7, #24]
 800e298:	821a      	strh	r2, [r3, #16]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 800e29a:	69bb      	ldr	r3, [r7, #24]
 800e29c:	895a      	ldrh	r2, [r3, #10]
 800e29e:	69bb      	ldr	r3, [r7, #24]
 800e2a0:	899b      	ldrh	r3, [r3, #12]
 800e2a2:	429a      	cmp	r2, r3
 800e2a4:	d306      	bcc.n	800e2b4 <dhcp_bind+0x124>
 800e2a6:	69bb      	ldr	r3, [r7, #24]
 800e2a8:	899b      	ldrh	r3, [r3, #12]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d002      	beq.n	800e2b4 <dhcp_bind+0x124>
    dhcp->t1_timeout = 0;
 800e2ae:	69bb      	ldr	r3, [r7, #24]
 800e2b0:	2200      	movs	r2, #0
 800e2b2:	815a      	strh	r2, [r3, #10]
  }

  if (dhcp->subnet_mask_given) {
 800e2b4:	69bb      	ldr	r3, [r7, #24]
 800e2b6:	79db      	ldrb	r3, [r3, #7]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d003      	beq.n	800e2c4 <dhcp_bind+0x134>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 800e2bc:	69bb      	ldr	r3, [r7, #24]
 800e2be:	6a1b      	ldr	r3, [r3, #32]
 800e2c0:	613b      	str	r3, [r7, #16]
 800e2c2:	e014      	b.n	800e2ee <dhcp_bind+0x15e>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 800e2c4:	69bb      	ldr	r3, [r7, #24]
 800e2c6:	331c      	adds	r3, #28
 800e2c8:	781b      	ldrb	r3, [r3, #0]
 800e2ca:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 800e2cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	db02      	blt.n	800e2da <dhcp_bind+0x14a>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 800e2d4:	23ff      	movs	r3, #255	; 0xff
 800e2d6:	613b      	str	r3, [r7, #16]
 800e2d8:	e009      	b.n	800e2ee <dhcp_bind+0x15e>
    } else if (first_octet >= 192) {
 800e2da:	7dfb      	ldrb	r3, [r7, #23]
 800e2dc:	2bbf      	cmp	r3, #191	; 0xbf
 800e2de:	d903      	bls.n	800e2e8 <dhcp_bind+0x158>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 800e2e0:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800e2e4:	613b      	str	r3, [r7, #16]
 800e2e6:	e002      	b.n	800e2ee <dhcp_bind+0x15e>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 800e2e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e2ec:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 800e2ee:	69bb      	ldr	r3, [r7, #24]
 800e2f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2f2:	60fb      	str	r3, [r7, #12]
  /* gateway address not given? */
  if (ip4_addr_isany_val(gw_addr)) {
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d108      	bne.n	800e30c <dhcp_bind+0x17c>
    /* copy network address */
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 800e2fa:	69bb      	ldr	r3, [r7, #24]
 800e2fc:	69da      	ldr	r2, [r3, #28]
 800e2fe:	693b      	ldr	r3, [r7, #16]
 800e300:	4013      	ands	r3, r2
 800e302:	60fb      	str	r3, [r7, #12]
    /* use first host address on network as gateway */
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800e30a:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
              ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 800e30c:	210a      	movs	r1, #10
 800e30e:	69b8      	ldr	r0, [r7, #24]
 800e310:	f000 faa0 	bl	800e854 <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 800e314:	69bb      	ldr	r3, [r7, #24]
 800e316:	f103 011c 	add.w	r1, r3, #28
 800e31a:	f107 030c 	add.w	r3, r7, #12
 800e31e:	f107 0210 	add.w	r2, r7, #16
 800e322:	6878      	ldr	r0, [r7, #4]
 800e324:	f004 fad6 	bl	80128d4 <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 800e328:	3720      	adds	r7, #32
 800e32a:	46bd      	mov	sp, r7
 800e32c:	bd80      	pop	{r7, pc}
 800e32e:	bf00      	nop
 800e330:	0801cd90 	.word	0x0801cd90
 800e334:	0801cf0c 	.word	0x0801cf0c
 800e338:	0801ce0c 	.word	0x0801ce0c
 800e33c:	0801cf28 	.word	0x0801cf28
 800e340:	88888889 	.word	0x88888889

0800e344 <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b08a      	sub	sp, #40	; 0x28
 800e348:	af02      	add	r7, sp, #8
 800e34a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e350:	61bb      	str	r3, [r7, #24]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 800e352:	2105      	movs	r1, #5
 800e354:	69b8      	ldr	r0, [r7, #24]
 800e356:	f000 fa7d 	bl	800e854 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 800e35a:	f107 030c 	add.w	r3, r7, #12
 800e35e:	2203      	movs	r2, #3
 800e360:	69b9      	ldr	r1, [r7, #24]
 800e362:	6878      	ldr	r0, [r7, #4]
 800e364:	f000 ff00 	bl	800f168 <dhcp_create_msg>
 800e368:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 800e36a:	697b      	ldr	r3, [r7, #20]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d04e      	beq.n	800e40e <dhcp_renew+0xca>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 800e370:	697b      	ldr	r3, [r7, #20]
 800e372:	685b      	ldr	r3, [r3, #4]
 800e374:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 800e376:	89b8      	ldrh	r0, [r7, #12]
 800e378:	693b      	ldr	r3, [r7, #16]
 800e37a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e37e:	2302      	movs	r3, #2
 800e380:	2239      	movs	r2, #57	; 0x39
 800e382:	f000 fa81 	bl	800e888 <dhcp_option>
 800e386:	4603      	mov	r3, r0
 800e388:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 800e38a:	89b8      	ldrh	r0, [r7, #12]
 800e38c:	693b      	ldr	r3, [r7, #16]
 800e38e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e396:	461a      	mov	r2, r3
 800e398:	f000 fad0 	bl	800e93c <dhcp_option_short>
 800e39c:	4603      	mov	r3, r0
 800e39e:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 800e3a0:	89b8      	ldrh	r0, [r7, #12]
 800e3a2:	693b      	ldr	r3, [r7, #16]
 800e3a4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e3a8:	2303      	movs	r3, #3
 800e3aa:	2237      	movs	r2, #55	; 0x37
 800e3ac:	f000 fa6c 	bl	800e888 <dhcp_option>
 800e3b0:	4603      	mov	r3, r0
 800e3b2:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800e3b4:	2300      	movs	r3, #0
 800e3b6:	77bb      	strb	r3, [r7, #30]
 800e3b8:	e00e      	b.n	800e3d8 <dhcp_renew+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 800e3ba:	89b8      	ldrh	r0, [r7, #12]
 800e3bc:	693b      	ldr	r3, [r7, #16]
 800e3be:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e3c2:	7fbb      	ldrb	r3, [r7, #30]
 800e3c4:	4a2a      	ldr	r2, [pc, #168]	; (800e470 <dhcp_renew+0x12c>)
 800e3c6:	5cd3      	ldrb	r3, [r2, r3]
 800e3c8:	461a      	mov	r2, r3
 800e3ca:	f000 fa91 	bl	800e8f0 <dhcp_option_byte>
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800e3d2:	7fbb      	ldrb	r3, [r7, #30]
 800e3d4:	3301      	adds	r3, #1
 800e3d6:	77bb      	strb	r3, [r7, #30]
 800e3d8:	7fbb      	ldrb	r3, [r7, #30]
 800e3da:	2b02      	cmp	r3, #2
 800e3dc:	d9ed      	bls.n	800e3ba <dhcp_renew+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_RENEWING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 800e3de:	89b8      	ldrh	r0, [r7, #12]
 800e3e0:	693b      	ldr	r3, [r7, #16]
 800e3e2:	33f0      	adds	r3, #240	; 0xf0
 800e3e4:	697a      	ldr	r2, [r7, #20]
 800e3e6:	4619      	mov	r1, r3
 800e3e8:	f000 ff94 	bl	800f314 <dhcp_option_trailer>

    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 800e3ec:	4b21      	ldr	r3, [pc, #132]	; (800e474 <dhcp_renew+0x130>)
 800e3ee:	6818      	ldr	r0, [r3, #0]
 800e3f0:	69bb      	ldr	r3, [r7, #24]
 800e3f2:	f103 0218 	add.w	r2, r3, #24
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	9300      	str	r3, [sp, #0]
 800e3fa:	2343      	movs	r3, #67	; 0x43
 800e3fc:	6979      	ldr	r1, [r7, #20]
 800e3fe:	f00b f967 	bl	80196d0 <udp_sendto_if>
 800e402:	4603      	mov	r3, r0
 800e404:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 800e406:	6978      	ldr	r0, [r7, #20]
 800e408:	f004 ff6e 	bl	80132e8 <pbuf_free>
 800e40c:	e001      	b.n	800e412 <dhcp_renew+0xce>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
    result = ERR_MEM;
 800e40e:	23ff      	movs	r3, #255	; 0xff
 800e410:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 800e412:	69bb      	ldr	r3, [r7, #24]
 800e414:	799b      	ldrb	r3, [r3, #6]
 800e416:	2bff      	cmp	r3, #255	; 0xff
 800e418:	d005      	beq.n	800e426 <dhcp_renew+0xe2>
    dhcp->tries++;
 800e41a:	69bb      	ldr	r3, [r7, #24]
 800e41c:	799b      	ldrb	r3, [r3, #6]
 800e41e:	3301      	adds	r3, #1
 800e420:	b2da      	uxtb	r2, r3
 800e422:	69bb      	ldr	r3, [r7, #24]
 800e424:	719a      	strb	r2, [r3, #6]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 800e426:	69bb      	ldr	r3, [r7, #24]
 800e428:	799b      	ldrb	r3, [r3, #6]
 800e42a:	2b09      	cmp	r3, #9
 800e42c:	d80a      	bhi.n	800e444 <dhcp_renew+0x100>
 800e42e:	69bb      	ldr	r3, [r7, #24]
 800e430:	799b      	ldrb	r3, [r3, #6]
 800e432:	b29b      	uxth	r3, r3
 800e434:	461a      	mov	r2, r3
 800e436:	0152      	lsls	r2, r2, #5
 800e438:	1ad2      	subs	r2, r2, r3
 800e43a:	0092      	lsls	r2, r2, #2
 800e43c:	4413      	add	r3, r2
 800e43e:	011b      	lsls	r3, r3, #4
 800e440:	b29b      	uxth	r3, r3
 800e442:	e001      	b.n	800e448 <dhcp_renew+0x104>
 800e444:	f644 6320 	movw	r3, #20000	; 0x4e20
 800e448:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 800e44a:	89fb      	ldrh	r3, [r7, #14]
 800e44c:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800e450:	4a09      	ldr	r2, [pc, #36]	; (800e478 <dhcp_renew+0x134>)
 800e452:	fb82 1203 	smull	r1, r2, r2, r3
 800e456:	1152      	asrs	r2, r2, #5
 800e458:	17db      	asrs	r3, r3, #31
 800e45a:	1ad3      	subs	r3, r2, r3
 800e45c:	b29a      	uxth	r2, r3
 800e45e:	69bb      	ldr	r3, [r7, #24]
 800e460:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 800e462:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e466:	4618      	mov	r0, r3
 800e468:	3720      	adds	r7, #32
 800e46a:	46bd      	mov	sp, r7
 800e46c:	bd80      	pop	{r7, pc}
 800e46e:	bf00      	nop
 800e470:	24000028 	.word	0x24000028
 800e474:	240047d4 	.word	0x240047d4
 800e478:	10624dd3 	.word	0x10624dd3

0800e47c <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 800e47c:	b580      	push	{r7, lr}
 800e47e:	b08a      	sub	sp, #40	; 0x28
 800e480:	af02      	add	r7, sp, #8
 800e482:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e488:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 800e48a:	2104      	movs	r1, #4
 800e48c:	69b8      	ldr	r0, [r7, #24]
 800e48e:	f000 f9e1 	bl	800e854 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 800e492:	f107 030c 	add.w	r3, r7, #12
 800e496:	2203      	movs	r2, #3
 800e498:	69b9      	ldr	r1, [r7, #24]
 800e49a:	6878      	ldr	r0, [r7, #4]
 800e49c:	f000 fe64 	bl	800f168 <dhcp_create_msg>
 800e4a0:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 800e4a2:	697b      	ldr	r3, [r7, #20]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d04c      	beq.n	800e542 <dhcp_rebind+0xc6>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 800e4a8:	697b      	ldr	r3, [r7, #20]
 800e4aa:	685b      	ldr	r3, [r3, #4]
 800e4ac:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 800e4ae:	89b8      	ldrh	r0, [r7, #12]
 800e4b0:	693b      	ldr	r3, [r7, #16]
 800e4b2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e4b6:	2302      	movs	r3, #2
 800e4b8:	2239      	movs	r2, #57	; 0x39
 800e4ba:	f000 f9e5 	bl	800e888 <dhcp_option>
 800e4be:	4603      	mov	r3, r0
 800e4c0:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 800e4c2:	89b8      	ldrh	r0, [r7, #12]
 800e4c4:	693b      	ldr	r3, [r7, #16]
 800e4c6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e4ce:	461a      	mov	r2, r3
 800e4d0:	f000 fa34 	bl	800e93c <dhcp_option_short>
 800e4d4:	4603      	mov	r3, r0
 800e4d6:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 800e4d8:	89b8      	ldrh	r0, [r7, #12]
 800e4da:	693b      	ldr	r3, [r7, #16]
 800e4dc:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e4e0:	2303      	movs	r3, #3
 800e4e2:	2237      	movs	r2, #55	; 0x37
 800e4e4:	f000 f9d0 	bl	800e888 <dhcp_option>
 800e4e8:	4603      	mov	r3, r0
 800e4ea:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800e4ec:	2300      	movs	r3, #0
 800e4ee:	77bb      	strb	r3, [r7, #30]
 800e4f0:	e00e      	b.n	800e510 <dhcp_rebind+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 800e4f2:	89b8      	ldrh	r0, [r7, #12]
 800e4f4:	693b      	ldr	r3, [r7, #16]
 800e4f6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e4fa:	7fbb      	ldrb	r3, [r7, #30]
 800e4fc:	4a29      	ldr	r2, [pc, #164]	; (800e5a4 <dhcp_rebind+0x128>)
 800e4fe:	5cd3      	ldrb	r3, [r2, r3]
 800e500:	461a      	mov	r2, r3
 800e502:	f000 f9f5 	bl	800e8f0 <dhcp_option_byte>
 800e506:	4603      	mov	r3, r0
 800e508:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800e50a:	7fbb      	ldrb	r3, [r7, #30]
 800e50c:	3301      	adds	r3, #1
 800e50e:	77bb      	strb	r3, [r7, #30]
 800e510:	7fbb      	ldrb	r3, [r7, #30]
 800e512:	2b02      	cmp	r3, #2
 800e514:	d9ed      	bls.n	800e4f2 <dhcp_rebind+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBINDING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 800e516:	89b8      	ldrh	r0, [r7, #12]
 800e518:	693b      	ldr	r3, [r7, #16]
 800e51a:	33f0      	adds	r3, #240	; 0xf0
 800e51c:	697a      	ldr	r2, [r7, #20]
 800e51e:	4619      	mov	r1, r3
 800e520:	f000 fef8 	bl	800f314 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 800e524:	4b20      	ldr	r3, [pc, #128]	; (800e5a8 <dhcp_rebind+0x12c>)
 800e526:	6818      	ldr	r0, [r3, #0]
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	9300      	str	r3, [sp, #0]
 800e52c:	2343      	movs	r3, #67	; 0x43
 800e52e:	4a1f      	ldr	r2, [pc, #124]	; (800e5ac <dhcp_rebind+0x130>)
 800e530:	6979      	ldr	r1, [r7, #20]
 800e532:	f00b f8cd 	bl	80196d0 <udp_sendto_if>
 800e536:	4603      	mov	r3, r0
 800e538:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 800e53a:	6978      	ldr	r0, [r7, #20]
 800e53c:	f004 fed4 	bl	80132e8 <pbuf_free>
 800e540:	e001      	b.n	800e546 <dhcp_rebind+0xca>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
    result = ERR_MEM;
 800e542:	23ff      	movs	r3, #255	; 0xff
 800e544:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 800e546:	69bb      	ldr	r3, [r7, #24]
 800e548:	799b      	ldrb	r3, [r3, #6]
 800e54a:	2bff      	cmp	r3, #255	; 0xff
 800e54c:	d005      	beq.n	800e55a <dhcp_rebind+0xde>
    dhcp->tries++;
 800e54e:	69bb      	ldr	r3, [r7, #24]
 800e550:	799b      	ldrb	r3, [r3, #6]
 800e552:	3301      	adds	r3, #1
 800e554:	b2da      	uxtb	r2, r3
 800e556:	69bb      	ldr	r3, [r7, #24]
 800e558:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 800e55a:	69bb      	ldr	r3, [r7, #24]
 800e55c:	799b      	ldrb	r3, [r3, #6]
 800e55e:	2b09      	cmp	r3, #9
 800e560:	d80a      	bhi.n	800e578 <dhcp_rebind+0xfc>
 800e562:	69bb      	ldr	r3, [r7, #24]
 800e564:	799b      	ldrb	r3, [r3, #6]
 800e566:	b29b      	uxth	r3, r3
 800e568:	461a      	mov	r2, r3
 800e56a:	0152      	lsls	r2, r2, #5
 800e56c:	1ad2      	subs	r2, r2, r3
 800e56e:	0092      	lsls	r2, r2, #2
 800e570:	4413      	add	r3, r2
 800e572:	00db      	lsls	r3, r3, #3
 800e574:	b29b      	uxth	r3, r3
 800e576:	e001      	b.n	800e57c <dhcp_rebind+0x100>
 800e578:	f242 7310 	movw	r3, #10000	; 0x2710
 800e57c:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 800e57e:	89fb      	ldrh	r3, [r7, #14]
 800e580:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800e584:	4a0a      	ldr	r2, [pc, #40]	; (800e5b0 <dhcp_rebind+0x134>)
 800e586:	fb82 1203 	smull	r1, r2, r2, r3
 800e58a:	1152      	asrs	r2, r2, #5
 800e58c:	17db      	asrs	r3, r3, #31
 800e58e:	1ad3      	subs	r3, r2, r3
 800e590:	b29a      	uxth	r2, r3
 800e592:	69bb      	ldr	r3, [r7, #24]
 800e594:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 800e596:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e59a:	4618      	mov	r0, r3
 800e59c:	3720      	adds	r7, #32
 800e59e:	46bd      	mov	sp, r7
 800e5a0:	bd80      	pop	{r7, pc}
 800e5a2:	bf00      	nop
 800e5a4:	24000028 	.word	0x24000028
 800e5a8:	240047d4 	.word	0x240047d4
 800e5ac:	0801fe60 	.word	0x0801fe60
 800e5b0:	10624dd3 	.word	0x10624dd3

0800e5b4 <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 800e5b4:	b5b0      	push	{r4, r5, r7, lr}
 800e5b6:	b08a      	sub	sp, #40	; 0x28
 800e5b8:	af02      	add	r7, sp, #8
 800e5ba:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e5c0:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 800e5c2:	2103      	movs	r1, #3
 800e5c4:	69b8      	ldr	r0, [r7, #24]
 800e5c6:	f000 f945 	bl	800e854 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 800e5ca:	f107 030c 	add.w	r3, r7, #12
 800e5ce:	2203      	movs	r2, #3
 800e5d0:	69b9      	ldr	r1, [r7, #24]
 800e5d2:	6878      	ldr	r0, [r7, #4]
 800e5d4:	f000 fdc8 	bl	800f168 <dhcp_create_msg>
 800e5d8:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 800e5da:	697b      	ldr	r3, [r7, #20]
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d066      	beq.n	800e6ae <dhcp_reboot+0xfa>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 800e5e0:	697b      	ldr	r3, [r7, #20]
 800e5e2:	685b      	ldr	r3, [r3, #4]
 800e5e4:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 800e5e6:	89b8      	ldrh	r0, [r7, #12]
 800e5e8:	693b      	ldr	r3, [r7, #16]
 800e5ea:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e5ee:	2302      	movs	r3, #2
 800e5f0:	2239      	movs	r2, #57	; 0x39
 800e5f2:	f000 f949 	bl	800e888 <dhcp_option>
 800e5f6:	4603      	mov	r3, r0
 800e5f8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 800e5fa:	89b8      	ldrh	r0, [r7, #12]
 800e5fc:	693b      	ldr	r3, [r7, #16]
 800e5fe:	33f0      	adds	r3, #240	; 0xf0
 800e600:	f44f 7210 	mov.w	r2, #576	; 0x240
 800e604:	4619      	mov	r1, r3
 800e606:	f000 f999 	bl	800e93c <dhcp_option_short>
 800e60a:	4603      	mov	r3, r0
 800e60c:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 800e60e:	89b8      	ldrh	r0, [r7, #12]
 800e610:	693b      	ldr	r3, [r7, #16]
 800e612:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e616:	2304      	movs	r3, #4
 800e618:	2232      	movs	r2, #50	; 0x32
 800e61a:	f000 f935 	bl	800e888 <dhcp_option>
 800e61e:	4603      	mov	r3, r0
 800e620:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 800e622:	89bc      	ldrh	r4, [r7, #12]
 800e624:	693b      	ldr	r3, [r7, #16]
 800e626:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 800e62a:	69bb      	ldr	r3, [r7, #24]
 800e62c:	69db      	ldr	r3, [r3, #28]
 800e62e:	4618      	mov	r0, r3
 800e630:	f7ff f807 	bl	800d642 <lwip_htonl>
 800e634:	4603      	mov	r3, r0
 800e636:	461a      	mov	r2, r3
 800e638:	4629      	mov	r1, r5
 800e63a:	4620      	mov	r0, r4
 800e63c:	f000 f9b0 	bl	800e9a0 <dhcp_option_long>
 800e640:	4603      	mov	r3, r0
 800e642:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 800e644:	89b8      	ldrh	r0, [r7, #12]
 800e646:	693b      	ldr	r3, [r7, #16]
 800e648:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e64c:	2303      	movs	r3, #3
 800e64e:	2237      	movs	r2, #55	; 0x37
 800e650:	f000 f91a 	bl	800e888 <dhcp_option>
 800e654:	4603      	mov	r3, r0
 800e656:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800e658:	2300      	movs	r3, #0
 800e65a:	77bb      	strb	r3, [r7, #30]
 800e65c:	e00e      	b.n	800e67c <dhcp_reboot+0xc8>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 800e65e:	89b8      	ldrh	r0, [r7, #12]
 800e660:	693b      	ldr	r3, [r7, #16]
 800e662:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e666:	7fbb      	ldrb	r3, [r7, #30]
 800e668:	4a29      	ldr	r2, [pc, #164]	; (800e710 <dhcp_reboot+0x15c>)
 800e66a:	5cd3      	ldrb	r3, [r2, r3]
 800e66c:	461a      	mov	r2, r3
 800e66e:	f000 f93f 	bl	800e8f0 <dhcp_option_byte>
 800e672:	4603      	mov	r3, r0
 800e674:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 800e676:	7fbb      	ldrb	r3, [r7, #30]
 800e678:	3301      	adds	r3, #1
 800e67a:	77bb      	strb	r3, [r7, #30]
 800e67c:	7fbb      	ldrb	r3, [r7, #30]
 800e67e:	2b02      	cmp	r3, #2
 800e680:	d9ed      	bls.n	800e65e <dhcp_reboot+0xaa>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBOOTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 800e682:	89b8      	ldrh	r0, [r7, #12]
 800e684:	693b      	ldr	r3, [r7, #16]
 800e686:	33f0      	adds	r3, #240	; 0xf0
 800e688:	697a      	ldr	r2, [r7, #20]
 800e68a:	4619      	mov	r1, r3
 800e68c:	f000 fe42 	bl	800f314 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 800e690:	4b20      	ldr	r3, [pc, #128]	; (800e714 <dhcp_reboot+0x160>)
 800e692:	6818      	ldr	r0, [r3, #0]
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	9300      	str	r3, [sp, #0]
 800e698:	2343      	movs	r3, #67	; 0x43
 800e69a:	4a1f      	ldr	r2, [pc, #124]	; (800e718 <dhcp_reboot+0x164>)
 800e69c:	6979      	ldr	r1, [r7, #20]
 800e69e:	f00b f817 	bl	80196d0 <udp_sendto_if>
 800e6a2:	4603      	mov	r3, r0
 800e6a4:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 800e6a6:	6978      	ldr	r0, [r7, #20]
 800e6a8:	f004 fe1e 	bl	80132e8 <pbuf_free>
 800e6ac:	e001      	b.n	800e6b2 <dhcp_reboot+0xfe>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
    result = ERR_MEM;
 800e6ae:	23ff      	movs	r3, #255	; 0xff
 800e6b0:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 800e6b2:	69bb      	ldr	r3, [r7, #24]
 800e6b4:	799b      	ldrb	r3, [r3, #6]
 800e6b6:	2bff      	cmp	r3, #255	; 0xff
 800e6b8:	d005      	beq.n	800e6c6 <dhcp_reboot+0x112>
    dhcp->tries++;
 800e6ba:	69bb      	ldr	r3, [r7, #24]
 800e6bc:	799b      	ldrb	r3, [r3, #6]
 800e6be:	3301      	adds	r3, #1
 800e6c0:	b2da      	uxtb	r2, r3
 800e6c2:	69bb      	ldr	r3, [r7, #24]
 800e6c4:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 800e6c6:	69bb      	ldr	r3, [r7, #24]
 800e6c8:	799b      	ldrb	r3, [r3, #6]
 800e6ca:	2b09      	cmp	r3, #9
 800e6cc:	d80a      	bhi.n	800e6e4 <dhcp_reboot+0x130>
 800e6ce:	69bb      	ldr	r3, [r7, #24]
 800e6d0:	799b      	ldrb	r3, [r3, #6]
 800e6d2:	b29b      	uxth	r3, r3
 800e6d4:	461a      	mov	r2, r3
 800e6d6:	0152      	lsls	r2, r2, #5
 800e6d8:	1ad2      	subs	r2, r2, r3
 800e6da:	0092      	lsls	r2, r2, #2
 800e6dc:	4413      	add	r3, r2
 800e6de:	00db      	lsls	r3, r3, #3
 800e6e0:	b29b      	uxth	r3, r3
 800e6e2:	e001      	b.n	800e6e8 <dhcp_reboot+0x134>
 800e6e4:	f242 7310 	movw	r3, #10000	; 0x2710
 800e6e8:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 800e6ea:	89fb      	ldrh	r3, [r7, #14]
 800e6ec:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 800e6f0:	4a0a      	ldr	r2, [pc, #40]	; (800e71c <dhcp_reboot+0x168>)
 800e6f2:	fb82 1203 	smull	r1, r2, r2, r3
 800e6f6:	1152      	asrs	r2, r2, #5
 800e6f8:	17db      	asrs	r3, r3, #31
 800e6fa:	1ad3      	subs	r3, r2, r3
 800e6fc:	b29a      	uxth	r2, r3
 800e6fe:	69bb      	ldr	r3, [r7, #24]
 800e700:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 800e702:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e706:	4618      	mov	r0, r3
 800e708:	3720      	adds	r7, #32
 800e70a:	46bd      	mov	sp, r7
 800e70c:	bdb0      	pop	{r4, r5, r7, pc}
 800e70e:	bf00      	nop
 800e710:	24000028 	.word	0x24000028
 800e714:	240047d4 	.word	0x240047d4
 800e718:	0801fe60 	.word	0x0801fe60
 800e71c:	10624dd3 	.word	0x10624dd3

0800e720 <dhcp_release_and_stop>:
 *
 * @param netif network interface
 */
void
dhcp_release_and_stop(struct netif *netif)
{
 800e720:	b5b0      	push	{r4, r5, r7, lr}
 800e722:	b08a      	sub	sp, #40	; 0x28
 800e724:	af02      	add	r7, sp, #8
 800e726:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e72c:	61fb      	str	r3, [r7, #28]
  ip_addr_t server_ip_addr;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release_and_stop()\n"));
  if (dhcp == NULL) {
 800e72e:	69fb      	ldr	r3, [r7, #28]
 800e730:	2b00      	cmp	r3, #0
 800e732:	f000 8084 	beq.w	800e83e <dhcp_release_and_stop+0x11e>
    return;
  }

  /* already off? -> nothing to do */
  if (dhcp->state == DHCP_STATE_OFF) {
 800e736:	69fb      	ldr	r3, [r7, #28]
 800e738:	795b      	ldrb	r3, [r3, #5]
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	f000 8081 	beq.w	800e842 <dhcp_release_and_stop+0x122>
    return;
  }

  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 800e740:	69fb      	ldr	r3, [r7, #28]
 800e742:	699b      	ldr	r3, [r3, #24]
 800e744:	613b      	str	r3, [r7, #16]

  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 800e746:	69fb      	ldr	r3, [r7, #28]
 800e748:	2200      	movs	r2, #0
 800e74a:	619a      	str	r2, [r3, #24]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 800e74c:	69fb      	ldr	r3, [r7, #28]
 800e74e:	2200      	movs	r2, #0
 800e750:	61da      	str	r2, [r3, #28]
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 800e752:	69fb      	ldr	r3, [r7, #28]
 800e754:	2200      	movs	r2, #0
 800e756:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 800e758:	69fb      	ldr	r3, [r7, #28]
 800e75a:	2200      	movs	r2, #0
 800e75c:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 800e75e:	69fb      	ldr	r3, [r7, #28]
 800e760:	2200      	movs	r2, #0
 800e762:	631a      	str	r2, [r3, #48]	; 0x30
 800e764:	69fb      	ldr	r3, [r7, #28]
 800e766:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e768:	69fb      	ldr	r3, [r7, #28]
 800e76a:	62da      	str	r2, [r3, #44]	; 0x2c
 800e76c:	69fb      	ldr	r3, [r7, #28]
 800e76e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e770:	69fb      	ldr	r3, [r7, #28]
 800e772:	629a      	str	r2, [r3, #40]	; 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 800e774:	69fb      	ldr	r3, [r7, #28]
 800e776:	2200      	movs	r2, #0
 800e778:	829a      	strh	r2, [r3, #20]
 800e77a:	69fb      	ldr	r3, [r7, #28]
 800e77c:	8a9a      	ldrh	r2, [r3, #20]
 800e77e:	69fb      	ldr	r3, [r7, #28]
 800e780:	825a      	strh	r2, [r3, #18]
 800e782:	69fb      	ldr	r3, [r7, #28]
 800e784:	8a5a      	ldrh	r2, [r3, #18]
 800e786:	69fb      	ldr	r3, [r7, #28]
 800e788:	821a      	strh	r2, [r3, #16]
 800e78a:	69fb      	ldr	r3, [r7, #28]
 800e78c:	8a1a      	ldrh	r2, [r3, #16]
 800e78e:	69fb      	ldr	r3, [r7, #28]
 800e790:	81da      	strh	r2, [r3, #14]

  /* send release message when current IP was assigned via DHCP */
  if (dhcp_supplied_address(netif)) {
 800e792:	6878      	ldr	r0, [r7, #4]
 800e794:	f000 fdec 	bl	800f370 <dhcp_supplied_address>
 800e798:	4603      	mov	r3, r0
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d03b      	beq.n	800e816 <dhcp_release_and_stop+0xf6>
    /* create and initialize the DHCP message header */
    struct pbuf *p_out;
    u16_t options_out_len;
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 800e79e:	f107 030e 	add.w	r3, r7, #14
 800e7a2:	2207      	movs	r2, #7
 800e7a4:	69f9      	ldr	r1, [r7, #28]
 800e7a6:	6878      	ldr	r0, [r7, #4]
 800e7a8:	f000 fcde 	bl	800f168 <dhcp_create_msg>
 800e7ac:	61b8      	str	r0, [r7, #24]
    if (p_out != NULL) {
 800e7ae:	69bb      	ldr	r3, [r7, #24]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d030      	beq.n	800e816 <dhcp_release_and_stop+0xf6>
      struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 800e7b4:	69bb      	ldr	r3, [r7, #24]
 800e7b6:	685b      	ldr	r3, [r3, #4]
 800e7b8:	617b      	str	r3, [r7, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 800e7ba:	89f8      	ldrh	r0, [r7, #14]
 800e7bc:	697b      	ldr	r3, [r7, #20]
 800e7be:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800e7c2:	2304      	movs	r3, #4
 800e7c4:	2236      	movs	r2, #54	; 0x36
 800e7c6:	f000 f85f 	bl	800e888 <dhcp_option>
 800e7ca:	4603      	mov	r3, r0
 800e7cc:	81fb      	strh	r3, [r7, #14]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 800e7ce:	89fc      	ldrh	r4, [r7, #14]
 800e7d0:	697b      	ldr	r3, [r7, #20]
 800e7d2:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 800e7d6:	693b      	ldr	r3, [r7, #16]
 800e7d8:	4618      	mov	r0, r3
 800e7da:	f7fe ff32 	bl	800d642 <lwip_htonl>
 800e7de:	4603      	mov	r3, r0
 800e7e0:	461a      	mov	r2, r3
 800e7e2:	4629      	mov	r1, r5
 800e7e4:	4620      	mov	r0, r4
 800e7e6:	f000 f8db 	bl	800e9a0 <dhcp_option_long>
 800e7ea:	4603      	mov	r3, r0
 800e7ec:	81fb      	strh	r3, [r7, #14]

      LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, dhcp->state, msg_out, DHCP_RELEASE, &options_out_len);
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 800e7ee:	89f8      	ldrh	r0, [r7, #14]
 800e7f0:	697b      	ldr	r3, [r7, #20]
 800e7f2:	33f0      	adds	r3, #240	; 0xf0
 800e7f4:	69ba      	ldr	r2, [r7, #24]
 800e7f6:	4619      	mov	r1, r3
 800e7f8:	f000 fd8c 	bl	800f314 <dhcp_option_trailer>

      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 800e7fc:	4b13      	ldr	r3, [pc, #76]	; (800e84c <dhcp_release_and_stop+0x12c>)
 800e7fe:	6818      	ldr	r0, [r3, #0]
 800e800:	f107 0210 	add.w	r2, r7, #16
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	9300      	str	r3, [sp, #0]
 800e808:	2343      	movs	r3, #67	; 0x43
 800e80a:	69b9      	ldr	r1, [r7, #24]
 800e80c:	f00a ff60 	bl	80196d0 <udp_sendto_if>
      pbuf_free(p_out);
 800e810:	69b8      	ldr	r0, [r7, #24]
 800e812:	f004 fd69 	bl	80132e8 <pbuf_free>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
    }
  }

  /* remove IP address from interface (prevents routing from selecting this interface) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 800e816:	4b0e      	ldr	r3, [pc, #56]	; (800e850 <dhcp_release_and_stop+0x130>)
 800e818:	4a0d      	ldr	r2, [pc, #52]	; (800e850 <dhcp_release_and_stop+0x130>)
 800e81a:	490d      	ldr	r1, [pc, #52]	; (800e850 <dhcp_release_and_stop+0x130>)
 800e81c:	6878      	ldr	r0, [r7, #4]
 800e81e:	f004 f859 	bl	80128d4 <netif_set_addr>
    autoip_stop(netif);
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */

  dhcp_set_state(dhcp, DHCP_STATE_OFF);
 800e822:	2100      	movs	r1, #0
 800e824:	69f8      	ldr	r0, [r7, #28]
 800e826:	f000 f815 	bl	800e854 <dhcp_set_state>

  if (dhcp->pcb_allocated != 0) {
 800e82a:	69fb      	ldr	r3, [r7, #28]
 800e82c:	791b      	ldrb	r3, [r3, #4]
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d008      	beq.n	800e844 <dhcp_release_and_stop+0x124>
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 800e832:	f7fe ff71 	bl	800d718 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 800e836:	69fb      	ldr	r3, [r7, #28]
 800e838:	2200      	movs	r2, #0
 800e83a:	711a      	strb	r2, [r3, #4]
 800e83c:	e002      	b.n	800e844 <dhcp_release_and_stop+0x124>
    return;
 800e83e:	bf00      	nop
 800e840:	e000      	b.n	800e844 <dhcp_release_and_stop+0x124>
    return;
 800e842:	bf00      	nop
  }
}
 800e844:	3720      	adds	r7, #32
 800e846:	46bd      	mov	sp, r7
 800e848:	bdb0      	pop	{r4, r5, r7, pc}
 800e84a:	bf00      	nop
 800e84c:	240047d4 	.word	0x240047d4
 800e850:	0801fe5c 	.word	0x0801fe5c

0800e854 <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 800e854:	b480      	push	{r7}
 800e856:	b083      	sub	sp, #12
 800e858:	af00      	add	r7, sp, #0
 800e85a:	6078      	str	r0, [r7, #4]
 800e85c:	460b      	mov	r3, r1
 800e85e:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	795b      	ldrb	r3, [r3, #5]
 800e864:	78fa      	ldrb	r2, [r7, #3]
 800e866:	429a      	cmp	r2, r3
 800e868:	d008      	beq.n	800e87c <dhcp_set_state+0x28>
    dhcp->state = new_state;
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	78fa      	ldrb	r2, [r7, #3]
 800e86e:	715a      	strb	r2, [r3, #5]
    dhcp->tries = 0;
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	2200      	movs	r2, #0
 800e874:	719a      	strb	r2, [r3, #6]
    dhcp->request_timeout = 0;
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	2200      	movs	r2, #0
 800e87a:	811a      	strh	r2, [r3, #8]
  }
}
 800e87c:	bf00      	nop
 800e87e:	370c      	adds	r7, #12
 800e880:	46bd      	mov	sp, r7
 800e882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e886:	4770      	bx	lr

0800e888 <dhcp_option>:
 * DHCP message.
 *
 */
static u16_t
dhcp_option(u16_t options_out_len, u8_t *options, u8_t option_type, u8_t option_len)
{
 800e888:	b580      	push	{r7, lr}
 800e88a:	b082      	sub	sp, #8
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6039      	str	r1, [r7, #0]
 800e890:	4611      	mov	r1, r2
 800e892:	461a      	mov	r2, r3
 800e894:	4603      	mov	r3, r0
 800e896:	80fb      	strh	r3, [r7, #6]
 800e898:	460b      	mov	r3, r1
 800e89a:	717b      	strb	r3, [r7, #5]
 800e89c:	4613      	mov	r3, r2
 800e89e:	713b      	strb	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 800e8a0:	88fa      	ldrh	r2, [r7, #6]
 800e8a2:	793b      	ldrb	r3, [r7, #4]
 800e8a4:	4413      	add	r3, r2
 800e8a6:	3302      	adds	r3, #2
 800e8a8:	2b44      	cmp	r3, #68	; 0x44
 800e8aa:	d906      	bls.n	800e8ba <dhcp_option+0x32>
 800e8ac:	4b0d      	ldr	r3, [pc, #52]	; (800e8e4 <dhcp_option+0x5c>)
 800e8ae:	f240 529a 	movw	r2, #1434	; 0x59a
 800e8b2:	490d      	ldr	r1, [pc, #52]	; (800e8e8 <dhcp_option+0x60>)
 800e8b4:	480d      	ldr	r0, [pc, #52]	; (800e8ec <dhcp_option+0x64>)
 800e8b6:	f00c f957 	bl	801ab68 <iprintf>
  options[options_out_len++] = option_type;
 800e8ba:	88fb      	ldrh	r3, [r7, #6]
 800e8bc:	1c5a      	adds	r2, r3, #1
 800e8be:	80fa      	strh	r2, [r7, #6]
 800e8c0:	461a      	mov	r2, r3
 800e8c2:	683b      	ldr	r3, [r7, #0]
 800e8c4:	4413      	add	r3, r2
 800e8c6:	797a      	ldrb	r2, [r7, #5]
 800e8c8:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = option_len;
 800e8ca:	88fb      	ldrh	r3, [r7, #6]
 800e8cc:	1c5a      	adds	r2, r3, #1
 800e8ce:	80fa      	strh	r2, [r7, #6]
 800e8d0:	461a      	mov	r2, r3
 800e8d2:	683b      	ldr	r3, [r7, #0]
 800e8d4:	4413      	add	r3, r2
 800e8d6:	793a      	ldrb	r2, [r7, #4]
 800e8d8:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 800e8da:	88fb      	ldrh	r3, [r7, #6]
}
 800e8dc:	4618      	mov	r0, r3
 800e8de:	3708      	adds	r7, #8
 800e8e0:	46bd      	mov	sp, r7
 800e8e2:	bd80      	pop	{r7, pc}
 800e8e4:	0801cd90 	.word	0x0801cd90
 800e8e8:	0801cf40 	.word	0x0801cf40
 800e8ec:	0801ce0c 	.word	0x0801ce0c

0800e8f0 <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static u16_t
dhcp_option_byte(u16_t options_out_len, u8_t *options, u8_t value)
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b082      	sub	sp, #8
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	4603      	mov	r3, r0
 800e8f8:	6039      	str	r1, [r7, #0]
 800e8fa:	80fb      	strh	r3, [r7, #6]
 800e8fc:	4613      	mov	r3, r2
 800e8fe:	717b      	strb	r3, [r7, #5]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 800e900:	88fb      	ldrh	r3, [r7, #6]
 800e902:	2b43      	cmp	r3, #67	; 0x43
 800e904:	d906      	bls.n	800e914 <dhcp_option_byte+0x24>
 800e906:	4b0a      	ldr	r3, [pc, #40]	; (800e930 <dhcp_option_byte+0x40>)
 800e908:	f240 52a6 	movw	r2, #1446	; 0x5a6
 800e90c:	4909      	ldr	r1, [pc, #36]	; (800e934 <dhcp_option_byte+0x44>)
 800e90e:	480a      	ldr	r0, [pc, #40]	; (800e938 <dhcp_option_byte+0x48>)
 800e910:	f00c f92a 	bl	801ab68 <iprintf>
  options[options_out_len++] = value;
 800e914:	88fb      	ldrh	r3, [r7, #6]
 800e916:	1c5a      	adds	r2, r3, #1
 800e918:	80fa      	strh	r2, [r7, #6]
 800e91a:	461a      	mov	r2, r3
 800e91c:	683b      	ldr	r3, [r7, #0]
 800e91e:	4413      	add	r3, r2
 800e920:	797a      	ldrb	r2, [r7, #5]
 800e922:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 800e924:	88fb      	ldrh	r3, [r7, #6]
}
 800e926:	4618      	mov	r0, r3
 800e928:	3708      	adds	r7, #8
 800e92a:	46bd      	mov	sp, r7
 800e92c:	bd80      	pop	{r7, pc}
 800e92e:	bf00      	nop
 800e930:	0801cd90 	.word	0x0801cd90
 800e934:	0801cf84 	.word	0x0801cf84
 800e938:	0801ce0c 	.word	0x0801ce0c

0800e93c <dhcp_option_short>:

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 800e93c:	b580      	push	{r7, lr}
 800e93e:	b082      	sub	sp, #8
 800e940:	af00      	add	r7, sp, #0
 800e942:	4603      	mov	r3, r0
 800e944:	6039      	str	r1, [r7, #0]
 800e946:	80fb      	strh	r3, [r7, #6]
 800e948:	4613      	mov	r3, r2
 800e94a:	80bb      	strh	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 800e94c:	88fb      	ldrh	r3, [r7, #6]
 800e94e:	3302      	adds	r3, #2
 800e950:	2b44      	cmp	r3, #68	; 0x44
 800e952:	d906      	bls.n	800e962 <dhcp_option_short+0x26>
 800e954:	4b0f      	ldr	r3, [pc, #60]	; (800e994 <dhcp_option_short+0x58>)
 800e956:	f240 52ae 	movw	r2, #1454	; 0x5ae
 800e95a:	490f      	ldr	r1, [pc, #60]	; (800e998 <dhcp_option_short+0x5c>)
 800e95c:	480f      	ldr	r0, [pc, #60]	; (800e99c <dhcp_option_short+0x60>)
 800e95e:	f00c f903 	bl	801ab68 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 800e962:	88bb      	ldrh	r3, [r7, #4]
 800e964:	0a1b      	lsrs	r3, r3, #8
 800e966:	b29a      	uxth	r2, r3
 800e968:	88fb      	ldrh	r3, [r7, #6]
 800e96a:	1c59      	adds	r1, r3, #1
 800e96c:	80f9      	strh	r1, [r7, #6]
 800e96e:	4619      	mov	r1, r3
 800e970:	683b      	ldr	r3, [r7, #0]
 800e972:	440b      	add	r3, r1
 800e974:	b2d2      	uxtb	r2, r2
 800e976:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 800e978:	88fb      	ldrh	r3, [r7, #6]
 800e97a:	1c5a      	adds	r2, r3, #1
 800e97c:	80fa      	strh	r2, [r7, #6]
 800e97e:	461a      	mov	r2, r3
 800e980:	683b      	ldr	r3, [r7, #0]
 800e982:	4413      	add	r3, r2
 800e984:	88ba      	ldrh	r2, [r7, #4]
 800e986:	b2d2      	uxtb	r2, r2
 800e988:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 800e98a:	88fb      	ldrh	r3, [r7, #6]
}
 800e98c:	4618      	mov	r0, r3
 800e98e:	3708      	adds	r7, #8
 800e990:	46bd      	mov	sp, r7
 800e992:	bd80      	pop	{r7, pc}
 800e994:	0801cd90 	.word	0x0801cd90
 800e998:	0801cfbc 	.word	0x0801cfbc
 800e99c:	0801ce0c 	.word	0x0801ce0c

0800e9a0 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 800e9a0:	b580      	push	{r7, lr}
 800e9a2:	b084      	sub	sp, #16
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	4603      	mov	r3, r0
 800e9a8:	60b9      	str	r1, [r7, #8]
 800e9aa:	607a      	str	r2, [r7, #4]
 800e9ac:	81fb      	strh	r3, [r7, #14]
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 800e9ae:	89fb      	ldrh	r3, [r7, #14]
 800e9b0:	3304      	adds	r3, #4
 800e9b2:	2b44      	cmp	r3, #68	; 0x44
 800e9b4:	d906      	bls.n	800e9c4 <dhcp_option_long+0x24>
 800e9b6:	4b19      	ldr	r3, [pc, #100]	; (800ea1c <dhcp_option_long+0x7c>)
 800e9b8:	f240 52b7 	movw	r2, #1463	; 0x5b7
 800e9bc:	4918      	ldr	r1, [pc, #96]	; (800ea20 <dhcp_option_long+0x80>)
 800e9be:	4819      	ldr	r0, [pc, #100]	; (800ea24 <dhcp_option_long+0x84>)
 800e9c0:	f00c f8d2 	bl	801ab68 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	0e1a      	lsrs	r2, r3, #24
 800e9c8:	89fb      	ldrh	r3, [r7, #14]
 800e9ca:	1c59      	adds	r1, r3, #1
 800e9cc:	81f9      	strh	r1, [r7, #14]
 800e9ce:	4619      	mov	r1, r3
 800e9d0:	68bb      	ldr	r3, [r7, #8]
 800e9d2:	440b      	add	r3, r1
 800e9d4:	b2d2      	uxtb	r2, r2
 800e9d6:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	0c1a      	lsrs	r2, r3, #16
 800e9dc:	89fb      	ldrh	r3, [r7, #14]
 800e9de:	1c59      	adds	r1, r3, #1
 800e9e0:	81f9      	strh	r1, [r7, #14]
 800e9e2:	4619      	mov	r1, r3
 800e9e4:	68bb      	ldr	r3, [r7, #8]
 800e9e6:	440b      	add	r3, r1
 800e9e8:	b2d2      	uxtb	r2, r2
 800e9ea:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	0a1a      	lsrs	r2, r3, #8
 800e9f0:	89fb      	ldrh	r3, [r7, #14]
 800e9f2:	1c59      	adds	r1, r3, #1
 800e9f4:	81f9      	strh	r1, [r7, #14]
 800e9f6:	4619      	mov	r1, r3
 800e9f8:	68bb      	ldr	r3, [r7, #8]
 800e9fa:	440b      	add	r3, r1
 800e9fc:	b2d2      	uxtb	r2, r2
 800e9fe:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 800ea00:	89fb      	ldrh	r3, [r7, #14]
 800ea02:	1c5a      	adds	r2, r3, #1
 800ea04:	81fa      	strh	r2, [r7, #14]
 800ea06:	461a      	mov	r2, r3
 800ea08:	68bb      	ldr	r3, [r7, #8]
 800ea0a:	4413      	add	r3, r2
 800ea0c:	687a      	ldr	r2, [r7, #4]
 800ea0e:	b2d2      	uxtb	r2, r2
 800ea10:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 800ea12:	89fb      	ldrh	r3, [r7, #14]
}
 800ea14:	4618      	mov	r0, r3
 800ea16:	3710      	adds	r7, #16
 800ea18:	46bd      	mov	sp, r7
 800ea1a:	bd80      	pop	{r7, pc}
 800ea1c:	0801cd90 	.word	0x0801cd90
 800ea20:	0801cff8 	.word	0x0801cff8
 800ea24:	0801ce0c 	.word	0x0801ce0c

0800ea28 <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct pbuf *p, struct dhcp *dhcp)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b090      	sub	sp, #64	; 0x40
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
 800ea30:	6039      	str	r1, [r7, #0]
  u16_t offset;
  u16_t offset_max;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 800ea32:	2300      	movs	r3, #0
 800ea34:	62fb      	str	r3, [r7, #44]	; 0x2c
  int parse_sname_as_options = 0;
 800ea36:	2300      	movs	r3, #0
 800ea38:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

  LWIP_UNUSED_ARG(dhcp);

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 800ea3a:	2208      	movs	r2, #8
 800ea3c:	2100      	movs	r1, #0
 800ea3e:	48be      	ldr	r0, [pc, #760]	; (800ed38 <dhcp_parse_reply+0x310>)
 800ea40:	f00b fc4f 	bl	801a2e2 <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	895b      	ldrh	r3, [r3, #10]
 800ea48:	2b2b      	cmp	r3, #43	; 0x2b
 800ea4a:	d802      	bhi.n	800ea52 <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 800ea4c:	f06f 0301 	mvn.w	r3, #1
 800ea50:	e2a8      	b.n	800efa4 <dhcp_parse_reply+0x57c>
  }
  msg_in = (struct dhcp_msg *)p->payload;
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	685b      	ldr	r3, [r3, #4]
 800ea56:	61bb      	str	r3, [r7, #24]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 800ea58:	23f0      	movs	r3, #240	; 0xf0
 800ea5a:	86fb      	strh	r3, [r7, #54]	; 0x36
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	891b      	ldrh	r3, [r3, #8]
 800ea60:	86bb      	strh	r3, [r7, #52]	; 0x34
again:
  q = p;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 800ea66:	e00c      	b.n	800ea82 <dhcp_parse_reply+0x5a>
    options_idx = (u16_t)(options_idx - q->len);
 800ea68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea6a:	895b      	ldrh	r3, [r3, #10]
 800ea6c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ea6e:	1ad3      	subs	r3, r2, r3
 800ea70:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = (u16_t)(options_idx_max - q->len);
 800ea72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea74:	895b      	ldrh	r3, [r3, #10]
 800ea76:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800ea78:	1ad3      	subs	r3, r2, r3
 800ea7a:	86bb      	strh	r3, [r7, #52]	; 0x34
    q = q->next;
 800ea7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 800ea82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d004      	beq.n	800ea92 <dhcp_parse_reply+0x6a>
 800ea88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea8a:	895b      	ldrh	r3, [r3, #10]
 800ea8c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ea8e:	429a      	cmp	r2, r3
 800ea90:	d2ea      	bcs.n	800ea68 <dhcp_parse_reply+0x40>
  }
  if (q == NULL) {
 800ea92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d102      	bne.n	800ea9e <dhcp_parse_reply+0x76>
    return ERR_BUF;
 800ea98:	f06f 0301 	mvn.w	r3, #1
 800ea9c:	e282      	b.n	800efa4 <dhcp_parse_reply+0x57c>
  }
  offset = options_idx;
 800ea9e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800eaa0:	877b      	strh	r3, [r7, #58]	; 0x3a
  offset_max = options_idx_max;
 800eaa2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800eaa4:	873b      	strh	r3, [r7, #56]	; 0x38
  options = (u8_t *)q->payload;
 800eaa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaa8:	685b      	ldr	r3, [r3, #4]
 800eaaa:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 800eaac:	e23a      	b.n	800ef24 <dhcp_parse_reply+0x4fc>
    u8_t op = options[offset];
 800eaae:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800eab0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800eab2:	4413      	add	r3, r2
 800eab4:	781b      	ldrb	r3, [r3, #0]
 800eab6:	75fb      	strb	r3, [r7, #23]
    u8_t len;
    u8_t decode_len = 0;
 800eab8:	2300      	movs	r3, #0
 800eaba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int decode_idx = -1;
 800eabe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800eac2:	623b      	str	r3, [r7, #32]
    u16_t val_offset = (u16_t)(offset + 2);
 800eac4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800eac6:	3302      	adds	r3, #2
 800eac8:	83fb      	strh	r3, [r7, #30]
    if (val_offset < offset) {
 800eaca:	8bfa      	ldrh	r2, [r7, #30]
 800eacc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800eace:	429a      	cmp	r2, r3
 800ead0:	d202      	bcs.n	800ead8 <dhcp_parse_reply+0xb0>
      /* overflow */
      return ERR_BUF;
 800ead2:	f06f 0301 	mvn.w	r3, #1
 800ead6:	e265      	b.n	800efa4 <dhcp_parse_reply+0x57c>
    }
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 800ead8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800eada:	3301      	adds	r3, #1
 800eadc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eade:	8952      	ldrh	r2, [r2, #10]
 800eae0:	4293      	cmp	r3, r2
 800eae2:	da07      	bge.n	800eaf4 <dhcp_parse_reply+0xcc>
      len = options[offset + 1];
 800eae4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800eae6:	3301      	adds	r3, #1
 800eae8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800eaea:	4413      	add	r3, r2
 800eaec:	781b      	ldrb	r3, [r3, #0]
 800eaee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800eaf2:	e00b      	b.n	800eb0c <dhcp_parse_reply+0xe4>
    } else {
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 800eaf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d004      	beq.n	800eb06 <dhcp_parse_reply+0xde>
 800eafc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	685b      	ldr	r3, [r3, #4]
 800eb02:	781b      	ldrb	r3, [r3, #0]
 800eb04:	e000      	b.n	800eb08 <dhcp_parse_reply+0xe0>
 800eb06:	2300      	movs	r3, #0
 800eb08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F, msg_offset, q->len)); */
    decode_len = len;
 800eb0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eb10:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    switch (op) {
 800eb14:	7dfb      	ldrb	r3, [r7, #23]
 800eb16:	2b3b      	cmp	r3, #59	; 0x3b
 800eb18:	f200 812d 	bhi.w	800ed76 <dhcp_parse_reply+0x34e>
 800eb1c:	a201      	add	r2, pc, #4	; (adr r2, 800eb24 <dhcp_parse_reply+0xfc>)
 800eb1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb22:	bf00      	nop
 800eb24:	0800ec15 	.word	0x0800ec15
 800eb28:	0800ec25 	.word	0x0800ec25
 800eb2c:	0800ed77 	.word	0x0800ed77
 800eb30:	0800ec47 	.word	0x0800ec47
 800eb34:	0800ed77 	.word	0x0800ed77
 800eb38:	0800ed77 	.word	0x0800ed77
 800eb3c:	0800ed77 	.word	0x0800ed77
 800eb40:	0800ed77 	.word	0x0800ed77
 800eb44:	0800ed77 	.word	0x0800ed77
 800eb48:	0800ed77 	.word	0x0800ed77
 800eb4c:	0800ed77 	.word	0x0800ed77
 800eb50:	0800ed77 	.word	0x0800ed77
 800eb54:	0800ed77 	.word	0x0800ed77
 800eb58:	0800ed77 	.word	0x0800ed77
 800eb5c:	0800ed77 	.word	0x0800ed77
 800eb60:	0800ed77 	.word	0x0800ed77
 800eb64:	0800ed77 	.word	0x0800ed77
 800eb68:	0800ed77 	.word	0x0800ed77
 800eb6c:	0800ed77 	.word	0x0800ed77
 800eb70:	0800ed77 	.word	0x0800ed77
 800eb74:	0800ed77 	.word	0x0800ed77
 800eb78:	0800ed77 	.word	0x0800ed77
 800eb7c:	0800ed77 	.word	0x0800ed77
 800eb80:	0800ed77 	.word	0x0800ed77
 800eb84:	0800ed77 	.word	0x0800ed77
 800eb88:	0800ed77 	.word	0x0800ed77
 800eb8c:	0800ed77 	.word	0x0800ed77
 800eb90:	0800ed77 	.word	0x0800ed77
 800eb94:	0800ed77 	.word	0x0800ed77
 800eb98:	0800ed77 	.word	0x0800ed77
 800eb9c:	0800ed77 	.word	0x0800ed77
 800eba0:	0800ed77 	.word	0x0800ed77
 800eba4:	0800ed77 	.word	0x0800ed77
 800eba8:	0800ed77 	.word	0x0800ed77
 800ebac:	0800ed77 	.word	0x0800ed77
 800ebb0:	0800ed77 	.word	0x0800ed77
 800ebb4:	0800ed77 	.word	0x0800ed77
 800ebb8:	0800ed77 	.word	0x0800ed77
 800ebbc:	0800ed77 	.word	0x0800ed77
 800ebc0:	0800ed77 	.word	0x0800ed77
 800ebc4:	0800ed77 	.word	0x0800ed77
 800ebc8:	0800ed77 	.word	0x0800ed77
 800ebcc:	0800ed77 	.word	0x0800ed77
 800ebd0:	0800ed77 	.word	0x0800ed77
 800ebd4:	0800ed77 	.word	0x0800ed77
 800ebd8:	0800ed77 	.word	0x0800ed77
 800ebdc:	0800ed77 	.word	0x0800ed77
 800ebe0:	0800ed77 	.word	0x0800ed77
 800ebe4:	0800ed77 	.word	0x0800ed77
 800ebe8:	0800ed77 	.word	0x0800ed77
 800ebec:	0800ed77 	.word	0x0800ed77
 800ebf0:	0800ec73 	.word	0x0800ec73
 800ebf4:	0800ec95 	.word	0x0800ec95
 800ebf8:	0800ecd1 	.word	0x0800ecd1
 800ebfc:	0800ecf3 	.word	0x0800ecf3
 800ec00:	0800ed77 	.word	0x0800ed77
 800ec04:	0800ed77 	.word	0x0800ed77
 800ec08:	0800ed77 	.word	0x0800ed77
 800ec0c:	0800ed15 	.word	0x0800ed15
 800ec10:	0800ed55 	.word	0x0800ed55
      /* case(DHCP_OPTION_END): handled above */
      case (DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 800ec14:	2300      	movs	r3, #0
 800ec16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ec1a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ec1e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        /* will be increased below */
        break;
 800ec22:	e0ac      	b.n	800ed7e <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SUBNET_MASK):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 800ec24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ec28:	2b04      	cmp	r3, #4
 800ec2a:	d009      	beq.n	800ec40 <dhcp_parse_reply+0x218>
 800ec2c:	4b43      	ldr	r3, [pc, #268]	; (800ed3c <dhcp_parse_reply+0x314>)
 800ec2e:	f240 622e 	movw	r2, #1582	; 0x62e
 800ec32:	4943      	ldr	r1, [pc, #268]	; (800ed40 <dhcp_parse_reply+0x318>)
 800ec34:	4843      	ldr	r0, [pc, #268]	; (800ed44 <dhcp_parse_reply+0x31c>)
 800ec36:	f00b ff97 	bl	801ab68 <iprintf>
 800ec3a:	f06f 0305 	mvn.w	r3, #5
 800ec3e:	e1b1      	b.n	800efa4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 800ec40:	2306      	movs	r3, #6
 800ec42:	623b      	str	r3, [r7, #32]
        break;
 800ec44:	e09b      	b.n	800ed7e <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 800ec46:	2304      	movs	r3, #4
 800ec48:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 800ec4c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800ec50:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ec54:	429a      	cmp	r2, r3
 800ec56:	d209      	bcs.n	800ec6c <dhcp_parse_reply+0x244>
 800ec58:	4b38      	ldr	r3, [pc, #224]	; (800ed3c <dhcp_parse_reply+0x314>)
 800ec5a:	f240 6233 	movw	r2, #1587	; 0x633
 800ec5e:	493a      	ldr	r1, [pc, #232]	; (800ed48 <dhcp_parse_reply+0x320>)
 800ec60:	4838      	ldr	r0, [pc, #224]	; (800ed44 <dhcp_parse_reply+0x31c>)
 800ec62:	f00b ff81 	bl	801ab68 <iprintf>
 800ec66:	f06f 0305 	mvn.w	r3, #5
 800ec6a:	e19b      	b.n	800efa4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 800ec6c:	2307      	movs	r3, #7
 800ec6e:	623b      	str	r3, [r7, #32]
        break;
 800ec70:	e085      	b.n	800ed7e <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
        break;
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case (DHCP_OPTION_LEASE_TIME):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 800ec72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ec76:	2b04      	cmp	r3, #4
 800ec78:	d009      	beq.n	800ec8e <dhcp_parse_reply+0x266>
 800ec7a:	4b30      	ldr	r3, [pc, #192]	; (800ed3c <dhcp_parse_reply+0x314>)
 800ec7c:	f240 6241 	movw	r2, #1601	; 0x641
 800ec80:	492f      	ldr	r1, [pc, #188]	; (800ed40 <dhcp_parse_reply+0x318>)
 800ec82:	4830      	ldr	r0, [pc, #192]	; (800ed44 <dhcp_parse_reply+0x31c>)
 800ec84:	f00b ff70 	bl	801ab68 <iprintf>
 800ec88:	f06f 0305 	mvn.w	r3, #5
 800ec8c:	e18a      	b.n	800efa4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 800ec8e:	2303      	movs	r3, #3
 800ec90:	623b      	str	r3, [r7, #32]
        break;
 800ec92:	e074      	b.n	800ed7e <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case (DHCP_OPTION_OVERLOAD):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 800ec94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ec98:	2b01      	cmp	r3, #1
 800ec9a:	d009      	beq.n	800ecb0 <dhcp_parse_reply+0x288>
 800ec9c:	4b27      	ldr	r3, [pc, #156]	; (800ed3c <dhcp_parse_reply+0x314>)
 800ec9e:	f240 624f 	movw	r2, #1615	; 0x64f
 800eca2:	492a      	ldr	r1, [pc, #168]	; (800ed4c <dhcp_parse_reply+0x324>)
 800eca4:	4827      	ldr	r0, [pc, #156]	; (800ed44 <dhcp_parse_reply+0x31c>)
 800eca6:	f00b ff5f 	bl	801ab68 <iprintf>
 800ecaa:	f06f 0305 	mvn.w	r3, #5
 800ecae:	e179      	b.n	800efa4 <dhcp_parse_reply+0x57c>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 800ecb0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ecb2:	2bf0      	cmp	r3, #240	; 0xf0
 800ecb4:	d009      	beq.n	800ecca <dhcp_parse_reply+0x2a2>
 800ecb6:	4b21      	ldr	r3, [pc, #132]	; (800ed3c <dhcp_parse_reply+0x314>)
 800ecb8:	f240 6251 	movw	r2, #1617	; 0x651
 800ecbc:	4924      	ldr	r1, [pc, #144]	; (800ed50 <dhcp_parse_reply+0x328>)
 800ecbe:	4821      	ldr	r0, [pc, #132]	; (800ed44 <dhcp_parse_reply+0x31c>)
 800ecc0:	f00b ff52 	bl	801ab68 <iprintf>
 800ecc4:	f06f 0305 	mvn.w	r3, #5
 800ecc8:	e16c      	b.n	800efa4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 800ecca:	2300      	movs	r3, #0
 800eccc:	623b      	str	r3, [r7, #32]
        break;
 800ecce:	e056      	b.n	800ed7e <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_MESSAGE_TYPE):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 800ecd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ecd4:	2b01      	cmp	r3, #1
 800ecd6:	d009      	beq.n	800ecec <dhcp_parse_reply+0x2c4>
 800ecd8:	4b18      	ldr	r3, [pc, #96]	; (800ed3c <dhcp_parse_reply+0x314>)
 800ecda:	f240 6255 	movw	r2, #1621	; 0x655
 800ecde:	491b      	ldr	r1, [pc, #108]	; (800ed4c <dhcp_parse_reply+0x324>)
 800ece0:	4818      	ldr	r0, [pc, #96]	; (800ed44 <dhcp_parse_reply+0x31c>)
 800ece2:	f00b ff41 	bl	801ab68 <iprintf>
 800ece6:	f06f 0305 	mvn.w	r3, #5
 800ecea:	e15b      	b.n	800efa4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 800ecec:	2301      	movs	r3, #1
 800ecee:	623b      	str	r3, [r7, #32]
        break;
 800ecf0:	e045      	b.n	800ed7e <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SERVER_ID):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 800ecf2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ecf6:	2b04      	cmp	r3, #4
 800ecf8:	d009      	beq.n	800ed0e <dhcp_parse_reply+0x2e6>
 800ecfa:	4b10      	ldr	r3, [pc, #64]	; (800ed3c <dhcp_parse_reply+0x314>)
 800ecfc:	f240 6259 	movw	r2, #1625	; 0x659
 800ed00:	490f      	ldr	r1, [pc, #60]	; (800ed40 <dhcp_parse_reply+0x318>)
 800ed02:	4810      	ldr	r0, [pc, #64]	; (800ed44 <dhcp_parse_reply+0x31c>)
 800ed04:	f00b ff30 	bl	801ab68 <iprintf>
 800ed08:	f06f 0305 	mvn.w	r3, #5
 800ed0c:	e14a      	b.n	800efa4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 800ed0e:	2302      	movs	r3, #2
 800ed10:	623b      	str	r3, [r7, #32]
        break;
 800ed12:	e034      	b.n	800ed7e <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_T1):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 800ed14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ed18:	2b04      	cmp	r3, #4
 800ed1a:	d009      	beq.n	800ed30 <dhcp_parse_reply+0x308>
 800ed1c:	4b07      	ldr	r3, [pc, #28]	; (800ed3c <dhcp_parse_reply+0x314>)
 800ed1e:	f240 625d 	movw	r2, #1629	; 0x65d
 800ed22:	4907      	ldr	r1, [pc, #28]	; (800ed40 <dhcp_parse_reply+0x318>)
 800ed24:	4807      	ldr	r0, [pc, #28]	; (800ed44 <dhcp_parse_reply+0x31c>)
 800ed26:	f00b ff1f 	bl	801ab68 <iprintf>
 800ed2a:	f06f 0305 	mvn.w	r3, #5
 800ed2e:	e139      	b.n	800efa4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T1;
 800ed30:	2304      	movs	r3, #4
 800ed32:	623b      	str	r3, [r7, #32]
        break;
 800ed34:	e023      	b.n	800ed7e <dhcp_parse_reply+0x356>
 800ed36:	bf00      	nop
 800ed38:	24005938 	.word	0x24005938
 800ed3c:	0801cd90 	.word	0x0801cd90
 800ed40:	0801d034 	.word	0x0801d034
 800ed44:	0801ce0c 	.word	0x0801ce0c
 800ed48:	0801d040 	.word	0x0801d040
 800ed4c:	0801d054 	.word	0x0801d054
 800ed50:	0801d060 	.word	0x0801d060
      case (DHCP_OPTION_T2):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 800ed54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ed58:	2b04      	cmp	r3, #4
 800ed5a:	d009      	beq.n	800ed70 <dhcp_parse_reply+0x348>
 800ed5c:	4b93      	ldr	r3, [pc, #588]	; (800efac <dhcp_parse_reply+0x584>)
 800ed5e:	f240 6261 	movw	r2, #1633	; 0x661
 800ed62:	4993      	ldr	r1, [pc, #588]	; (800efb0 <dhcp_parse_reply+0x588>)
 800ed64:	4893      	ldr	r0, [pc, #588]	; (800efb4 <dhcp_parse_reply+0x58c>)
 800ed66:	f00b feff 	bl	801ab68 <iprintf>
 800ed6a:	f06f 0305 	mvn.w	r3, #5
 800ed6e:	e119      	b.n	800efa4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T2;
 800ed70:	2305      	movs	r3, #5
 800ed72:	623b      	str	r3, [r7, #32]
        break;
 800ed74:	e003      	b.n	800ed7e <dhcp_parse_reply+0x356>
      default:
        decode_len = 0;
 800ed76:	2300      	movs	r3, #0
 800ed78:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        LWIP_HOOK_DHCP_PARSE_OPTION(ip_current_netif(), dhcp, dhcp->state, msg_in,
                                    dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE) ? (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE) : 0,
                                    op, len, q, val_offset);
        break;
 800ed7c:	bf00      	nop
    }
    if (op == DHCP_OPTION_PAD) {
 800ed7e:	7dfb      	ldrb	r3, [r7, #23]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d103      	bne.n	800ed8c <dhcp_parse_reply+0x364>
      offset++;
 800ed84:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800ed86:	3301      	adds	r3, #1
 800ed88:	877b      	strh	r3, [r7, #58]	; 0x3a
 800ed8a:	e0a1      	b.n	800eed0 <dhcp_parse_reply+0x4a8>
    } else {
      if (offset + len + 2 > 0xFFFF) {
 800ed8c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800ed8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ed92:	4413      	add	r3, r2
 800ed94:	3302      	adds	r3, #2
 800ed96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ed9a:	db02      	blt.n	800eda2 <dhcp_parse_reply+0x37a>
        /* overflow */
        return ERR_BUF;
 800ed9c:	f06f 0301 	mvn.w	r3, #1
 800eda0:	e100      	b.n	800efa4 <dhcp_parse_reply+0x57c>
      }
      offset = (u16_t)(offset + len + 2);
 800eda2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eda6:	b29a      	uxth	r2, r3
 800eda8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800edaa:	4413      	add	r3, r2
 800edac:	b29b      	uxth	r3, r3
 800edae:	3302      	adds	r3, #2
 800edb0:	877b      	strh	r3, [r7, #58]	; 0x3a
      if (decode_len > 0) {
 800edb2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	f000 808a 	beq.w	800eed0 <dhcp_parse_reply+0x4a8>
        u32_t value = 0;
 800edbc:	2300      	movs	r3, #0
 800edbe:	60bb      	str	r3, [r7, #8]
        u16_t copy_len;
decode_next:
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 800edc0:	6a3b      	ldr	r3, [r7, #32]
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	db02      	blt.n	800edcc <dhcp_parse_reply+0x3a4>
 800edc6:	6a3b      	ldr	r3, [r7, #32]
 800edc8:	2b07      	cmp	r3, #7
 800edca:	dd06      	ble.n	800edda <dhcp_parse_reply+0x3b2>
 800edcc:	4b77      	ldr	r3, [pc, #476]	; (800efac <dhcp_parse_reply+0x584>)
 800edce:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 800edd2:	4979      	ldr	r1, [pc, #484]	; (800efb8 <dhcp_parse_reply+0x590>)
 800edd4:	4877      	ldr	r0, [pc, #476]	; (800efb4 <dhcp_parse_reply+0x58c>)
 800edd6:	f00b fec7 	bl	801ab68 <iprintf>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 800edda:	4a78      	ldr	r2, [pc, #480]	; (800efbc <dhcp_parse_reply+0x594>)
 800eddc:	6a3b      	ldr	r3, [r7, #32]
 800edde:	4413      	add	r3, r2
 800ede0:	781b      	ldrb	r3, [r3, #0]
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d174      	bne.n	800eed0 <dhcp_parse_reply+0x4a8>
          copy_len = LWIP_MIN(decode_len, 4);
 800ede6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800edea:	2b04      	cmp	r3, #4
 800edec:	bf28      	it	cs
 800edee:	2304      	movcs	r3, #4
 800edf0:	b2db      	uxtb	r3, r3
 800edf2:	82bb      	strh	r3, [r7, #20]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 800edf4:	8bfb      	ldrh	r3, [r7, #30]
 800edf6:	8aba      	ldrh	r2, [r7, #20]
 800edf8:	f107 0108 	add.w	r1, r7, #8
 800edfc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800edfe:	f004 fc79 	bl	80136f4 <pbuf_copy_partial>
 800ee02:	4603      	mov	r3, r0
 800ee04:	461a      	mov	r2, r3
 800ee06:	8abb      	ldrh	r3, [r7, #20]
 800ee08:	4293      	cmp	r3, r2
 800ee0a:	d002      	beq.n	800ee12 <dhcp_parse_reply+0x3ea>
            return ERR_BUF;
 800ee0c:	f06f 0301 	mvn.w	r3, #1
 800ee10:	e0c8      	b.n	800efa4 <dhcp_parse_reply+0x57c>
          }
          if (decode_len > 4) {
 800ee12:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee16:	2b04      	cmp	r3, #4
 800ee18:	d933      	bls.n	800ee82 <dhcp_parse_reply+0x45a>
            /* decode more than one u32_t */
            u16_t next_val_offset;
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 800ee1a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee1e:	f003 0303 	and.w	r3, r3, #3
 800ee22:	b2db      	uxtb	r3, r3
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d009      	beq.n	800ee3c <dhcp_parse_reply+0x414>
 800ee28:	4b60      	ldr	r3, [pc, #384]	; (800efac <dhcp_parse_reply+0x584>)
 800ee2a:	f240 6281 	movw	r2, #1665	; 0x681
 800ee2e:	4964      	ldr	r1, [pc, #400]	; (800efc0 <dhcp_parse_reply+0x598>)
 800ee30:	4860      	ldr	r0, [pc, #384]	; (800efb4 <dhcp_parse_reply+0x58c>)
 800ee32:	f00b fe99 	bl	801ab68 <iprintf>
 800ee36:	f06f 0305 	mvn.w	r3, #5
 800ee3a:	e0b3      	b.n	800efa4 <dhcp_parse_reply+0x57c>
            dhcp_got_option(dhcp, decode_idx);
 800ee3c:	4a5f      	ldr	r2, [pc, #380]	; (800efbc <dhcp_parse_reply+0x594>)
 800ee3e:	6a3b      	ldr	r3, [r7, #32]
 800ee40:	4413      	add	r3, r2
 800ee42:	2201      	movs	r2, #1
 800ee44:	701a      	strb	r2, [r3, #0]
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 800ee46:	68bb      	ldr	r3, [r7, #8]
 800ee48:	4618      	mov	r0, r3
 800ee4a:	f7fe fbfa 	bl	800d642 <lwip_htonl>
 800ee4e:	4601      	mov	r1, r0
 800ee50:	4a5c      	ldr	r2, [pc, #368]	; (800efc4 <dhcp_parse_reply+0x59c>)
 800ee52:	6a3b      	ldr	r3, [r7, #32]
 800ee54:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            decode_len = (u8_t)(decode_len - 4);
 800ee58:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee5c:	3b04      	subs	r3, #4
 800ee5e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            next_val_offset = (u16_t)(val_offset + 4);
 800ee62:	8bfb      	ldrh	r3, [r7, #30]
 800ee64:	3304      	adds	r3, #4
 800ee66:	827b      	strh	r3, [r7, #18]
            if (next_val_offset < val_offset) {
 800ee68:	8a7a      	ldrh	r2, [r7, #18]
 800ee6a:	8bfb      	ldrh	r3, [r7, #30]
 800ee6c:	429a      	cmp	r2, r3
 800ee6e:	d202      	bcs.n	800ee76 <dhcp_parse_reply+0x44e>
              /* overflow */
              return ERR_BUF;
 800ee70:	f06f 0301 	mvn.w	r3, #1
 800ee74:	e096      	b.n	800efa4 <dhcp_parse_reply+0x57c>
            }
            val_offset = next_val_offset;
 800ee76:	8a7b      	ldrh	r3, [r7, #18]
 800ee78:	83fb      	strh	r3, [r7, #30]
            decode_idx++;
 800ee7a:	6a3b      	ldr	r3, [r7, #32]
 800ee7c:	3301      	adds	r3, #1
 800ee7e:	623b      	str	r3, [r7, #32]
            goto decode_next;
 800ee80:	e79e      	b.n	800edc0 <dhcp_parse_reply+0x398>
          } else if (decode_len == 4) {
 800ee82:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee86:	2b04      	cmp	r3, #4
 800ee88:	d106      	bne.n	800ee98 <dhcp_parse_reply+0x470>
            value = lwip_ntohl(value);
 800ee8a:	68bb      	ldr	r3, [r7, #8]
 800ee8c:	4618      	mov	r0, r3
 800ee8e:	f7fe fbd8 	bl	800d642 <lwip_htonl>
 800ee92:	4603      	mov	r3, r0
 800ee94:	60bb      	str	r3, [r7, #8]
 800ee96:	e011      	b.n	800eebc <dhcp_parse_reply+0x494>
          } else {
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 800ee98:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee9c:	2b01      	cmp	r3, #1
 800ee9e:	d009      	beq.n	800eeb4 <dhcp_parse_reply+0x48c>
 800eea0:	4b42      	ldr	r3, [pc, #264]	; (800efac <dhcp_parse_reply+0x584>)
 800eea2:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 800eea6:	4948      	ldr	r1, [pc, #288]	; (800efc8 <dhcp_parse_reply+0x5a0>)
 800eea8:	4842      	ldr	r0, [pc, #264]	; (800efb4 <dhcp_parse_reply+0x58c>)
 800eeaa:	f00b fe5d 	bl	801ab68 <iprintf>
 800eeae:	f06f 0305 	mvn.w	r3, #5
 800eeb2:	e077      	b.n	800efa4 <dhcp_parse_reply+0x57c>
            value = ((u8_t *)&value)[0];
 800eeb4:	f107 0308 	add.w	r3, r7, #8
 800eeb8:	781b      	ldrb	r3, [r3, #0]
 800eeba:	60bb      	str	r3, [r7, #8]
          }
          dhcp_got_option(dhcp, decode_idx);
 800eebc:	4a3f      	ldr	r2, [pc, #252]	; (800efbc <dhcp_parse_reply+0x594>)
 800eebe:	6a3b      	ldr	r3, [r7, #32]
 800eec0:	4413      	add	r3, r2
 800eec2:	2201      	movs	r2, #1
 800eec4:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, value);
 800eec6:	68ba      	ldr	r2, [r7, #8]
 800eec8:	493e      	ldr	r1, [pc, #248]	; (800efc4 <dhcp_parse_reply+0x59c>)
 800eeca:	6a3b      	ldr	r3, [r7, #32]
 800eecc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
      }
    }
    if (offset >= q->len) {
 800eed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eed2:	895b      	ldrh	r3, [r3, #10]
 800eed4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800eed6:	429a      	cmp	r2, r3
 800eed8:	d324      	bcc.n	800ef24 <dhcp_parse_reply+0x4fc>
      offset = (u16_t)(offset - q->len);
 800eeda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eedc:	895b      	ldrh	r3, [r3, #10]
 800eede:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800eee0:	1ad3      	subs	r3, r2, r3
 800eee2:	877b      	strh	r3, [r7, #58]	; 0x3a
      offset_max = (u16_t)(offset_max - q->len);
 800eee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eee6:	895b      	ldrh	r3, [r3, #10]
 800eee8:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800eeea:	1ad3      	subs	r3, r2, r3
 800eeec:	873b      	strh	r3, [r7, #56]	; 0x38
      if (offset < offset_max) {
 800eeee:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800eef0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800eef2:	429a      	cmp	r2, r3
 800eef4:	d213      	bcs.n	800ef1e <dhcp_parse_reply+0x4f6>
        q = q->next;
 800eef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	633b      	str	r3, [r7, #48]	; 0x30
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 800eefc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d109      	bne.n	800ef16 <dhcp_parse_reply+0x4ee>
 800ef02:	4b2a      	ldr	r3, [pc, #168]	; (800efac <dhcp_parse_reply+0x584>)
 800ef04:	f240 629d 	movw	r2, #1693	; 0x69d
 800ef08:	4930      	ldr	r1, [pc, #192]	; (800efcc <dhcp_parse_reply+0x5a4>)
 800ef0a:	482a      	ldr	r0, [pc, #168]	; (800efb4 <dhcp_parse_reply+0x58c>)
 800ef0c:	f00b fe2c 	bl	801ab68 <iprintf>
 800ef10:	f06f 0305 	mvn.w	r3, #5
 800ef14:	e046      	b.n	800efa4 <dhcp_parse_reply+0x57c>
        options = (u8_t *)q->payload;
 800ef16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef18:	685b      	ldr	r3, [r3, #4]
 800ef1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ef1c:	e002      	b.n	800ef24 <dhcp_parse_reply+0x4fc>
      } else {
        /* We've run out of bytes, probably no end marker. Don't proceed. */
        return ERR_BUF;
 800ef1e:	f06f 0301 	mvn.w	r3, #1
 800ef22:	e03f      	b.n	800efa4 <dhcp_parse_reply+0x57c>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 800ef24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d00a      	beq.n	800ef40 <dhcp_parse_reply+0x518>
 800ef2a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800ef2c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ef2e:	429a      	cmp	r2, r3
 800ef30:	d206      	bcs.n	800ef40 <dhcp_parse_reply+0x518>
 800ef32:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800ef34:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ef36:	4413      	add	r3, r2
 800ef38:	781b      	ldrb	r3, [r3, #0]
 800ef3a:	2bff      	cmp	r3, #255	; 0xff
 800ef3c:	f47f adb7 	bne.w	800eaae <dhcp_parse_reply+0x86>
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 800ef40:	4b1e      	ldr	r3, [pc, #120]	; (800efbc <dhcp_parse_reply+0x594>)
 800ef42:	781b      	ldrb	r3, [r3, #0]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d018      	beq.n	800ef7a <dhcp_parse_reply+0x552>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 800ef48:	4b1e      	ldr	r3, [pc, #120]	; (800efc4 <dhcp_parse_reply+0x59c>)
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 800ef4e:	4b1b      	ldr	r3, [pc, #108]	; (800efbc <dhcp_parse_reply+0x594>)
 800ef50:	2200      	movs	r2, #0
 800ef52:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	2b01      	cmp	r3, #1
 800ef58:	d102      	bne.n	800ef60 <dhcp_parse_reply+0x538>
      parse_file_as_options = 1;
 800ef5a:	2301      	movs	r3, #1
 800ef5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ef5e:	e00c      	b.n	800ef7a <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 800ef60:	68fb      	ldr	r3, [r7, #12]
 800ef62:	2b02      	cmp	r3, #2
 800ef64:	d102      	bne.n	800ef6c <dhcp_parse_reply+0x544>
      parse_sname_as_options = 1;
 800ef66:	2301      	movs	r3, #1
 800ef68:	62bb      	str	r3, [r7, #40]	; 0x28
 800ef6a:	e006      	b.n	800ef7a <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	2b03      	cmp	r3, #3
 800ef70:	d103      	bne.n	800ef7a <dhcp_parse_reply+0x552>
      parse_sname_as_options = 1;
 800ef72:	2301      	movs	r3, #1
 800ef74:	62bb      	str	r3, [r7, #40]	; 0x28
      parse_file_as_options = 1;
 800ef76:	2301      	movs	r3, #1
 800ef78:	62fb      	str	r3, [r7, #44]	; 0x2c
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname and file field\n"));
    } else {
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("invalid overload option: %d\n", (int)overload));
    }
  }
  if (parse_file_as_options) {
 800ef7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d006      	beq.n	800ef8e <dhcp_parse_reply+0x566>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 800ef80:	2300      	movs	r3, #0
 800ef82:	62fb      	str	r3, [r7, #44]	; 0x2c
    options_idx = DHCP_FILE_OFS;
 800ef84:	236c      	movs	r3, #108	; 0x6c
 800ef86:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 800ef88:	23ec      	movs	r3, #236	; 0xec
 800ef8a:	86bb      	strh	r3, [r7, #52]	; 0x34
#if LWIP_DHCP_BOOTP_FILE
    file_overloaded = 1;
#endif
    goto again;
 800ef8c:	e569      	b.n	800ea62 <dhcp_parse_reply+0x3a>
  } else if (parse_sname_as_options) {
 800ef8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d006      	beq.n	800efa2 <dhcp_parse_reply+0x57a>
    parse_sname_as_options = 0;
 800ef94:	2300      	movs	r3, #0
 800ef96:	62bb      	str	r3, [r7, #40]	; 0x28
    options_idx = DHCP_SNAME_OFS;
 800ef98:	232c      	movs	r3, #44	; 0x2c
 800ef9a:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 800ef9c:	236c      	movs	r3, #108	; 0x6c
 800ef9e:	86bb      	strh	r3, [r7, #52]	; 0x34
    goto again;
 800efa0:	e55f      	b.n	800ea62 <dhcp_parse_reply+0x3a>
    }
    /* make sure the string is really NULL-terminated */
    dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
  }
#endif /* LWIP_DHCP_BOOTP_FILE */ 
  return ERR_OK;
 800efa2:	2300      	movs	r3, #0
}
 800efa4:	4618      	mov	r0, r3
 800efa6:	3740      	adds	r7, #64	; 0x40
 800efa8:	46bd      	mov	sp, r7
 800efaa:	bd80      	pop	{r7, pc}
 800efac:	0801cd90 	.word	0x0801cd90
 800efb0:	0801d034 	.word	0x0801d034
 800efb4:	0801ce0c 	.word	0x0801ce0c
 800efb8:	0801d078 	.word	0x0801d078
 800efbc:	24005938 	.word	0x24005938
 800efc0:	0801d08c 	.word	0x0801d08c
 800efc4:	24005940 	.word	0x24005940
 800efc8:	0801d0a4 	.word	0x0801d0a4
 800efcc:	0801d0b8 	.word	0x0801d0b8

0800efd0 <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 800efd0:	b580      	push	{r7, lr}
 800efd2:	b08a      	sub	sp, #40	; 0x28
 800efd4:	af00      	add	r7, sp, #0
 800efd6:	60f8      	str	r0, [r7, #12]
 800efd8:	60b9      	str	r1, [r7, #8]
 800efda:	607a      	str	r2, [r7, #4]
 800efdc:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 800efde:	4b5f      	ldr	r3, [pc, #380]	; (800f15c <dhcp_recv+0x18c>)
 800efe0:	685b      	ldr	r3, [r3, #4]
 800efe2:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 800efe4:	6a3b      	ldr	r3, [r7, #32]
 800efe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800efe8:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	685b      	ldr	r3, [r3, #4]
 800efee:	61bb      	str	r3, [r7, #24]
  struct dhcp_msg *msg_in;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 800eff0:	69fb      	ldr	r3, [r7, #28]
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	f000 809d 	beq.w	800f132 <dhcp_recv+0x162>
 800eff8:	69fb      	ldr	r3, [r7, #28]
 800effa:	791b      	ldrb	r3, [r3, #4]
 800effc:	2b00      	cmp	r3, #0
 800effe:	f000 8098 	beq.w	800f132 <dhcp_recv+0x162>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  if (p->len < DHCP_MIN_REPLY_LEN) {
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	895b      	ldrh	r3, [r3, #10]
 800f006:	2b2b      	cmp	r3, #43	; 0x2b
 800f008:	f240 8095 	bls.w	800f136 <dhcp_recv+0x166>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 800f00c:	69bb      	ldr	r3, [r7, #24]
 800f00e:	781b      	ldrb	r3, [r3, #0]
 800f010:	2b02      	cmp	r3, #2
 800f012:	f040 8092 	bne.w	800f13a <dhcp_recv+0x16a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 800f016:	2300      	movs	r3, #0
 800f018:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f01c:	e012      	b.n	800f044 <dhcp_recv+0x74>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 800f01e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f022:	6a3a      	ldr	r2, [r7, #32]
 800f024:	4413      	add	r3, r2
 800f026:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800f02a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f02e:	69b9      	ldr	r1, [r7, #24]
 800f030:	440b      	add	r3, r1
 800f032:	7f1b      	ldrb	r3, [r3, #28]
 800f034:	429a      	cmp	r2, r3
 800f036:	f040 8082 	bne.w	800f13e <dhcp_recv+0x16e>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 800f03a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f03e:	3301      	adds	r3, #1
 800f040:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f044:	6a3b      	ldr	r3, [r7, #32]
 800f046:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f04a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800f04e:	429a      	cmp	r2, r3
 800f050:	d203      	bcs.n	800f05a <dhcp_recv+0x8a>
 800f052:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f056:	2b05      	cmp	r3, #5
 800f058:	d9e1      	bls.n	800f01e <dhcp_recv+0x4e>
                   (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 800f05a:	69bb      	ldr	r3, [r7, #24]
 800f05c:	685b      	ldr	r3, [r3, #4]
 800f05e:	4618      	mov	r0, r3
 800f060:	f7fe faef 	bl	800d642 <lwip_htonl>
 800f064:	4602      	mov	r2, r0
 800f066:	69fb      	ldr	r3, [r7, #28]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	429a      	cmp	r2, r3
 800f06c:	d169      	bne.n	800f142 <dhcp_recv+0x172>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n", lwip_ntohl(reply_msg->xid), dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(p, dhcp) != ERR_OK) {
 800f06e:	69f9      	ldr	r1, [r7, #28]
 800f070:	6878      	ldr	r0, [r7, #4]
 800f072:	f7ff fcd9 	bl	800ea28 <dhcp_parse_reply>
 800f076:	4603      	mov	r3, r0
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d164      	bne.n	800f146 <dhcp_recv+0x176>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 800f07c:	4b38      	ldr	r3, [pc, #224]	; (800f160 <dhcp_recv+0x190>)
 800f07e:	785b      	ldrb	r3, [r3, #1]
 800f080:	2b00      	cmp	r3, #0
 800f082:	d062      	beq.n	800f14a <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  msg_in = (struct dhcp_msg *)p->payload;
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	685b      	ldr	r3, [r3, #4]
 800f088:	617b      	str	r3, [r7, #20]
  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 800f08a:	4b36      	ldr	r3, [pc, #216]	; (800f164 <dhcp_recv+0x194>)
 800f08c:	685b      	ldr	r3, [r3, #4]
 800f08e:	74fb      	strb	r3, [r7, #19]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 800f090:	7cfb      	ldrb	r3, [r7, #19]
 800f092:	2b05      	cmp	r3, #5
 800f094:	d12a      	bne.n	800f0ec <dhcp_recv+0x11c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state? */
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 800f096:	69fb      	ldr	r3, [r7, #28]
 800f098:	795b      	ldrb	r3, [r3, #5]
 800f09a:	2b01      	cmp	r3, #1
 800f09c:	d112      	bne.n	800f0c4 <dhcp_recv+0xf4>
      dhcp_handle_ack(netif, msg_in);
 800f09e:	6979      	ldr	r1, [r7, #20]
 800f0a0:	6a38      	ldr	r0, [r7, #32]
 800f0a2:	f7fe fe05 	bl	800dcb0 <dhcp_handle_ack>
#if DHCP_DOES_ARP_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 800f0a6:	6a3b      	ldr	r3, [r7, #32]
 800f0a8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800f0ac:	f003 0308 	and.w	r3, r3, #8
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d003      	beq.n	800f0bc <dhcp_recv+0xec>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 800f0b4:	6a38      	ldr	r0, [r7, #32]
 800f0b6:	f7fe fb73 	bl	800d7a0 <dhcp_check>
 800f0ba:	e047      	b.n	800f14c <dhcp_recv+0x17c>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 800f0bc:	6a38      	ldr	r0, [r7, #32]
 800f0be:	f7ff f867 	bl	800e190 <dhcp_bind>
 800f0c2:	e043      	b.n	800f14c <dhcp_recv+0x17c>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address? */
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 800f0c4:	69fb      	ldr	r3, [r7, #28]
 800f0c6:	795b      	ldrb	r3, [r3, #5]
 800f0c8:	2b03      	cmp	r3, #3
 800f0ca:	d007      	beq.n	800f0dc <dhcp_recv+0x10c>
 800f0cc:	69fb      	ldr	r3, [r7, #28]
 800f0ce:	795b      	ldrb	r3, [r3, #5]
 800f0d0:	2b04      	cmp	r3, #4
 800f0d2:	d003      	beq.n	800f0dc <dhcp_recv+0x10c>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 800f0d4:	69fb      	ldr	r3, [r7, #28]
 800f0d6:	795b      	ldrb	r3, [r3, #5]
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 800f0d8:	2b05      	cmp	r3, #5
 800f0da:	d137      	bne.n	800f14c <dhcp_recv+0x17c>
      dhcp_handle_ack(netif, msg_in);
 800f0dc:	6979      	ldr	r1, [r7, #20]
 800f0de:	6a38      	ldr	r0, [r7, #32]
 800f0e0:	f7fe fde6 	bl	800dcb0 <dhcp_handle_ack>
      dhcp_bind(netif);
 800f0e4:	6a38      	ldr	r0, [r7, #32]
 800f0e6:	f7ff f853 	bl	800e190 <dhcp_bind>
 800f0ea:	e02f      	b.n	800f14c <dhcp_recv+0x17c>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 800f0ec:	7cfb      	ldrb	r3, [r7, #19]
 800f0ee:	2b06      	cmp	r3, #6
 800f0f0:	d113      	bne.n	800f11a <dhcp_recv+0x14a>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 800f0f2:	69fb      	ldr	r3, [r7, #28]
 800f0f4:	795b      	ldrb	r3, [r3, #5]
  else if ((msg_type == DHCP_NAK) &&
 800f0f6:	2b03      	cmp	r3, #3
 800f0f8:	d00b      	beq.n	800f112 <dhcp_recv+0x142>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 800f0fa:	69fb      	ldr	r3, [r7, #28]
 800f0fc:	795b      	ldrb	r3, [r3, #5]
 800f0fe:	2b01      	cmp	r3, #1
 800f100:	d007      	beq.n	800f112 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 800f102:	69fb      	ldr	r3, [r7, #28]
 800f104:	795b      	ldrb	r3, [r3, #5]
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 800f106:	2b04      	cmp	r3, #4
 800f108:	d003      	beq.n	800f112 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 800f10a:	69fb      	ldr	r3, [r7, #28]
 800f10c:	795b      	ldrb	r3, [r3, #5]
 800f10e:	2b05      	cmp	r3, #5
 800f110:	d103      	bne.n	800f11a <dhcp_recv+0x14a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 800f112:	6a38      	ldr	r0, [r7, #32]
 800f114:	f7fe fb2a 	bl	800d76c <dhcp_handle_nak>
 800f118:	e018      	b.n	800f14c <dhcp_recv+0x17c>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 800f11a:	7cfb      	ldrb	r3, [r7, #19]
 800f11c:	2b02      	cmp	r3, #2
 800f11e:	d108      	bne.n	800f132 <dhcp_recv+0x162>
 800f120:	69fb      	ldr	r3, [r7, #28]
 800f122:	795b      	ldrb	r3, [r3, #5]
 800f124:	2b06      	cmp	r3, #6
 800f126:	d104      	bne.n	800f132 <dhcp_recv+0x162>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    /* remember offered lease */
    dhcp_handle_offer(netif, msg_in);
 800f128:	6979      	ldr	r1, [r7, #20]
 800f12a:	6a38      	ldr	r0, [r7, #32]
 800f12c:	f7fe fb6c 	bl	800d808 <dhcp_handle_offer>
 800f130:	e00c      	b.n	800f14c <dhcp_recv+0x17c>
  }

free_pbuf_and_return:
 800f132:	bf00      	nop
 800f134:	e00a      	b.n	800f14c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 800f136:	bf00      	nop
 800f138:	e008      	b.n	800f14c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 800f13a:	bf00      	nop
 800f13c:	e006      	b.n	800f14c <dhcp_recv+0x17c>
      goto free_pbuf_and_return;
 800f13e:	bf00      	nop
 800f140:	e004      	b.n	800f14c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 800f142:	bf00      	nop
 800f144:	e002      	b.n	800f14c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 800f146:	bf00      	nop
 800f148:	e000      	b.n	800f14c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 800f14a:	bf00      	nop
  pbuf_free(p);
 800f14c:	6878      	ldr	r0, [r7, #4]
 800f14e:	f004 f8cb 	bl	80132e8 <pbuf_free>
}
 800f152:	bf00      	nop
 800f154:	3728      	adds	r7, #40	; 0x28
 800f156:	46bd      	mov	sp, r7
 800f158:	bd80      	pop	{r7, pc}
 800f15a:	bf00      	nop
 800f15c:	24005960 	.word	0x24005960
 800f160:	24005938 	.word	0x24005938
 800f164:	24005940 	.word	0x24005940

0800f168 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 800f168:	b580      	push	{r7, lr}
 800f16a:	b088      	sub	sp, #32
 800f16c:	af00      	add	r7, sp, #0
 800f16e:	60f8      	str	r0, [r7, #12]
 800f170:	60b9      	str	r1, [r7, #8]
 800f172:	603b      	str	r3, [r7, #0]
 800f174:	4613      	mov	r3, r2
 800f176:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d108      	bne.n	800f190 <dhcp_create_msg+0x28>
 800f17e:	4b5f      	ldr	r3, [pc, #380]	; (800f2fc <dhcp_create_msg+0x194>)
 800f180:	f240 7269 	movw	r2, #1897	; 0x769
 800f184:	495e      	ldr	r1, [pc, #376]	; (800f300 <dhcp_create_msg+0x198>)
 800f186:	485f      	ldr	r0, [pc, #380]	; (800f304 <dhcp_create_msg+0x19c>)
 800f188:	f00b fcee 	bl	801ab68 <iprintf>
 800f18c:	2300      	movs	r3, #0
 800f18e:	e0b1      	b.n	800f2f4 <dhcp_create_msg+0x18c>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 800f190:	68bb      	ldr	r3, [r7, #8]
 800f192:	2b00      	cmp	r3, #0
 800f194:	d108      	bne.n	800f1a8 <dhcp_create_msg+0x40>
 800f196:	4b59      	ldr	r3, [pc, #356]	; (800f2fc <dhcp_create_msg+0x194>)
 800f198:	f240 726a 	movw	r2, #1898	; 0x76a
 800f19c:	495a      	ldr	r1, [pc, #360]	; (800f308 <dhcp_create_msg+0x1a0>)
 800f19e:	4859      	ldr	r0, [pc, #356]	; (800f304 <dhcp_create_msg+0x19c>)
 800f1a0:	f00b fce2 	bl	801ab68 <iprintf>
 800f1a4:	2300      	movs	r3, #0
 800f1a6:	e0a5      	b.n	800f2f4 <dhcp_create_msg+0x18c>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 800f1a8:	f44f 7220 	mov.w	r2, #640	; 0x280
 800f1ac:	f44f 719a 	mov.w	r1, #308	; 0x134
 800f1b0:	2036      	movs	r0, #54	; 0x36
 800f1b2:	f003 fdb9 	bl	8012d28 <pbuf_alloc>
 800f1b6:	61b8      	str	r0, [r7, #24]
  if (p_out == NULL) {
 800f1b8:	69bb      	ldr	r3, [r7, #24]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d101      	bne.n	800f1c2 <dhcp_create_msg+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
 800f1be:	2300      	movs	r3, #0
 800f1c0:	e098      	b.n	800f2f4 <dhcp_create_msg+0x18c>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 800f1c2:	69bb      	ldr	r3, [r7, #24]
 800f1c4:	895b      	ldrh	r3, [r3, #10]
 800f1c6:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 800f1ca:	d206      	bcs.n	800f1da <dhcp_create_msg+0x72>
 800f1cc:	4b4b      	ldr	r3, [pc, #300]	; (800f2fc <dhcp_create_msg+0x194>)
 800f1ce:	f240 7272 	movw	r2, #1906	; 0x772
 800f1d2:	494e      	ldr	r1, [pc, #312]	; (800f30c <dhcp_create_msg+0x1a4>)
 800f1d4:	484b      	ldr	r0, [pc, #300]	; (800f304 <dhcp_create_msg+0x19c>)
 800f1d6:	f00b fcc7 	bl	801ab68 <iprintf>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 800f1da:	79fb      	ldrb	r3, [r7, #7]
 800f1dc:	2b03      	cmp	r3, #3
 800f1de:	d103      	bne.n	800f1e8 <dhcp_create_msg+0x80>
 800f1e0:	68bb      	ldr	r3, [r7, #8]
 800f1e2:	795b      	ldrb	r3, [r3, #5]
 800f1e4:	2b03      	cmp	r3, #3
 800f1e6:	d10d      	bne.n	800f204 <dhcp_create_msg+0x9c>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 800f1e8:	68bb      	ldr	r3, [r7, #8]
 800f1ea:	799b      	ldrb	r3, [r3, #6]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d105      	bne.n	800f1fc <dhcp_create_msg+0x94>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 800f1f0:	f00b fcd2 	bl	801ab98 <rand>
 800f1f4:	4603      	mov	r3, r0
 800f1f6:	461a      	mov	r2, r3
 800f1f8:	4b45      	ldr	r3, [pc, #276]	; (800f310 <dhcp_create_msg+0x1a8>)
 800f1fa:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 800f1fc:	4b44      	ldr	r3, [pc, #272]	; (800f310 <dhcp_create_msg+0x1a8>)
 800f1fe:	681a      	ldr	r2, [r3, #0]
 800f200:	68bb      	ldr	r3, [r7, #8]
 800f202:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 800f204:	69bb      	ldr	r3, [r7, #24]
 800f206:	685b      	ldr	r3, [r3, #4]
 800f208:	617b      	str	r3, [r7, #20]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 800f20a:	f44f 729a 	mov.w	r2, #308	; 0x134
 800f20e:	2100      	movs	r1, #0
 800f210:	6978      	ldr	r0, [r7, #20]
 800f212:	f00b f866 	bl	801a2e2 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 800f216:	697b      	ldr	r3, [r7, #20]
 800f218:	2201      	movs	r2, #1
 800f21a:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 800f21c:	697b      	ldr	r3, [r7, #20]
 800f21e:	2201      	movs	r2, #1
 800f220:	705a      	strb	r2, [r3, #1]
  msg_out->hlen = netif->hwaddr_len;
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800f228:	697b      	ldr	r3, [r7, #20]
 800f22a:	709a      	strb	r2, [r3, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 800f22c:	68bb      	ldr	r3, [r7, #8]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	4618      	mov	r0, r3
 800f232:	f7fe fa06 	bl	800d642 <lwip_htonl>
 800f236:	4602      	mov	r2, r0
 800f238:	697b      	ldr	r3, [r7, #20]
 800f23a:	605a      	str	r2, [r3, #4]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 800f23c:	79fb      	ldrb	r3, [r7, #7]
 800f23e:	2b08      	cmp	r3, #8
 800f240:	d010      	beq.n	800f264 <dhcp_create_msg+0xfc>
 800f242:	79fb      	ldrb	r3, [r7, #7]
 800f244:	2b04      	cmp	r3, #4
 800f246:	d00d      	beq.n	800f264 <dhcp_create_msg+0xfc>
 800f248:	79fb      	ldrb	r3, [r7, #7]
 800f24a:	2b07      	cmp	r3, #7
 800f24c:	d00a      	beq.n	800f264 <dhcp_create_msg+0xfc>
 800f24e:	79fb      	ldrb	r3, [r7, #7]
 800f250:	2b03      	cmp	r3, #3
 800f252:	d10c      	bne.n	800f26e <dhcp_create_msg+0x106>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 800f254:	68bb      	ldr	r3, [r7, #8]
 800f256:	795b      	ldrb	r3, [r3, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 800f258:	2b05      	cmp	r3, #5
 800f25a:	d003      	beq.n	800f264 <dhcp_create_msg+0xfc>
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 800f25c:	68bb      	ldr	r3, [r7, #8]
 800f25e:	795b      	ldrb	r3, [r3, #5]
 800f260:	2b04      	cmp	r3, #4
 800f262:	d104      	bne.n	800f26e <dhcp_create_msg+0x106>
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	3304      	adds	r3, #4
 800f268:	681a      	ldr	r2, [r3, #0]
 800f26a:	697b      	ldr	r3, [r7, #20]
 800f26c:	60da      	str	r2, [r3, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 800f26e:	2300      	movs	r3, #0
 800f270:	83fb      	strh	r3, [r7, #30]
 800f272:	e00c      	b.n	800f28e <dhcp_create_msg+0x126>
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 800f274:	8bfa      	ldrh	r2, [r7, #30]
 800f276:	8bfb      	ldrh	r3, [r7, #30]
 800f278:	68f9      	ldr	r1, [r7, #12]
 800f27a:	440a      	add	r2, r1
 800f27c:	f892 102a 	ldrb.w	r1, [r2, #42]	; 0x2a
 800f280:	697a      	ldr	r2, [r7, #20]
 800f282:	4413      	add	r3, r2
 800f284:	460a      	mov	r2, r1
 800f286:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 800f288:	8bfb      	ldrh	r3, [r7, #30]
 800f28a:	3301      	adds	r3, #1
 800f28c:	83fb      	strh	r3, [r7, #30]
 800f28e:	8bfb      	ldrh	r3, [r7, #30]
 800f290:	2b05      	cmp	r3, #5
 800f292:	d9ef      	bls.n	800f274 <dhcp_create_msg+0x10c>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 800f294:	697b      	ldr	r3, [r7, #20]
 800f296:	2200      	movs	r2, #0
 800f298:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 800f29c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 800f2a0:	2200      	movs	r2, #0
 800f2a2:	f062 027d 	orn	r2, r2, #125	; 0x7d
 800f2a6:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
 800f2aa:	2200      	movs	r2, #0
 800f2ac:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 800f2b0:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 800f2b4:	2200      	movs	r2, #0
 800f2b6:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 800f2ba:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 800f2be:	697b      	ldr	r3, [r7, #20]
 800f2c0:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800f2c4:	2301      	movs	r3, #1
 800f2c6:	2235      	movs	r2, #53	; 0x35
 800f2c8:	2000      	movs	r0, #0
 800f2ca:	f7ff fadd 	bl	800e888 <dhcp_option>
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	827b      	strh	r3, [r7, #18]
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
 800f2d2:	697b      	ldr	r3, [r7, #20]
 800f2d4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800f2d8:	79fa      	ldrb	r2, [r7, #7]
 800f2da:	8a7b      	ldrh	r3, [r7, #18]
 800f2dc:	4618      	mov	r0, r3
 800f2de:	f7ff fb07 	bl	800e8f0 <dhcp_option_byte>
 800f2e2:	4603      	mov	r3, r0
 800f2e4:	827b      	strh	r3, [r7, #18]
  if (options_out_len) {
 800f2e6:	683b      	ldr	r3, [r7, #0]
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d002      	beq.n	800f2f2 <dhcp_create_msg+0x18a>
    *options_out_len = options_out_len_loc;
 800f2ec:	683b      	ldr	r3, [r7, #0]
 800f2ee:	8a7a      	ldrh	r2, [r7, #18]
 800f2f0:	801a      	strh	r2, [r3, #0]
  }
  return p_out;
 800f2f2:	69bb      	ldr	r3, [r7, #24]
}
 800f2f4:	4618      	mov	r0, r3
 800f2f6:	3720      	adds	r7, #32
 800f2f8:	46bd      	mov	sp, r7
 800f2fa:	bd80      	pop	{r7, pc}
 800f2fc:	0801cd90 	.word	0x0801cd90
 800f300:	0801d0cc 	.word	0x0801d0cc
 800f304:	0801ce0c 	.word	0x0801ce0c
 800f308:	0801d0ec 	.word	0x0801d0ec
 800f30c:	0801d10c 	.word	0x0801d10c
 800f310:	240047dc 	.word	0x240047dc

0800f314 <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b084      	sub	sp, #16
 800f318:	af00      	add	r7, sp, #0
 800f31a:	4603      	mov	r3, r0
 800f31c:	60b9      	str	r1, [r7, #8]
 800f31e:	607a      	str	r2, [r7, #4]
 800f320:	81fb      	strh	r3, [r7, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 800f322:	89fb      	ldrh	r3, [r7, #14]
 800f324:	1c5a      	adds	r2, r3, #1
 800f326:	81fa      	strh	r2, [r7, #14]
 800f328:	461a      	mov	r2, r3
 800f32a:	68bb      	ldr	r3, [r7, #8]
 800f32c:	4413      	add	r3, r2
 800f32e:	22ff      	movs	r2, #255	; 0xff
 800f330:	701a      	strb	r2, [r3, #0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 800f332:	e007      	b.n	800f344 <dhcp_option_trailer+0x30>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 800f334:	89fb      	ldrh	r3, [r7, #14]
 800f336:	1c5a      	adds	r2, r3, #1
 800f338:	81fa      	strh	r2, [r7, #14]
 800f33a:	461a      	mov	r2, r3
 800f33c:	68bb      	ldr	r3, [r7, #8]
 800f33e:	4413      	add	r3, r2
 800f340:	2200      	movs	r2, #0
 800f342:	701a      	strb	r2, [r3, #0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 800f344:	89fb      	ldrh	r3, [r7, #14]
 800f346:	2b43      	cmp	r3, #67	; 0x43
 800f348:	d904      	bls.n	800f354 <dhcp_option_trailer+0x40>
 800f34a:	89fb      	ldrh	r3, [r7, #14]
 800f34c:	f003 0303 	and.w	r3, r3, #3
 800f350:	2b00      	cmp	r3, #0
 800f352:	d002      	beq.n	800f35a <dhcp_option_trailer+0x46>
 800f354:	89fb      	ldrh	r3, [r7, #14]
 800f356:	2b43      	cmp	r3, #67	; 0x43
 800f358:	d9ec      	bls.n	800f334 <dhcp_option_trailer+0x20>
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 800f35a:	89fb      	ldrh	r3, [r7, #14]
 800f35c:	33f0      	adds	r3, #240	; 0xf0
 800f35e:	b29b      	uxth	r3, r3
 800f360:	4619      	mov	r1, r3
 800f362:	6878      	ldr	r0, [r7, #4]
 800f364:	f003 fe3a 	bl	8012fdc <pbuf_realloc>
}
 800f368:	bf00      	nop
 800f36a:	3710      	adds	r7, #16
 800f36c:	46bd      	mov	sp, r7
 800f36e:	bd80      	pop	{r7, pc}

0800f370 <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 800f370:	b480      	push	{r7}
 800f372:	b085      	sub	sp, #20
 800f374:	af00      	add	r7, sp, #0
 800f376:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d017      	beq.n	800f3ae <dhcp_supplied_address+0x3e>
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f382:	2b00      	cmp	r3, #0
 800f384:	d013      	beq.n	800f3ae <dhcp_supplied_address+0x3e>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f38a:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	795b      	ldrb	r3, [r3, #5]
 800f390:	2b0a      	cmp	r3, #10
 800f392:	d007      	beq.n	800f3a4 <dhcp_supplied_address+0x34>
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	795b      	ldrb	r3, [r3, #5]
 800f398:	2b05      	cmp	r3, #5
 800f39a:	d003      	beq.n	800f3a4 <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	795b      	ldrb	r3, [r3, #5]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 800f3a0:	2b04      	cmp	r3, #4
 800f3a2:	d101      	bne.n	800f3a8 <dhcp_supplied_address+0x38>
 800f3a4:	2301      	movs	r3, #1
 800f3a6:	e000      	b.n	800f3aa <dhcp_supplied_address+0x3a>
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	b2db      	uxtb	r3, r3
 800f3ac:	e000      	b.n	800f3b0 <dhcp_supplied_address+0x40>
  }
  return 0;
 800f3ae:	2300      	movs	r3, #0
}
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	3714      	adds	r7, #20
 800f3b4:	46bd      	mov	sp, r7
 800f3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ba:	4770      	bx	lr

0800f3bc <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800f3bc:	b580      	push	{r7, lr}
 800f3be:	b082      	sub	sp, #8
 800f3c0:	af00      	add	r7, sp, #0
 800f3c2:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800f3c4:	4915      	ldr	r1, [pc, #84]	; (800f41c <etharp_free_entry+0x60>)
 800f3c6:	687a      	ldr	r2, [r7, #4]
 800f3c8:	4613      	mov	r3, r2
 800f3ca:	005b      	lsls	r3, r3, #1
 800f3cc:	4413      	add	r3, r2
 800f3ce:	00db      	lsls	r3, r3, #3
 800f3d0:	440b      	add	r3, r1
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d013      	beq.n	800f400 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800f3d8:	4910      	ldr	r1, [pc, #64]	; (800f41c <etharp_free_entry+0x60>)
 800f3da:	687a      	ldr	r2, [r7, #4]
 800f3dc:	4613      	mov	r3, r2
 800f3de:	005b      	lsls	r3, r3, #1
 800f3e0:	4413      	add	r3, r2
 800f3e2:	00db      	lsls	r3, r3, #3
 800f3e4:	440b      	add	r3, r1
 800f3e6:	681b      	ldr	r3, [r3, #0]
 800f3e8:	4618      	mov	r0, r3
 800f3ea:	f003 ff7d 	bl	80132e8 <pbuf_free>
    arp_table[i].q = NULL;
 800f3ee:	490b      	ldr	r1, [pc, #44]	; (800f41c <etharp_free_entry+0x60>)
 800f3f0:	687a      	ldr	r2, [r7, #4]
 800f3f2:	4613      	mov	r3, r2
 800f3f4:	005b      	lsls	r3, r3, #1
 800f3f6:	4413      	add	r3, r2
 800f3f8:	00db      	lsls	r3, r3, #3
 800f3fa:	440b      	add	r3, r1
 800f3fc:	2200      	movs	r2, #0
 800f3fe:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800f400:	4906      	ldr	r1, [pc, #24]	; (800f41c <etharp_free_entry+0x60>)
 800f402:	687a      	ldr	r2, [r7, #4]
 800f404:	4613      	mov	r3, r2
 800f406:	005b      	lsls	r3, r3, #1
 800f408:	4413      	add	r3, r2
 800f40a:	00db      	lsls	r3, r3, #3
 800f40c:	440b      	add	r3, r1
 800f40e:	3314      	adds	r3, #20
 800f410:	2200      	movs	r2, #0
 800f412:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800f414:	bf00      	nop
 800f416:	3708      	adds	r7, #8
 800f418:	46bd      	mov	sp, r7
 800f41a:	bd80      	pop	{r7, pc}
 800f41c:	240047e0 	.word	0x240047e0

0800f420 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800f420:	b580      	push	{r7, lr}
 800f422:	b082      	sub	sp, #8
 800f424:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800f426:	2300      	movs	r3, #0
 800f428:	607b      	str	r3, [r7, #4]
 800f42a:	e096      	b.n	800f55a <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800f42c:	494f      	ldr	r1, [pc, #316]	; (800f56c <etharp_tmr+0x14c>)
 800f42e:	687a      	ldr	r2, [r7, #4]
 800f430:	4613      	mov	r3, r2
 800f432:	005b      	lsls	r3, r3, #1
 800f434:	4413      	add	r3, r2
 800f436:	00db      	lsls	r3, r3, #3
 800f438:	440b      	add	r3, r1
 800f43a:	3314      	adds	r3, #20
 800f43c:	781b      	ldrb	r3, [r3, #0]
 800f43e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 800f440:	78fb      	ldrb	r3, [r7, #3]
 800f442:	2b00      	cmp	r3, #0
 800f444:	f000 8086 	beq.w	800f554 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 800f448:	4948      	ldr	r1, [pc, #288]	; (800f56c <etharp_tmr+0x14c>)
 800f44a:	687a      	ldr	r2, [r7, #4]
 800f44c:	4613      	mov	r3, r2
 800f44e:	005b      	lsls	r3, r3, #1
 800f450:	4413      	add	r3, r2
 800f452:	00db      	lsls	r3, r3, #3
 800f454:	440b      	add	r3, r1
 800f456:	3312      	adds	r3, #18
 800f458:	881b      	ldrh	r3, [r3, #0]
 800f45a:	3301      	adds	r3, #1
 800f45c:	b298      	uxth	r0, r3
 800f45e:	4943      	ldr	r1, [pc, #268]	; (800f56c <etharp_tmr+0x14c>)
 800f460:	687a      	ldr	r2, [r7, #4]
 800f462:	4613      	mov	r3, r2
 800f464:	005b      	lsls	r3, r3, #1
 800f466:	4413      	add	r3, r2
 800f468:	00db      	lsls	r3, r3, #3
 800f46a:	440b      	add	r3, r1
 800f46c:	3312      	adds	r3, #18
 800f46e:	4602      	mov	r2, r0
 800f470:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800f472:	493e      	ldr	r1, [pc, #248]	; (800f56c <etharp_tmr+0x14c>)
 800f474:	687a      	ldr	r2, [r7, #4]
 800f476:	4613      	mov	r3, r2
 800f478:	005b      	lsls	r3, r3, #1
 800f47a:	4413      	add	r3, r2
 800f47c:	00db      	lsls	r3, r3, #3
 800f47e:	440b      	add	r3, r1
 800f480:	3312      	adds	r3, #18
 800f482:	881b      	ldrh	r3, [r3, #0]
 800f484:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800f488:	d215      	bcs.n	800f4b6 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800f48a:	4938      	ldr	r1, [pc, #224]	; (800f56c <etharp_tmr+0x14c>)
 800f48c:	687a      	ldr	r2, [r7, #4]
 800f48e:	4613      	mov	r3, r2
 800f490:	005b      	lsls	r3, r3, #1
 800f492:	4413      	add	r3, r2
 800f494:	00db      	lsls	r3, r3, #3
 800f496:	440b      	add	r3, r1
 800f498:	3314      	adds	r3, #20
 800f49a:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800f49c:	2b01      	cmp	r3, #1
 800f49e:	d10e      	bne.n	800f4be <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800f4a0:	4932      	ldr	r1, [pc, #200]	; (800f56c <etharp_tmr+0x14c>)
 800f4a2:	687a      	ldr	r2, [r7, #4]
 800f4a4:	4613      	mov	r3, r2
 800f4a6:	005b      	lsls	r3, r3, #1
 800f4a8:	4413      	add	r3, r2
 800f4aa:	00db      	lsls	r3, r3, #3
 800f4ac:	440b      	add	r3, r1
 800f4ae:	3312      	adds	r3, #18
 800f4b0:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800f4b2:	2b04      	cmp	r3, #4
 800f4b4:	d903      	bls.n	800f4be <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800f4b6:	6878      	ldr	r0, [r7, #4]
 800f4b8:	f7ff ff80 	bl	800f3bc <etharp_free_entry>
 800f4bc:	e04a      	b.n	800f554 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800f4be:	492b      	ldr	r1, [pc, #172]	; (800f56c <etharp_tmr+0x14c>)
 800f4c0:	687a      	ldr	r2, [r7, #4]
 800f4c2:	4613      	mov	r3, r2
 800f4c4:	005b      	lsls	r3, r3, #1
 800f4c6:	4413      	add	r3, r2
 800f4c8:	00db      	lsls	r3, r3, #3
 800f4ca:	440b      	add	r3, r1
 800f4cc:	3314      	adds	r3, #20
 800f4ce:	781b      	ldrb	r3, [r3, #0]
 800f4d0:	2b03      	cmp	r3, #3
 800f4d2:	d10a      	bne.n	800f4ea <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800f4d4:	4925      	ldr	r1, [pc, #148]	; (800f56c <etharp_tmr+0x14c>)
 800f4d6:	687a      	ldr	r2, [r7, #4]
 800f4d8:	4613      	mov	r3, r2
 800f4da:	005b      	lsls	r3, r3, #1
 800f4dc:	4413      	add	r3, r2
 800f4de:	00db      	lsls	r3, r3, #3
 800f4e0:	440b      	add	r3, r1
 800f4e2:	3314      	adds	r3, #20
 800f4e4:	2204      	movs	r2, #4
 800f4e6:	701a      	strb	r2, [r3, #0]
 800f4e8:	e034      	b.n	800f554 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800f4ea:	4920      	ldr	r1, [pc, #128]	; (800f56c <etharp_tmr+0x14c>)
 800f4ec:	687a      	ldr	r2, [r7, #4]
 800f4ee:	4613      	mov	r3, r2
 800f4f0:	005b      	lsls	r3, r3, #1
 800f4f2:	4413      	add	r3, r2
 800f4f4:	00db      	lsls	r3, r3, #3
 800f4f6:	440b      	add	r3, r1
 800f4f8:	3314      	adds	r3, #20
 800f4fa:	781b      	ldrb	r3, [r3, #0]
 800f4fc:	2b04      	cmp	r3, #4
 800f4fe:	d10a      	bne.n	800f516 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800f500:	491a      	ldr	r1, [pc, #104]	; (800f56c <etharp_tmr+0x14c>)
 800f502:	687a      	ldr	r2, [r7, #4]
 800f504:	4613      	mov	r3, r2
 800f506:	005b      	lsls	r3, r3, #1
 800f508:	4413      	add	r3, r2
 800f50a:	00db      	lsls	r3, r3, #3
 800f50c:	440b      	add	r3, r1
 800f50e:	3314      	adds	r3, #20
 800f510:	2202      	movs	r2, #2
 800f512:	701a      	strb	r2, [r3, #0]
 800f514:	e01e      	b.n	800f554 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800f516:	4915      	ldr	r1, [pc, #84]	; (800f56c <etharp_tmr+0x14c>)
 800f518:	687a      	ldr	r2, [r7, #4]
 800f51a:	4613      	mov	r3, r2
 800f51c:	005b      	lsls	r3, r3, #1
 800f51e:	4413      	add	r3, r2
 800f520:	00db      	lsls	r3, r3, #3
 800f522:	440b      	add	r3, r1
 800f524:	3314      	adds	r3, #20
 800f526:	781b      	ldrb	r3, [r3, #0]
 800f528:	2b01      	cmp	r3, #1
 800f52a:	d113      	bne.n	800f554 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800f52c:	490f      	ldr	r1, [pc, #60]	; (800f56c <etharp_tmr+0x14c>)
 800f52e:	687a      	ldr	r2, [r7, #4]
 800f530:	4613      	mov	r3, r2
 800f532:	005b      	lsls	r3, r3, #1
 800f534:	4413      	add	r3, r2
 800f536:	00db      	lsls	r3, r3, #3
 800f538:	440b      	add	r3, r1
 800f53a:	3308      	adds	r3, #8
 800f53c:	6818      	ldr	r0, [r3, #0]
 800f53e:	687a      	ldr	r2, [r7, #4]
 800f540:	4613      	mov	r3, r2
 800f542:	005b      	lsls	r3, r3, #1
 800f544:	4413      	add	r3, r2
 800f546:	00db      	lsls	r3, r3, #3
 800f548:	4a08      	ldr	r2, [pc, #32]	; (800f56c <etharp_tmr+0x14c>)
 800f54a:	4413      	add	r3, r2
 800f54c:	3304      	adds	r3, #4
 800f54e:	4619      	mov	r1, r3
 800f550:	f000 fe72 	bl	8010238 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	3301      	adds	r3, #1
 800f558:	607b      	str	r3, [r7, #4]
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	2b09      	cmp	r3, #9
 800f55e:	f77f af65 	ble.w	800f42c <etharp_tmr+0xc>
      }
    }
  }
}
 800f562:	bf00      	nop
 800f564:	3708      	adds	r7, #8
 800f566:	46bd      	mov	sp, r7
 800f568:	bd80      	pop	{r7, pc}
 800f56a:	bf00      	nop
 800f56c:	240047e0 	.word	0x240047e0

0800f570 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 800f570:	b580      	push	{r7, lr}
 800f572:	b08a      	sub	sp, #40	; 0x28
 800f574:	af00      	add	r7, sp, #0
 800f576:	60f8      	str	r0, [r7, #12]
 800f578:	460b      	mov	r3, r1
 800f57a:	607a      	str	r2, [r7, #4]
 800f57c:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800f57e:	230a      	movs	r3, #10
 800f580:	84fb      	strh	r3, [r7, #38]	; 0x26
 800f582:	230a      	movs	r3, #10
 800f584:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 800f586:	230a      	movs	r3, #10
 800f588:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 800f58a:	2300      	movs	r3, #0
 800f58c:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 800f58e:	230a      	movs	r3, #10
 800f590:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800f592:	2300      	movs	r3, #0
 800f594:	83bb      	strh	r3, [r7, #28]
 800f596:	2300      	movs	r3, #0
 800f598:	837b      	strh	r3, [r7, #26]
 800f59a:	2300      	movs	r3, #0
 800f59c:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800f59e:	2300      	movs	r3, #0
 800f5a0:	843b      	strh	r3, [r7, #32]
 800f5a2:	e0ae      	b.n	800f702 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 800f5a4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f5a8:	49a6      	ldr	r1, [pc, #664]	; (800f844 <etharp_find_entry+0x2d4>)
 800f5aa:	4613      	mov	r3, r2
 800f5ac:	005b      	lsls	r3, r3, #1
 800f5ae:	4413      	add	r3, r2
 800f5b0:	00db      	lsls	r3, r3, #3
 800f5b2:	440b      	add	r3, r1
 800f5b4:	3314      	adds	r3, #20
 800f5b6:	781b      	ldrb	r3, [r3, #0]
 800f5b8:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800f5ba:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800f5be:	2b0a      	cmp	r3, #10
 800f5c0:	d105      	bne.n	800f5ce <etharp_find_entry+0x5e>
 800f5c2:	7dfb      	ldrb	r3, [r7, #23]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d102      	bne.n	800f5ce <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 800f5c8:	8c3b      	ldrh	r3, [r7, #32]
 800f5ca:	847b      	strh	r3, [r7, #34]	; 0x22
 800f5cc:	e095      	b.n	800f6fa <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 800f5ce:	7dfb      	ldrb	r3, [r7, #23]
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	f000 8092 	beq.w	800f6fa <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800f5d6:	7dfb      	ldrb	r3, [r7, #23]
 800f5d8:	2b01      	cmp	r3, #1
 800f5da:	d009      	beq.n	800f5f0 <etharp_find_entry+0x80>
 800f5dc:	7dfb      	ldrb	r3, [r7, #23]
 800f5de:	2b01      	cmp	r3, #1
 800f5e0:	d806      	bhi.n	800f5f0 <etharp_find_entry+0x80>
 800f5e2:	4b99      	ldr	r3, [pc, #612]	; (800f848 <etharp_find_entry+0x2d8>)
 800f5e4:	f44f 7292 	mov.w	r2, #292	; 0x124
 800f5e8:	4998      	ldr	r1, [pc, #608]	; (800f84c <etharp_find_entry+0x2dc>)
 800f5ea:	4899      	ldr	r0, [pc, #612]	; (800f850 <etharp_find_entry+0x2e0>)
 800f5ec:	f00b fabc 	bl	801ab68 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d020      	beq.n	800f638 <etharp_find_entry+0xc8>
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	6819      	ldr	r1, [r3, #0]
 800f5fa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f5fe:	4891      	ldr	r0, [pc, #580]	; (800f844 <etharp_find_entry+0x2d4>)
 800f600:	4613      	mov	r3, r2
 800f602:	005b      	lsls	r3, r3, #1
 800f604:	4413      	add	r3, r2
 800f606:	00db      	lsls	r3, r3, #3
 800f608:	4403      	add	r3, r0
 800f60a:	3304      	adds	r3, #4
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	4299      	cmp	r1, r3
 800f610:	d112      	bne.n	800f638 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	2b00      	cmp	r3, #0
 800f616:	d00c      	beq.n	800f632 <etharp_find_entry+0xc2>
 800f618:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f61c:	4989      	ldr	r1, [pc, #548]	; (800f844 <etharp_find_entry+0x2d4>)
 800f61e:	4613      	mov	r3, r2
 800f620:	005b      	lsls	r3, r3, #1
 800f622:	4413      	add	r3, r2
 800f624:	00db      	lsls	r3, r3, #3
 800f626:	440b      	add	r3, r1
 800f628:	3308      	adds	r3, #8
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	687a      	ldr	r2, [r7, #4]
 800f62e:	429a      	cmp	r2, r3
 800f630:	d102      	bne.n	800f638 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 800f632:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800f636:	e100      	b.n	800f83a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800f638:	7dfb      	ldrb	r3, [r7, #23]
 800f63a:	2b01      	cmp	r3, #1
 800f63c:	d140      	bne.n	800f6c0 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800f63e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f642:	4980      	ldr	r1, [pc, #512]	; (800f844 <etharp_find_entry+0x2d4>)
 800f644:	4613      	mov	r3, r2
 800f646:	005b      	lsls	r3, r3, #1
 800f648:	4413      	add	r3, r2
 800f64a:	00db      	lsls	r3, r3, #3
 800f64c:	440b      	add	r3, r1
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	2b00      	cmp	r3, #0
 800f652:	d01a      	beq.n	800f68a <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 800f654:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f658:	497a      	ldr	r1, [pc, #488]	; (800f844 <etharp_find_entry+0x2d4>)
 800f65a:	4613      	mov	r3, r2
 800f65c:	005b      	lsls	r3, r3, #1
 800f65e:	4413      	add	r3, r2
 800f660:	00db      	lsls	r3, r3, #3
 800f662:	440b      	add	r3, r1
 800f664:	3312      	adds	r3, #18
 800f666:	881b      	ldrh	r3, [r3, #0]
 800f668:	8bba      	ldrh	r2, [r7, #28]
 800f66a:	429a      	cmp	r2, r3
 800f66c:	d845      	bhi.n	800f6fa <etharp_find_entry+0x18a>
            old_queue = i;
 800f66e:	8c3b      	ldrh	r3, [r7, #32]
 800f670:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 800f672:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f676:	4973      	ldr	r1, [pc, #460]	; (800f844 <etharp_find_entry+0x2d4>)
 800f678:	4613      	mov	r3, r2
 800f67a:	005b      	lsls	r3, r3, #1
 800f67c:	4413      	add	r3, r2
 800f67e:	00db      	lsls	r3, r3, #3
 800f680:	440b      	add	r3, r1
 800f682:	3312      	adds	r3, #18
 800f684:	881b      	ldrh	r3, [r3, #0]
 800f686:	83bb      	strh	r3, [r7, #28]
 800f688:	e037      	b.n	800f6fa <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800f68a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f68e:	496d      	ldr	r1, [pc, #436]	; (800f844 <etharp_find_entry+0x2d4>)
 800f690:	4613      	mov	r3, r2
 800f692:	005b      	lsls	r3, r3, #1
 800f694:	4413      	add	r3, r2
 800f696:	00db      	lsls	r3, r3, #3
 800f698:	440b      	add	r3, r1
 800f69a:	3312      	adds	r3, #18
 800f69c:	881b      	ldrh	r3, [r3, #0]
 800f69e:	8b7a      	ldrh	r2, [r7, #26]
 800f6a0:	429a      	cmp	r2, r3
 800f6a2:	d82a      	bhi.n	800f6fa <etharp_find_entry+0x18a>
            old_pending = i;
 800f6a4:	8c3b      	ldrh	r3, [r7, #32]
 800f6a6:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 800f6a8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f6ac:	4965      	ldr	r1, [pc, #404]	; (800f844 <etharp_find_entry+0x2d4>)
 800f6ae:	4613      	mov	r3, r2
 800f6b0:	005b      	lsls	r3, r3, #1
 800f6b2:	4413      	add	r3, r2
 800f6b4:	00db      	lsls	r3, r3, #3
 800f6b6:	440b      	add	r3, r1
 800f6b8:	3312      	adds	r3, #18
 800f6ba:	881b      	ldrh	r3, [r3, #0]
 800f6bc:	837b      	strh	r3, [r7, #26]
 800f6be:	e01c      	b.n	800f6fa <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800f6c0:	7dfb      	ldrb	r3, [r7, #23]
 800f6c2:	2b01      	cmp	r3, #1
 800f6c4:	d919      	bls.n	800f6fa <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800f6c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f6ca:	495e      	ldr	r1, [pc, #376]	; (800f844 <etharp_find_entry+0x2d4>)
 800f6cc:	4613      	mov	r3, r2
 800f6ce:	005b      	lsls	r3, r3, #1
 800f6d0:	4413      	add	r3, r2
 800f6d2:	00db      	lsls	r3, r3, #3
 800f6d4:	440b      	add	r3, r1
 800f6d6:	3312      	adds	r3, #18
 800f6d8:	881b      	ldrh	r3, [r3, #0]
 800f6da:	8b3a      	ldrh	r2, [r7, #24]
 800f6dc:	429a      	cmp	r2, r3
 800f6de:	d80c      	bhi.n	800f6fa <etharp_find_entry+0x18a>
            old_stable = i;
 800f6e0:	8c3b      	ldrh	r3, [r7, #32]
 800f6e2:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 800f6e4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f6e8:	4956      	ldr	r1, [pc, #344]	; (800f844 <etharp_find_entry+0x2d4>)
 800f6ea:	4613      	mov	r3, r2
 800f6ec:	005b      	lsls	r3, r3, #1
 800f6ee:	4413      	add	r3, r2
 800f6f0:	00db      	lsls	r3, r3, #3
 800f6f2:	440b      	add	r3, r1
 800f6f4:	3312      	adds	r3, #18
 800f6f6:	881b      	ldrh	r3, [r3, #0]
 800f6f8:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800f6fa:	8c3b      	ldrh	r3, [r7, #32]
 800f6fc:	3301      	adds	r3, #1
 800f6fe:	b29b      	uxth	r3, r3
 800f700:	843b      	strh	r3, [r7, #32]
 800f702:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800f706:	2b09      	cmp	r3, #9
 800f708:	f77f af4c 	ble.w	800f5a4 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800f70c:	7afb      	ldrb	r3, [r7, #11]
 800f70e:	f003 0302 	and.w	r3, r3, #2
 800f712:	2b00      	cmp	r3, #0
 800f714:	d108      	bne.n	800f728 <etharp_find_entry+0x1b8>
 800f716:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800f71a:	2b0a      	cmp	r3, #10
 800f71c:	d107      	bne.n	800f72e <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800f71e:	7afb      	ldrb	r3, [r7, #11]
 800f720:	f003 0301 	and.w	r3, r3, #1
 800f724:	2b00      	cmp	r3, #0
 800f726:	d102      	bne.n	800f72e <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 800f728:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f72c:	e085      	b.n	800f83a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800f72e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800f732:	2b09      	cmp	r3, #9
 800f734:	dc02      	bgt.n	800f73c <etharp_find_entry+0x1cc>
    i = empty;
 800f736:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f738:	843b      	strh	r3, [r7, #32]
 800f73a:	e039      	b.n	800f7b0 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800f73c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800f740:	2b09      	cmp	r3, #9
 800f742:	dc14      	bgt.n	800f76e <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 800f744:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f746:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800f748:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f74c:	493d      	ldr	r1, [pc, #244]	; (800f844 <etharp_find_entry+0x2d4>)
 800f74e:	4613      	mov	r3, r2
 800f750:	005b      	lsls	r3, r3, #1
 800f752:	4413      	add	r3, r2
 800f754:	00db      	lsls	r3, r3, #3
 800f756:	440b      	add	r3, r1
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d018      	beq.n	800f790 <etharp_find_entry+0x220>
 800f75e:	4b3a      	ldr	r3, [pc, #232]	; (800f848 <etharp_find_entry+0x2d8>)
 800f760:	f240 126d 	movw	r2, #365	; 0x16d
 800f764:	493b      	ldr	r1, [pc, #236]	; (800f854 <etharp_find_entry+0x2e4>)
 800f766:	483a      	ldr	r0, [pc, #232]	; (800f850 <etharp_find_entry+0x2e0>)
 800f768:	f00b f9fe 	bl	801ab68 <iprintf>
 800f76c:	e010      	b.n	800f790 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800f76e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800f772:	2b09      	cmp	r3, #9
 800f774:	dc02      	bgt.n	800f77c <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 800f776:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800f778:	843b      	strh	r3, [r7, #32]
 800f77a:	e009      	b.n	800f790 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800f77c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800f780:	2b09      	cmp	r3, #9
 800f782:	dc02      	bgt.n	800f78a <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800f784:	8bfb      	ldrh	r3, [r7, #30]
 800f786:	843b      	strh	r3, [r7, #32]
 800f788:	e002      	b.n	800f790 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 800f78a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f78e:	e054      	b.n	800f83a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800f790:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800f794:	2b09      	cmp	r3, #9
 800f796:	dd06      	ble.n	800f7a6 <etharp_find_entry+0x236>
 800f798:	4b2b      	ldr	r3, [pc, #172]	; (800f848 <etharp_find_entry+0x2d8>)
 800f79a:	f240 127f 	movw	r2, #383	; 0x17f
 800f79e:	492e      	ldr	r1, [pc, #184]	; (800f858 <etharp_find_entry+0x2e8>)
 800f7a0:	482b      	ldr	r0, [pc, #172]	; (800f850 <etharp_find_entry+0x2e0>)
 800f7a2:	f00b f9e1 	bl	801ab68 <iprintf>
    etharp_free_entry(i);
 800f7a6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	f7ff fe06 	bl	800f3bc <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800f7b0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800f7b4:	2b09      	cmp	r3, #9
 800f7b6:	dd06      	ble.n	800f7c6 <etharp_find_entry+0x256>
 800f7b8:	4b23      	ldr	r3, [pc, #140]	; (800f848 <etharp_find_entry+0x2d8>)
 800f7ba:	f240 1283 	movw	r2, #387	; 0x183
 800f7be:	4926      	ldr	r1, [pc, #152]	; (800f858 <etharp_find_entry+0x2e8>)
 800f7c0:	4823      	ldr	r0, [pc, #140]	; (800f850 <etharp_find_entry+0x2e0>)
 800f7c2:	f00b f9d1 	bl	801ab68 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800f7c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f7ca:	491e      	ldr	r1, [pc, #120]	; (800f844 <etharp_find_entry+0x2d4>)
 800f7cc:	4613      	mov	r3, r2
 800f7ce:	005b      	lsls	r3, r3, #1
 800f7d0:	4413      	add	r3, r2
 800f7d2:	00db      	lsls	r3, r3, #3
 800f7d4:	440b      	add	r3, r1
 800f7d6:	3314      	adds	r3, #20
 800f7d8:	781b      	ldrb	r3, [r3, #0]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d006      	beq.n	800f7ec <etharp_find_entry+0x27c>
 800f7de:	4b1a      	ldr	r3, [pc, #104]	; (800f848 <etharp_find_entry+0x2d8>)
 800f7e0:	f240 1285 	movw	r2, #389	; 0x185
 800f7e4:	491d      	ldr	r1, [pc, #116]	; (800f85c <etharp_find_entry+0x2ec>)
 800f7e6:	481a      	ldr	r0, [pc, #104]	; (800f850 <etharp_find_entry+0x2e0>)
 800f7e8:	f00b f9be 	bl	801ab68 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800f7ec:	68fb      	ldr	r3, [r7, #12]
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d00b      	beq.n	800f80a <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800f7f2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	6819      	ldr	r1, [r3, #0]
 800f7fa:	4812      	ldr	r0, [pc, #72]	; (800f844 <etharp_find_entry+0x2d4>)
 800f7fc:	4613      	mov	r3, r2
 800f7fe:	005b      	lsls	r3, r3, #1
 800f800:	4413      	add	r3, r2
 800f802:	00db      	lsls	r3, r3, #3
 800f804:	4403      	add	r3, r0
 800f806:	3304      	adds	r3, #4
 800f808:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800f80a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f80e:	490d      	ldr	r1, [pc, #52]	; (800f844 <etharp_find_entry+0x2d4>)
 800f810:	4613      	mov	r3, r2
 800f812:	005b      	lsls	r3, r3, #1
 800f814:	4413      	add	r3, r2
 800f816:	00db      	lsls	r3, r3, #3
 800f818:	440b      	add	r3, r1
 800f81a:	3312      	adds	r3, #18
 800f81c:	2200      	movs	r2, #0
 800f81e:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 800f820:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f824:	4907      	ldr	r1, [pc, #28]	; (800f844 <etharp_find_entry+0x2d4>)
 800f826:	4613      	mov	r3, r2
 800f828:	005b      	lsls	r3, r3, #1
 800f82a:	4413      	add	r3, r2
 800f82c:	00db      	lsls	r3, r3, #3
 800f82e:	440b      	add	r3, r1
 800f830:	3308      	adds	r3, #8
 800f832:	687a      	ldr	r2, [r7, #4]
 800f834:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 800f836:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 800f83a:	4618      	mov	r0, r3
 800f83c:	3728      	adds	r7, #40	; 0x28
 800f83e:	46bd      	mov	sp, r7
 800f840:	bd80      	pop	{r7, pc}
 800f842:	bf00      	nop
 800f844:	240047e0 	.word	0x240047e0
 800f848:	0801d14c 	.word	0x0801d14c
 800f84c:	0801d1a0 	.word	0x0801d1a0
 800f850:	0801d1e0 	.word	0x0801d1e0
 800f854:	0801d208 	.word	0x0801d208
 800f858:	0801d220 	.word	0x0801d220
 800f85c:	0801d234 	.word	0x0801d234

0800f860 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800f860:	b580      	push	{r7, lr}
 800f862:	b088      	sub	sp, #32
 800f864:	af02      	add	r7, sp, #8
 800f866:	60f8      	str	r0, [r7, #12]
 800f868:	60b9      	str	r1, [r7, #8]
 800f86a:	607a      	str	r2, [r7, #4]
 800f86c:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f874:	2b06      	cmp	r3, #6
 800f876:	d006      	beq.n	800f886 <etharp_update_arp_entry+0x26>
 800f878:	4b48      	ldr	r3, [pc, #288]	; (800f99c <etharp_update_arp_entry+0x13c>)
 800f87a:	f240 12a9 	movw	r2, #425	; 0x1a9
 800f87e:	4948      	ldr	r1, [pc, #288]	; (800f9a0 <etharp_update_arp_entry+0x140>)
 800f880:	4848      	ldr	r0, [pc, #288]	; (800f9a4 <etharp_update_arp_entry+0x144>)
 800f882:	f00b f971 	bl	801ab68 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800f886:	68bb      	ldr	r3, [r7, #8]
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d012      	beq.n	800f8b2 <etharp_update_arp_entry+0x52>
 800f88c:	68bb      	ldr	r3, [r7, #8]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	2b00      	cmp	r3, #0
 800f892:	d00e      	beq.n	800f8b2 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800f894:	68bb      	ldr	r3, [r7, #8]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	68f9      	ldr	r1, [r7, #12]
 800f89a:	4618      	mov	r0, r3
 800f89c:	f001 faee 	bl	8010e7c <ip4_addr_isbroadcast_u32>
 800f8a0:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d105      	bne.n	800f8b2 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800f8a6:	68bb      	ldr	r3, [r7, #8]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800f8ae:	2be0      	cmp	r3, #224	; 0xe0
 800f8b0:	d102      	bne.n	800f8b8 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800f8b2:	f06f 030f 	mvn.w	r3, #15
 800f8b6:	e06c      	b.n	800f992 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800f8b8:	78fb      	ldrb	r3, [r7, #3]
 800f8ba:	68fa      	ldr	r2, [r7, #12]
 800f8bc:	4619      	mov	r1, r3
 800f8be:	68b8      	ldr	r0, [r7, #8]
 800f8c0:	f7ff fe56 	bl	800f570 <etharp_find_entry>
 800f8c4:	4603      	mov	r3, r0
 800f8c6:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 800f8c8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	da02      	bge.n	800f8d6 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800f8d0:	8afb      	ldrh	r3, [r7, #22]
 800f8d2:	b25b      	sxtb	r3, r3
 800f8d4:	e05d      	b.n	800f992 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800f8d6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800f8da:	4933      	ldr	r1, [pc, #204]	; (800f9a8 <etharp_update_arp_entry+0x148>)
 800f8dc:	4613      	mov	r3, r2
 800f8de:	005b      	lsls	r3, r3, #1
 800f8e0:	4413      	add	r3, r2
 800f8e2:	00db      	lsls	r3, r3, #3
 800f8e4:	440b      	add	r3, r1
 800f8e6:	3314      	adds	r3, #20
 800f8e8:	2202      	movs	r2, #2
 800f8ea:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800f8ec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800f8f0:	492d      	ldr	r1, [pc, #180]	; (800f9a8 <etharp_update_arp_entry+0x148>)
 800f8f2:	4613      	mov	r3, r2
 800f8f4:	005b      	lsls	r3, r3, #1
 800f8f6:	4413      	add	r3, r2
 800f8f8:	00db      	lsls	r3, r3, #3
 800f8fa:	440b      	add	r3, r1
 800f8fc:	3308      	adds	r3, #8
 800f8fe:	68fa      	ldr	r2, [r7, #12]
 800f900:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 800f902:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800f906:	4613      	mov	r3, r2
 800f908:	005b      	lsls	r3, r3, #1
 800f90a:	4413      	add	r3, r2
 800f90c:	00db      	lsls	r3, r3, #3
 800f90e:	3308      	adds	r3, #8
 800f910:	4a25      	ldr	r2, [pc, #148]	; (800f9a8 <etharp_update_arp_entry+0x148>)
 800f912:	4413      	add	r3, r2
 800f914:	3304      	adds	r3, #4
 800f916:	2206      	movs	r2, #6
 800f918:	6879      	ldr	r1, [r7, #4]
 800f91a:	4618      	mov	r0, r3
 800f91c:	f00a fcbd 	bl	801a29a <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800f920:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800f924:	4920      	ldr	r1, [pc, #128]	; (800f9a8 <etharp_update_arp_entry+0x148>)
 800f926:	4613      	mov	r3, r2
 800f928:	005b      	lsls	r3, r3, #1
 800f92a:	4413      	add	r3, r2
 800f92c:	00db      	lsls	r3, r3, #3
 800f92e:	440b      	add	r3, r1
 800f930:	3312      	adds	r3, #18
 800f932:	2200      	movs	r2, #0
 800f934:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800f936:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800f93a:	491b      	ldr	r1, [pc, #108]	; (800f9a8 <etharp_update_arp_entry+0x148>)
 800f93c:	4613      	mov	r3, r2
 800f93e:	005b      	lsls	r3, r3, #1
 800f940:	4413      	add	r3, r2
 800f942:	00db      	lsls	r3, r3, #3
 800f944:	440b      	add	r3, r1
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d021      	beq.n	800f990 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800f94c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800f950:	4915      	ldr	r1, [pc, #84]	; (800f9a8 <etharp_update_arp_entry+0x148>)
 800f952:	4613      	mov	r3, r2
 800f954:	005b      	lsls	r3, r3, #1
 800f956:	4413      	add	r3, r2
 800f958:	00db      	lsls	r3, r3, #3
 800f95a:	440b      	add	r3, r1
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800f960:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800f964:	4910      	ldr	r1, [pc, #64]	; (800f9a8 <etharp_update_arp_entry+0x148>)
 800f966:	4613      	mov	r3, r2
 800f968:	005b      	lsls	r3, r3, #1
 800f96a:	4413      	add	r3, r2
 800f96c:	00db      	lsls	r3, r3, #3
 800f96e:	440b      	add	r3, r1
 800f970:	2200      	movs	r2, #0
 800f972:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800f974:	68fb      	ldr	r3, [r7, #12]
 800f976:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 800f97a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f97e:	9300      	str	r3, [sp, #0]
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	6939      	ldr	r1, [r7, #16]
 800f984:	68f8      	ldr	r0, [r7, #12]
 800f986:	f000 fcf7 	bl	8010378 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800f98a:	6938      	ldr	r0, [r7, #16]
 800f98c:	f003 fcac 	bl	80132e8 <pbuf_free>
  }
  return ERR_OK;
 800f990:	2300      	movs	r3, #0
}
 800f992:	4618      	mov	r0, r3
 800f994:	3718      	adds	r7, #24
 800f996:	46bd      	mov	sp, r7
 800f998:	bd80      	pop	{r7, pc}
 800f99a:	bf00      	nop
 800f99c:	0801d14c 	.word	0x0801d14c
 800f9a0:	0801d260 	.word	0x0801d260
 800f9a4:	0801d1e0 	.word	0x0801d1e0
 800f9a8:	240047e0 	.word	0x240047e0

0800f9ac <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800f9ac:	b580      	push	{r7, lr}
 800f9ae:	b084      	sub	sp, #16
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800f9b4:	2300      	movs	r3, #0
 800f9b6:	60fb      	str	r3, [r7, #12]
 800f9b8:	e01e      	b.n	800f9f8 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 800f9ba:	4913      	ldr	r1, [pc, #76]	; (800fa08 <etharp_cleanup_netif+0x5c>)
 800f9bc:	68fa      	ldr	r2, [r7, #12]
 800f9be:	4613      	mov	r3, r2
 800f9c0:	005b      	lsls	r3, r3, #1
 800f9c2:	4413      	add	r3, r2
 800f9c4:	00db      	lsls	r3, r3, #3
 800f9c6:	440b      	add	r3, r1
 800f9c8:	3314      	adds	r3, #20
 800f9ca:	781b      	ldrb	r3, [r3, #0]
 800f9cc:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800f9ce:	7afb      	ldrb	r3, [r7, #11]
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d00e      	beq.n	800f9f2 <etharp_cleanup_netif+0x46>
 800f9d4:	490c      	ldr	r1, [pc, #48]	; (800fa08 <etharp_cleanup_netif+0x5c>)
 800f9d6:	68fa      	ldr	r2, [r7, #12]
 800f9d8:	4613      	mov	r3, r2
 800f9da:	005b      	lsls	r3, r3, #1
 800f9dc:	4413      	add	r3, r2
 800f9de:	00db      	lsls	r3, r3, #3
 800f9e0:	440b      	add	r3, r1
 800f9e2:	3308      	adds	r3, #8
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	687a      	ldr	r2, [r7, #4]
 800f9e8:	429a      	cmp	r2, r3
 800f9ea:	d102      	bne.n	800f9f2 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 800f9ec:	68f8      	ldr	r0, [r7, #12]
 800f9ee:	f7ff fce5 	bl	800f3bc <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	3301      	adds	r3, #1
 800f9f6:	60fb      	str	r3, [r7, #12]
 800f9f8:	68fb      	ldr	r3, [r7, #12]
 800f9fa:	2b09      	cmp	r3, #9
 800f9fc:	dddd      	ble.n	800f9ba <etharp_cleanup_netif+0xe>
    }
  }
}
 800f9fe:	bf00      	nop
 800fa00:	3710      	adds	r7, #16
 800fa02:	46bd      	mov	sp, r7
 800fa04:	bd80      	pop	{r7, pc}
 800fa06:	bf00      	nop
 800fa08:	240047e0 	.word	0x240047e0

0800fa0c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800fa0c:	b5b0      	push	{r4, r5, r7, lr}
 800fa0e:	b08a      	sub	sp, #40	; 0x28
 800fa10:	af04      	add	r7, sp, #16
 800fa12:	6078      	str	r0, [r7, #4]
 800fa14:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800fa16:	683b      	ldr	r3, [r7, #0]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d107      	bne.n	800fa2c <etharp_input+0x20>
 800fa1c:	4b3f      	ldr	r3, [pc, #252]	; (800fb1c <etharp_input+0x110>)
 800fa1e:	f240 228a 	movw	r2, #650	; 0x28a
 800fa22:	493f      	ldr	r1, [pc, #252]	; (800fb20 <etharp_input+0x114>)
 800fa24:	483f      	ldr	r0, [pc, #252]	; (800fb24 <etharp_input+0x118>)
 800fa26:	f00b f89f 	bl	801ab68 <iprintf>
 800fa2a:	e074      	b.n	800fb16 <etharp_input+0x10a>

  hdr = (struct etharp_hdr *)p->payload;
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	685b      	ldr	r3, [r3, #4]
 800fa30:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800fa32:	693b      	ldr	r3, [r7, #16]
 800fa34:	881b      	ldrh	r3, [r3, #0]
 800fa36:	b29b      	uxth	r3, r3
 800fa38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fa3c:	d10c      	bne.n	800fa58 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800fa3e:	693b      	ldr	r3, [r7, #16]
 800fa40:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800fa42:	2b06      	cmp	r3, #6
 800fa44:	d108      	bne.n	800fa58 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800fa46:	693b      	ldr	r3, [r7, #16]
 800fa48:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800fa4a:	2b04      	cmp	r3, #4
 800fa4c:	d104      	bne.n	800fa58 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800fa4e:	693b      	ldr	r3, [r7, #16]
 800fa50:	885b      	ldrh	r3, [r3, #2]
 800fa52:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800fa54:	2b08      	cmp	r3, #8
 800fa56:	d003      	beq.n	800fa60 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800fa58:	6878      	ldr	r0, [r7, #4]
 800fa5a:	f003 fc45 	bl	80132e8 <pbuf_free>
    return;
 800fa5e:	e05a      	b.n	800fb16 <etharp_input+0x10a>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 800fa60:	693b      	ldr	r3, [r7, #16]
 800fa62:	330e      	adds	r3, #14
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 800fa68:	693b      	ldr	r3, [r7, #16]
 800fa6a:	3318      	adds	r3, #24
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800fa70:	683b      	ldr	r3, [r7, #0]
 800fa72:	3304      	adds	r3, #4
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d102      	bne.n	800fa80 <etharp_input+0x74>
    for_us = 0;
 800fa7a:	2300      	movs	r3, #0
 800fa7c:	75fb      	strb	r3, [r7, #23]
 800fa7e:	e009      	b.n	800fa94 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800fa80:	68ba      	ldr	r2, [r7, #8]
 800fa82:	683b      	ldr	r3, [r7, #0]
 800fa84:	3304      	adds	r3, #4
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	429a      	cmp	r2, r3
 800fa8a:	bf0c      	ite	eq
 800fa8c:	2301      	moveq	r3, #1
 800fa8e:	2300      	movne	r3, #0
 800fa90:	b2db      	uxtb	r3, r3
 800fa92:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800fa94:	693b      	ldr	r3, [r7, #16]
 800fa96:	f103 0208 	add.w	r2, r3, #8
 800fa9a:	7dfb      	ldrb	r3, [r7, #23]
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d001      	beq.n	800faa4 <etharp_input+0x98>
 800faa0:	2301      	movs	r3, #1
 800faa2:	e000      	b.n	800faa6 <etharp_input+0x9a>
 800faa4:	2302      	movs	r3, #2
 800faa6:	f107 010c 	add.w	r1, r7, #12
 800faaa:	6838      	ldr	r0, [r7, #0]
 800faac:	f7ff fed8 	bl	800f860 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800fab0:	693b      	ldr	r3, [r7, #16]
 800fab2:	88db      	ldrh	r3, [r3, #6]
 800fab4:	b29b      	uxth	r3, r3
 800fab6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800faba:	d003      	beq.n	800fac4 <etharp_input+0xb8>
 800fabc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fac0:	d01e      	beq.n	800fb00 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 800fac2:	e025      	b.n	800fb10 <etharp_input+0x104>
      if (for_us) {
 800fac4:	7dfb      	ldrb	r3, [r7, #23]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d021      	beq.n	800fb0e <etharp_input+0x102>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800faca:	683b      	ldr	r3, [r7, #0]
 800facc:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 800fad0:	693b      	ldr	r3, [r7, #16]
 800fad2:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800fad6:	683b      	ldr	r3, [r7, #0]
 800fad8:	f103 052a 	add.w	r5, r3, #42	; 0x2a
 800fadc:	683b      	ldr	r3, [r7, #0]
 800fade:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 800fae0:	693a      	ldr	r2, [r7, #16]
 800fae2:	3208      	adds	r2, #8
        etharp_raw(netif,
 800fae4:	2102      	movs	r1, #2
 800fae6:	9103      	str	r1, [sp, #12]
 800fae8:	f107 010c 	add.w	r1, r7, #12
 800faec:	9102      	str	r1, [sp, #8]
 800faee:	9201      	str	r2, [sp, #4]
 800faf0:	9300      	str	r3, [sp, #0]
 800faf2:	462b      	mov	r3, r5
 800faf4:	4622      	mov	r2, r4
 800faf6:	4601      	mov	r1, r0
 800faf8:	6838      	ldr	r0, [r7, #0]
 800fafa:	f000 faef 	bl	80100dc <etharp_raw>
      break;
 800fafe:	e006      	b.n	800fb0e <etharp_input+0x102>
      dhcp_arp_reply(netif, &sipaddr);
 800fb00:	f107 030c 	add.w	r3, r7, #12
 800fb04:	4619      	mov	r1, r3
 800fb06:	6838      	ldr	r0, [r7, #0]
 800fb08:	f7fe f9fe 	bl	800df08 <dhcp_arp_reply>
      break;
 800fb0c:	e000      	b.n	800fb10 <etharp_input+0x104>
      break;
 800fb0e:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800fb10:	6878      	ldr	r0, [r7, #4]
 800fb12:	f003 fbe9 	bl	80132e8 <pbuf_free>
}
 800fb16:	3718      	adds	r7, #24
 800fb18:	46bd      	mov	sp, r7
 800fb1a:	bdb0      	pop	{r4, r5, r7, pc}
 800fb1c:	0801d14c 	.word	0x0801d14c
 800fb20:	0801d2b8 	.word	0x0801d2b8
 800fb24:	0801d1e0 	.word	0x0801d1e0

0800fb28 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 800fb28:	b580      	push	{r7, lr}
 800fb2a:	b086      	sub	sp, #24
 800fb2c:	af02      	add	r7, sp, #8
 800fb2e:	60f8      	str	r0, [r7, #12]
 800fb30:	60b9      	str	r1, [r7, #8]
 800fb32:	4613      	mov	r3, r2
 800fb34:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800fb36:	79fa      	ldrb	r2, [r7, #7]
 800fb38:	4944      	ldr	r1, [pc, #272]	; (800fc4c <etharp_output_to_arp_index+0x124>)
 800fb3a:	4613      	mov	r3, r2
 800fb3c:	005b      	lsls	r3, r3, #1
 800fb3e:	4413      	add	r3, r2
 800fb40:	00db      	lsls	r3, r3, #3
 800fb42:	440b      	add	r3, r1
 800fb44:	3314      	adds	r3, #20
 800fb46:	781b      	ldrb	r3, [r3, #0]
 800fb48:	2b01      	cmp	r3, #1
 800fb4a:	d806      	bhi.n	800fb5a <etharp_output_to_arp_index+0x32>
 800fb4c:	4b40      	ldr	r3, [pc, #256]	; (800fc50 <etharp_output_to_arp_index+0x128>)
 800fb4e:	f240 22ef 	movw	r2, #751	; 0x2ef
 800fb52:	4940      	ldr	r1, [pc, #256]	; (800fc54 <etharp_output_to_arp_index+0x12c>)
 800fb54:	4840      	ldr	r0, [pc, #256]	; (800fc58 <etharp_output_to_arp_index+0x130>)
 800fb56:	f00b f807 	bl	801ab68 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800fb5a:	79fa      	ldrb	r2, [r7, #7]
 800fb5c:	493b      	ldr	r1, [pc, #236]	; (800fc4c <etharp_output_to_arp_index+0x124>)
 800fb5e:	4613      	mov	r3, r2
 800fb60:	005b      	lsls	r3, r3, #1
 800fb62:	4413      	add	r3, r2
 800fb64:	00db      	lsls	r3, r3, #3
 800fb66:	440b      	add	r3, r1
 800fb68:	3314      	adds	r3, #20
 800fb6a:	781b      	ldrb	r3, [r3, #0]
 800fb6c:	2b02      	cmp	r3, #2
 800fb6e:	d153      	bne.n	800fc18 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800fb70:	79fa      	ldrb	r2, [r7, #7]
 800fb72:	4936      	ldr	r1, [pc, #216]	; (800fc4c <etharp_output_to_arp_index+0x124>)
 800fb74:	4613      	mov	r3, r2
 800fb76:	005b      	lsls	r3, r3, #1
 800fb78:	4413      	add	r3, r2
 800fb7a:	00db      	lsls	r3, r3, #3
 800fb7c:	440b      	add	r3, r1
 800fb7e:	3312      	adds	r3, #18
 800fb80:	881b      	ldrh	r3, [r3, #0]
 800fb82:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800fb86:	d919      	bls.n	800fbbc <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800fb88:	79fa      	ldrb	r2, [r7, #7]
 800fb8a:	4613      	mov	r3, r2
 800fb8c:	005b      	lsls	r3, r3, #1
 800fb8e:	4413      	add	r3, r2
 800fb90:	00db      	lsls	r3, r3, #3
 800fb92:	4a2e      	ldr	r2, [pc, #184]	; (800fc4c <etharp_output_to_arp_index+0x124>)
 800fb94:	4413      	add	r3, r2
 800fb96:	3304      	adds	r3, #4
 800fb98:	4619      	mov	r1, r3
 800fb9a:	68f8      	ldr	r0, [r7, #12]
 800fb9c:	f000 fb4c 	bl	8010238 <etharp_request>
 800fba0:	4603      	mov	r3, r0
 800fba2:	2b00      	cmp	r3, #0
 800fba4:	d138      	bne.n	800fc18 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800fba6:	79fa      	ldrb	r2, [r7, #7]
 800fba8:	4928      	ldr	r1, [pc, #160]	; (800fc4c <etharp_output_to_arp_index+0x124>)
 800fbaa:	4613      	mov	r3, r2
 800fbac:	005b      	lsls	r3, r3, #1
 800fbae:	4413      	add	r3, r2
 800fbb0:	00db      	lsls	r3, r3, #3
 800fbb2:	440b      	add	r3, r1
 800fbb4:	3314      	adds	r3, #20
 800fbb6:	2203      	movs	r2, #3
 800fbb8:	701a      	strb	r2, [r3, #0]
 800fbba:	e02d      	b.n	800fc18 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800fbbc:	79fa      	ldrb	r2, [r7, #7]
 800fbbe:	4923      	ldr	r1, [pc, #140]	; (800fc4c <etharp_output_to_arp_index+0x124>)
 800fbc0:	4613      	mov	r3, r2
 800fbc2:	005b      	lsls	r3, r3, #1
 800fbc4:	4413      	add	r3, r2
 800fbc6:	00db      	lsls	r3, r3, #3
 800fbc8:	440b      	add	r3, r1
 800fbca:	3312      	adds	r3, #18
 800fbcc:	881b      	ldrh	r3, [r3, #0]
 800fbce:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800fbd2:	d321      	bcc.n	800fc18 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800fbd4:	79fa      	ldrb	r2, [r7, #7]
 800fbd6:	4613      	mov	r3, r2
 800fbd8:	005b      	lsls	r3, r3, #1
 800fbda:	4413      	add	r3, r2
 800fbdc:	00db      	lsls	r3, r3, #3
 800fbde:	4a1b      	ldr	r2, [pc, #108]	; (800fc4c <etharp_output_to_arp_index+0x124>)
 800fbe0:	4413      	add	r3, r2
 800fbe2:	1d19      	adds	r1, r3, #4
 800fbe4:	79fa      	ldrb	r2, [r7, #7]
 800fbe6:	4613      	mov	r3, r2
 800fbe8:	005b      	lsls	r3, r3, #1
 800fbea:	4413      	add	r3, r2
 800fbec:	00db      	lsls	r3, r3, #3
 800fbee:	3308      	adds	r3, #8
 800fbf0:	4a16      	ldr	r2, [pc, #88]	; (800fc4c <etharp_output_to_arp_index+0x124>)
 800fbf2:	4413      	add	r3, r2
 800fbf4:	3304      	adds	r3, #4
 800fbf6:	461a      	mov	r2, r3
 800fbf8:	68f8      	ldr	r0, [r7, #12]
 800fbfa:	f000 fafb 	bl	80101f4 <etharp_request_dst>
 800fbfe:	4603      	mov	r3, r0
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d109      	bne.n	800fc18 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800fc04:	79fa      	ldrb	r2, [r7, #7]
 800fc06:	4911      	ldr	r1, [pc, #68]	; (800fc4c <etharp_output_to_arp_index+0x124>)
 800fc08:	4613      	mov	r3, r2
 800fc0a:	005b      	lsls	r3, r3, #1
 800fc0c:	4413      	add	r3, r2
 800fc0e:	00db      	lsls	r3, r3, #3
 800fc10:	440b      	add	r3, r1
 800fc12:	3314      	adds	r3, #20
 800fc14:	2203      	movs	r2, #3
 800fc16:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	f103 012a 	add.w	r1, r3, #42	; 0x2a
 800fc1e:	79fa      	ldrb	r2, [r7, #7]
 800fc20:	4613      	mov	r3, r2
 800fc22:	005b      	lsls	r3, r3, #1
 800fc24:	4413      	add	r3, r2
 800fc26:	00db      	lsls	r3, r3, #3
 800fc28:	3308      	adds	r3, #8
 800fc2a:	4a08      	ldr	r2, [pc, #32]	; (800fc4c <etharp_output_to_arp_index+0x124>)
 800fc2c:	4413      	add	r3, r2
 800fc2e:	1d1a      	adds	r2, r3, #4
 800fc30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800fc34:	9300      	str	r3, [sp, #0]
 800fc36:	4613      	mov	r3, r2
 800fc38:	460a      	mov	r2, r1
 800fc3a:	68b9      	ldr	r1, [r7, #8]
 800fc3c:	68f8      	ldr	r0, [r7, #12]
 800fc3e:	f000 fb9b 	bl	8010378 <ethernet_output>
 800fc42:	4603      	mov	r3, r0
}
 800fc44:	4618      	mov	r0, r3
 800fc46:	3710      	adds	r7, #16
 800fc48:	46bd      	mov	sp, r7
 800fc4a:	bd80      	pop	{r7, pc}
 800fc4c:	240047e0 	.word	0x240047e0
 800fc50:	0801d14c 	.word	0x0801d14c
 800fc54:	0801d2d8 	.word	0x0801d2d8
 800fc58:	0801d1e0 	.word	0x0801d1e0

0800fc5c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800fc5c:	b580      	push	{r7, lr}
 800fc5e:	b08a      	sub	sp, #40	; 0x28
 800fc60:	af02      	add	r7, sp, #8
 800fc62:	60f8      	str	r0, [r7, #12]
 800fc64:	60b9      	str	r1, [r7, #8]
 800fc66:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d106      	bne.n	800fc80 <etharp_output+0x24>
 800fc72:	4b73      	ldr	r3, [pc, #460]	; (800fe40 <etharp_output+0x1e4>)
 800fc74:	f240 321e 	movw	r2, #798	; 0x31e
 800fc78:	4972      	ldr	r1, [pc, #456]	; (800fe44 <etharp_output+0x1e8>)
 800fc7a:	4873      	ldr	r0, [pc, #460]	; (800fe48 <etharp_output+0x1ec>)
 800fc7c:	f00a ff74 	bl	801ab68 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800fc80:	68bb      	ldr	r3, [r7, #8]
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d106      	bne.n	800fc94 <etharp_output+0x38>
 800fc86:	4b6e      	ldr	r3, [pc, #440]	; (800fe40 <etharp_output+0x1e4>)
 800fc88:	f240 321f 	movw	r2, #799	; 0x31f
 800fc8c:	496f      	ldr	r1, [pc, #444]	; (800fe4c <etharp_output+0x1f0>)
 800fc8e:	486e      	ldr	r0, [pc, #440]	; (800fe48 <etharp_output+0x1ec>)
 800fc90:	f00a ff6a 	bl	801ab68 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d106      	bne.n	800fca8 <etharp_output+0x4c>
 800fc9a:	4b69      	ldr	r3, [pc, #420]	; (800fe40 <etharp_output+0x1e4>)
 800fc9c:	f44f 7248 	mov.w	r2, #800	; 0x320
 800fca0:	496b      	ldr	r1, [pc, #428]	; (800fe50 <etharp_output+0x1f4>)
 800fca2:	4869      	ldr	r0, [pc, #420]	; (800fe48 <etharp_output+0x1ec>)
 800fca4:	f00a ff60 	bl	801ab68 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	68f9      	ldr	r1, [r7, #12]
 800fcae:	4618      	mov	r0, r3
 800fcb0:	f001 f8e4 	bl	8010e7c <ip4_addr_isbroadcast_u32>
 800fcb4:	4603      	mov	r3, r0
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d002      	beq.n	800fcc0 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800fcba:	4b66      	ldr	r3, [pc, #408]	; (800fe54 <etharp_output+0x1f8>)
 800fcbc:	61fb      	str	r3, [r7, #28]
 800fcbe:	e0af      	b.n	800fe20 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fcc8:	2be0      	cmp	r3, #224	; 0xe0
 800fcca:	d118      	bne.n	800fcfe <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800fccc:	2301      	movs	r3, #1
 800fcce:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800fcd4:	235e      	movs	r3, #94	; 0x5e
 800fcd6:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	3301      	adds	r3, #1
 800fcdc:	781b      	ldrb	r3, [r3, #0]
 800fcde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fce2:	b2db      	uxtb	r3, r3
 800fce4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	3302      	adds	r3, #2
 800fcea:	781b      	ldrb	r3, [r3, #0]
 800fcec:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	3303      	adds	r3, #3
 800fcf2:	781b      	ldrb	r3, [r3, #0]
 800fcf4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800fcf6:	f107 0310 	add.w	r3, r7, #16
 800fcfa:	61fb      	str	r3, [r7, #28]
 800fcfc:	e090      	b.n	800fe20 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	681a      	ldr	r2, [r3, #0]
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	3304      	adds	r3, #4
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	405a      	eors	r2, r3
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	3308      	adds	r3, #8
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	4013      	ands	r3, r2
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d012      	beq.n	800fd3c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800fd1c:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 800fd20:	4293      	cmp	r3, r2
 800fd22:	d00b      	beq.n	800fd3c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	330c      	adds	r3, #12
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d003      	beq.n	800fd36 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	330c      	adds	r3, #12
 800fd32:	61bb      	str	r3, [r7, #24]
 800fd34:	e002      	b.n	800fd3c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800fd36:	f06f 0303 	mvn.w	r3, #3
 800fd3a:	e07d      	b.n	800fe38 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800fd3c:	4b46      	ldr	r3, [pc, #280]	; (800fe58 <etharp_output+0x1fc>)
 800fd3e:	781b      	ldrb	r3, [r3, #0]
 800fd40:	4619      	mov	r1, r3
 800fd42:	4a46      	ldr	r2, [pc, #280]	; (800fe5c <etharp_output+0x200>)
 800fd44:	460b      	mov	r3, r1
 800fd46:	005b      	lsls	r3, r3, #1
 800fd48:	440b      	add	r3, r1
 800fd4a:	00db      	lsls	r3, r3, #3
 800fd4c:	4413      	add	r3, r2
 800fd4e:	3314      	adds	r3, #20
 800fd50:	781b      	ldrb	r3, [r3, #0]
 800fd52:	2b01      	cmp	r3, #1
 800fd54:	d925      	bls.n	800fda2 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 800fd56:	4b40      	ldr	r3, [pc, #256]	; (800fe58 <etharp_output+0x1fc>)
 800fd58:	781b      	ldrb	r3, [r3, #0]
 800fd5a:	4619      	mov	r1, r3
 800fd5c:	4a3f      	ldr	r2, [pc, #252]	; (800fe5c <etharp_output+0x200>)
 800fd5e:	460b      	mov	r3, r1
 800fd60:	005b      	lsls	r3, r3, #1
 800fd62:	440b      	add	r3, r1
 800fd64:	00db      	lsls	r3, r3, #3
 800fd66:	4413      	add	r3, r2
 800fd68:	3308      	adds	r3, #8
 800fd6a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800fd6c:	68fa      	ldr	r2, [r7, #12]
 800fd6e:	429a      	cmp	r2, r3
 800fd70:	d117      	bne.n	800fda2 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800fd72:	69bb      	ldr	r3, [r7, #24]
 800fd74:	681a      	ldr	r2, [r3, #0]
 800fd76:	4b38      	ldr	r3, [pc, #224]	; (800fe58 <etharp_output+0x1fc>)
 800fd78:	781b      	ldrb	r3, [r3, #0]
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	4937      	ldr	r1, [pc, #220]	; (800fe5c <etharp_output+0x200>)
 800fd7e:	4603      	mov	r3, r0
 800fd80:	005b      	lsls	r3, r3, #1
 800fd82:	4403      	add	r3, r0
 800fd84:	00db      	lsls	r3, r3, #3
 800fd86:	440b      	add	r3, r1
 800fd88:	3304      	adds	r3, #4
 800fd8a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 800fd8c:	429a      	cmp	r2, r3
 800fd8e:	d108      	bne.n	800fda2 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800fd90:	4b31      	ldr	r3, [pc, #196]	; (800fe58 <etharp_output+0x1fc>)
 800fd92:	781b      	ldrb	r3, [r3, #0]
 800fd94:	461a      	mov	r2, r3
 800fd96:	68b9      	ldr	r1, [r7, #8]
 800fd98:	68f8      	ldr	r0, [r7, #12]
 800fd9a:	f7ff fec5 	bl	800fb28 <etharp_output_to_arp_index>
 800fd9e:	4603      	mov	r3, r0
 800fda0:	e04a      	b.n	800fe38 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800fda2:	2300      	movs	r3, #0
 800fda4:	75fb      	strb	r3, [r7, #23]
 800fda6:	e031      	b.n	800fe0c <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800fda8:	7dfa      	ldrb	r2, [r7, #23]
 800fdaa:	492c      	ldr	r1, [pc, #176]	; (800fe5c <etharp_output+0x200>)
 800fdac:	4613      	mov	r3, r2
 800fdae:	005b      	lsls	r3, r3, #1
 800fdb0:	4413      	add	r3, r2
 800fdb2:	00db      	lsls	r3, r3, #3
 800fdb4:	440b      	add	r3, r1
 800fdb6:	3314      	adds	r3, #20
 800fdb8:	781b      	ldrb	r3, [r3, #0]
 800fdba:	2b01      	cmp	r3, #1
 800fdbc:	d923      	bls.n	800fe06 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 800fdbe:	7dfa      	ldrb	r2, [r7, #23]
 800fdc0:	4926      	ldr	r1, [pc, #152]	; (800fe5c <etharp_output+0x200>)
 800fdc2:	4613      	mov	r3, r2
 800fdc4:	005b      	lsls	r3, r3, #1
 800fdc6:	4413      	add	r3, r2
 800fdc8:	00db      	lsls	r3, r3, #3
 800fdca:	440b      	add	r3, r1
 800fdcc:	3308      	adds	r3, #8
 800fdce:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800fdd0:	68fa      	ldr	r2, [r7, #12]
 800fdd2:	429a      	cmp	r2, r3
 800fdd4:	d117      	bne.n	800fe06 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800fdd6:	69bb      	ldr	r3, [r7, #24]
 800fdd8:	6819      	ldr	r1, [r3, #0]
 800fdda:	7dfa      	ldrb	r2, [r7, #23]
 800fddc:	481f      	ldr	r0, [pc, #124]	; (800fe5c <etharp_output+0x200>)
 800fdde:	4613      	mov	r3, r2
 800fde0:	005b      	lsls	r3, r3, #1
 800fde2:	4413      	add	r3, r2
 800fde4:	00db      	lsls	r3, r3, #3
 800fde6:	4403      	add	r3, r0
 800fde8:	3304      	adds	r3, #4
 800fdea:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 800fdec:	4299      	cmp	r1, r3
 800fdee:	d10a      	bne.n	800fe06 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 800fdf0:	4a19      	ldr	r2, [pc, #100]	; (800fe58 <etharp_output+0x1fc>)
 800fdf2:	7dfb      	ldrb	r3, [r7, #23]
 800fdf4:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800fdf6:	7dfb      	ldrb	r3, [r7, #23]
 800fdf8:	461a      	mov	r2, r3
 800fdfa:	68b9      	ldr	r1, [r7, #8]
 800fdfc:	68f8      	ldr	r0, [r7, #12]
 800fdfe:	f7ff fe93 	bl	800fb28 <etharp_output_to_arp_index>
 800fe02:	4603      	mov	r3, r0
 800fe04:	e018      	b.n	800fe38 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800fe06:	7dfb      	ldrb	r3, [r7, #23]
 800fe08:	3301      	adds	r3, #1
 800fe0a:	75fb      	strb	r3, [r7, #23]
 800fe0c:	7dfb      	ldrb	r3, [r7, #23]
 800fe0e:	2b09      	cmp	r3, #9
 800fe10:	d9ca      	bls.n	800fda8 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800fe12:	68ba      	ldr	r2, [r7, #8]
 800fe14:	69b9      	ldr	r1, [r7, #24]
 800fe16:	68f8      	ldr	r0, [r7, #12]
 800fe18:	f000 f822 	bl	800fe60 <etharp_query>
 800fe1c:	4603      	mov	r3, r0
 800fe1e:	e00b      	b.n	800fe38 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 800fe26:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800fe2a:	9300      	str	r3, [sp, #0]
 800fe2c:	69fb      	ldr	r3, [r7, #28]
 800fe2e:	68b9      	ldr	r1, [r7, #8]
 800fe30:	68f8      	ldr	r0, [r7, #12]
 800fe32:	f000 faa1 	bl	8010378 <ethernet_output>
 800fe36:	4603      	mov	r3, r0
}
 800fe38:	4618      	mov	r0, r3
 800fe3a:	3720      	adds	r7, #32
 800fe3c:	46bd      	mov	sp, r7
 800fe3e:	bd80      	pop	{r7, pc}
 800fe40:	0801d14c 	.word	0x0801d14c
 800fe44:	0801d2b8 	.word	0x0801d2b8
 800fe48:	0801d1e0 	.word	0x0801d1e0
 800fe4c:	0801d308 	.word	0x0801d308
 800fe50:	0801d2a8 	.word	0x0801d2a8
 800fe54:	0801fe4c 	.word	0x0801fe4c
 800fe58:	240048d0 	.word	0x240048d0
 800fe5c:	240047e0 	.word	0x240047e0

0800fe60 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b08c      	sub	sp, #48	; 0x30
 800fe64:	af02      	add	r7, sp, #8
 800fe66:	60f8      	str	r0, [r7, #12]
 800fe68:	60b9      	str	r1, [r7, #8]
 800fe6a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	332a      	adds	r3, #42	; 0x2a
 800fe70:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800fe72:	23ff      	movs	r3, #255	; 0xff
 800fe74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 800fe78:	2300      	movs	r3, #0
 800fe7a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800fe7c:	68bb      	ldr	r3, [r7, #8]
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	68f9      	ldr	r1, [r7, #12]
 800fe82:	4618      	mov	r0, r3
 800fe84:	f000 fffa 	bl	8010e7c <ip4_addr_isbroadcast_u32>
 800fe88:	4603      	mov	r3, r0
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d10c      	bne.n	800fea8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800fe8e:	68bb      	ldr	r3, [r7, #8]
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800fe96:	2be0      	cmp	r3, #224	; 0xe0
 800fe98:	d006      	beq.n	800fea8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800fe9a:	68bb      	ldr	r3, [r7, #8]
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	d003      	beq.n	800fea8 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800fea0:	68bb      	ldr	r3, [r7, #8]
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d102      	bne.n	800feae <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800fea8:	f06f 030f 	mvn.w	r3, #15
 800feac:	e102      	b.n	80100b4 <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800feae:	68fa      	ldr	r2, [r7, #12]
 800feb0:	2101      	movs	r1, #1
 800feb2:	68b8      	ldr	r0, [r7, #8]
 800feb4:	f7ff fb5c 	bl	800f570 <etharp_find_entry>
 800feb8:	4603      	mov	r3, r0
 800feba:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 800febc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	da02      	bge.n	800feca <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 800fec4:	8a7b      	ldrh	r3, [r7, #18]
 800fec6:	b25b      	sxtb	r3, r3
 800fec8:	e0f4      	b.n	80100b4 <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 800feca:	8a7b      	ldrh	r3, [r7, #18]
 800fecc:	2b7e      	cmp	r3, #126	; 0x7e
 800fece:	d906      	bls.n	800fede <etharp_query+0x7e>
 800fed0:	4b7a      	ldr	r3, [pc, #488]	; (80100bc <etharp_query+0x25c>)
 800fed2:	f240 32c1 	movw	r2, #961	; 0x3c1
 800fed6:	497a      	ldr	r1, [pc, #488]	; (80100c0 <etharp_query+0x260>)
 800fed8:	487a      	ldr	r0, [pc, #488]	; (80100c4 <etharp_query+0x264>)
 800feda:	f00a fe45 	bl	801ab68 <iprintf>
  i = (netif_addr_idx_t)i_err;
 800fede:	8a7b      	ldrh	r3, [r7, #18]
 800fee0:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800fee2:	7c7a      	ldrb	r2, [r7, #17]
 800fee4:	4978      	ldr	r1, [pc, #480]	; (80100c8 <etharp_query+0x268>)
 800fee6:	4613      	mov	r3, r2
 800fee8:	005b      	lsls	r3, r3, #1
 800feea:	4413      	add	r3, r2
 800feec:	00db      	lsls	r3, r3, #3
 800feee:	440b      	add	r3, r1
 800fef0:	3314      	adds	r3, #20
 800fef2:	781b      	ldrb	r3, [r3, #0]
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d115      	bne.n	800ff24 <etharp_query+0xc4>
    is_new_entry = 1;
 800fef8:	2301      	movs	r3, #1
 800fefa:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800fefc:	7c7a      	ldrb	r2, [r7, #17]
 800fefe:	4972      	ldr	r1, [pc, #456]	; (80100c8 <etharp_query+0x268>)
 800ff00:	4613      	mov	r3, r2
 800ff02:	005b      	lsls	r3, r3, #1
 800ff04:	4413      	add	r3, r2
 800ff06:	00db      	lsls	r3, r3, #3
 800ff08:	440b      	add	r3, r1
 800ff0a:	3314      	adds	r3, #20
 800ff0c:	2201      	movs	r2, #1
 800ff0e:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800ff10:	7c7a      	ldrb	r2, [r7, #17]
 800ff12:	496d      	ldr	r1, [pc, #436]	; (80100c8 <etharp_query+0x268>)
 800ff14:	4613      	mov	r3, r2
 800ff16:	005b      	lsls	r3, r3, #1
 800ff18:	4413      	add	r3, r2
 800ff1a:	00db      	lsls	r3, r3, #3
 800ff1c:	440b      	add	r3, r1
 800ff1e:	3308      	adds	r3, #8
 800ff20:	68fa      	ldr	r2, [r7, #12]
 800ff22:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800ff24:	7c7a      	ldrb	r2, [r7, #17]
 800ff26:	4968      	ldr	r1, [pc, #416]	; (80100c8 <etharp_query+0x268>)
 800ff28:	4613      	mov	r3, r2
 800ff2a:	005b      	lsls	r3, r3, #1
 800ff2c:	4413      	add	r3, r2
 800ff2e:	00db      	lsls	r3, r3, #3
 800ff30:	440b      	add	r3, r1
 800ff32:	3314      	adds	r3, #20
 800ff34:	781b      	ldrb	r3, [r3, #0]
 800ff36:	2b01      	cmp	r3, #1
 800ff38:	d011      	beq.n	800ff5e <etharp_query+0xfe>
 800ff3a:	7c7a      	ldrb	r2, [r7, #17]
 800ff3c:	4962      	ldr	r1, [pc, #392]	; (80100c8 <etharp_query+0x268>)
 800ff3e:	4613      	mov	r3, r2
 800ff40:	005b      	lsls	r3, r3, #1
 800ff42:	4413      	add	r3, r2
 800ff44:	00db      	lsls	r3, r3, #3
 800ff46:	440b      	add	r3, r1
 800ff48:	3314      	adds	r3, #20
 800ff4a:	781b      	ldrb	r3, [r3, #0]
 800ff4c:	2b01      	cmp	r3, #1
 800ff4e:	d806      	bhi.n	800ff5e <etharp_query+0xfe>
 800ff50:	4b5a      	ldr	r3, [pc, #360]	; (80100bc <etharp_query+0x25c>)
 800ff52:	f240 32cf 	movw	r2, #975	; 0x3cf
 800ff56:	495d      	ldr	r1, [pc, #372]	; (80100cc <etharp_query+0x26c>)
 800ff58:	485a      	ldr	r0, [pc, #360]	; (80100c4 <etharp_query+0x264>)
 800ff5a:	f00a fe05 	bl	801ab68 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800ff5e:	6a3b      	ldr	r3, [r7, #32]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d102      	bne.n	800ff6a <etharp_query+0x10a>
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d10c      	bne.n	800ff84 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800ff6a:	68b9      	ldr	r1, [r7, #8]
 800ff6c:	68f8      	ldr	r0, [r7, #12]
 800ff6e:	f000 f963 	bl	8010238 <etharp_request>
 800ff72:	4603      	mov	r3, r0
 800ff74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d102      	bne.n	800ff84 <etharp_query+0x124>
      return result;
 800ff7e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ff82:	e097      	b.n	80100b4 <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d106      	bne.n	800ff98 <etharp_query+0x138>
 800ff8a:	4b4c      	ldr	r3, [pc, #304]	; (80100bc <etharp_query+0x25c>)
 800ff8c:	f240 32e1 	movw	r2, #993	; 0x3e1
 800ff90:	494f      	ldr	r1, [pc, #316]	; (80100d0 <etharp_query+0x270>)
 800ff92:	484c      	ldr	r0, [pc, #304]	; (80100c4 <etharp_query+0x264>)
 800ff94:	f00a fde8 	bl	801ab68 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800ff98:	7c7a      	ldrb	r2, [r7, #17]
 800ff9a:	494b      	ldr	r1, [pc, #300]	; (80100c8 <etharp_query+0x268>)
 800ff9c:	4613      	mov	r3, r2
 800ff9e:	005b      	lsls	r3, r3, #1
 800ffa0:	4413      	add	r3, r2
 800ffa2:	00db      	lsls	r3, r3, #3
 800ffa4:	440b      	add	r3, r1
 800ffa6:	3314      	adds	r3, #20
 800ffa8:	781b      	ldrb	r3, [r3, #0]
 800ffaa:	2b01      	cmp	r3, #1
 800ffac:	d918      	bls.n	800ffe0 <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 800ffae:	4a49      	ldr	r2, [pc, #292]	; (80100d4 <etharp_query+0x274>)
 800ffb0:	7c7b      	ldrb	r3, [r7, #17]
 800ffb2:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800ffb4:	7c7a      	ldrb	r2, [r7, #17]
 800ffb6:	4613      	mov	r3, r2
 800ffb8:	005b      	lsls	r3, r3, #1
 800ffba:	4413      	add	r3, r2
 800ffbc:	00db      	lsls	r3, r3, #3
 800ffbe:	3308      	adds	r3, #8
 800ffc0:	4a41      	ldr	r2, [pc, #260]	; (80100c8 <etharp_query+0x268>)
 800ffc2:	4413      	add	r3, r2
 800ffc4:	1d1a      	adds	r2, r3, #4
 800ffc6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ffca:	9300      	str	r3, [sp, #0]
 800ffcc:	4613      	mov	r3, r2
 800ffce:	697a      	ldr	r2, [r7, #20]
 800ffd0:	6879      	ldr	r1, [r7, #4]
 800ffd2:	68f8      	ldr	r0, [r7, #12]
 800ffd4:	f000 f9d0 	bl	8010378 <ethernet_output>
 800ffd8:	4603      	mov	r3, r0
 800ffda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ffde:	e067      	b.n	80100b0 <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800ffe0:	7c7a      	ldrb	r2, [r7, #17]
 800ffe2:	4939      	ldr	r1, [pc, #228]	; (80100c8 <etharp_query+0x268>)
 800ffe4:	4613      	mov	r3, r2
 800ffe6:	005b      	lsls	r3, r3, #1
 800ffe8:	4413      	add	r3, r2
 800ffea:	00db      	lsls	r3, r3, #3
 800ffec:	440b      	add	r3, r1
 800ffee:	3314      	adds	r3, #20
 800fff0:	781b      	ldrb	r3, [r3, #0]
 800fff2:	2b01      	cmp	r3, #1
 800fff4:	d15c      	bne.n	80100b0 <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800fff6:	2300      	movs	r3, #0
 800fff8:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	61fb      	str	r3, [r7, #28]
    while (p) {
 800fffe:	e01c      	b.n	801003a <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8010000:	69fb      	ldr	r3, [r7, #28]
 8010002:	895a      	ldrh	r2, [r3, #10]
 8010004:	69fb      	ldr	r3, [r7, #28]
 8010006:	891b      	ldrh	r3, [r3, #8]
 8010008:	429a      	cmp	r2, r3
 801000a:	d10a      	bne.n	8010022 <etharp_query+0x1c2>
 801000c:	69fb      	ldr	r3, [r7, #28]
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	2b00      	cmp	r3, #0
 8010012:	d006      	beq.n	8010022 <etharp_query+0x1c2>
 8010014:	4b29      	ldr	r3, [pc, #164]	; (80100bc <etharp_query+0x25c>)
 8010016:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801001a:	492f      	ldr	r1, [pc, #188]	; (80100d8 <etharp_query+0x278>)
 801001c:	4829      	ldr	r0, [pc, #164]	; (80100c4 <etharp_query+0x264>)
 801001e:	f00a fda3 	bl	801ab68 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8010022:	69fb      	ldr	r3, [r7, #28]
 8010024:	7b1b      	ldrb	r3, [r3, #12]
 8010026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801002a:	2b00      	cmp	r3, #0
 801002c:	d002      	beq.n	8010034 <etharp_query+0x1d4>
        copy_needed = 1;
 801002e:	2301      	movs	r3, #1
 8010030:	61bb      	str	r3, [r7, #24]
        break;
 8010032:	e005      	b.n	8010040 <etharp_query+0x1e0>
      }
      p = p->next;
 8010034:	69fb      	ldr	r3, [r7, #28]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	61fb      	str	r3, [r7, #28]
    while (p) {
 801003a:	69fb      	ldr	r3, [r7, #28]
 801003c:	2b00      	cmp	r3, #0
 801003e:	d1df      	bne.n	8010000 <etharp_query+0x1a0>
    }
    if (copy_needed) {
 8010040:	69bb      	ldr	r3, [r7, #24]
 8010042:	2b00      	cmp	r3, #0
 8010044:	d007      	beq.n	8010056 <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8010046:	687a      	ldr	r2, [r7, #4]
 8010048:	f44f 7120 	mov.w	r1, #640	; 0x280
 801004c:	200e      	movs	r0, #14
 801004e:	f003 fbc3 	bl	80137d8 <pbuf_clone>
 8010052:	61f8      	str	r0, [r7, #28]
 8010054:	e004      	b.n	8010060 <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801005a:	69f8      	ldr	r0, [r7, #28]
 801005c:	f003 f9ea 	bl	8013434 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8010060:	69fb      	ldr	r3, [r7, #28]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d021      	beq.n	80100aa <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8010066:	7c7a      	ldrb	r2, [r7, #17]
 8010068:	4917      	ldr	r1, [pc, #92]	; (80100c8 <etharp_query+0x268>)
 801006a:	4613      	mov	r3, r2
 801006c:	005b      	lsls	r3, r3, #1
 801006e:	4413      	add	r3, r2
 8010070:	00db      	lsls	r3, r3, #3
 8010072:	440b      	add	r3, r1
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	2b00      	cmp	r3, #0
 8010078:	d00a      	beq.n	8010090 <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801007a:	7c7a      	ldrb	r2, [r7, #17]
 801007c:	4912      	ldr	r1, [pc, #72]	; (80100c8 <etharp_query+0x268>)
 801007e:	4613      	mov	r3, r2
 8010080:	005b      	lsls	r3, r3, #1
 8010082:	4413      	add	r3, r2
 8010084:	00db      	lsls	r3, r3, #3
 8010086:	440b      	add	r3, r1
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	4618      	mov	r0, r3
 801008c:	f003 f92c 	bl	80132e8 <pbuf_free>
      }
      arp_table[i].q = p;
 8010090:	7c7a      	ldrb	r2, [r7, #17]
 8010092:	490d      	ldr	r1, [pc, #52]	; (80100c8 <etharp_query+0x268>)
 8010094:	4613      	mov	r3, r2
 8010096:	005b      	lsls	r3, r3, #1
 8010098:	4413      	add	r3, r2
 801009a:	00db      	lsls	r3, r3, #3
 801009c:	440b      	add	r3, r1
 801009e:	69fa      	ldr	r2, [r7, #28]
 80100a0:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80100a2:	2300      	movs	r3, #0
 80100a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80100a8:	e002      	b.n	80100b0 <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80100aa:	23ff      	movs	r3, #255	; 0xff
 80100ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80100b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80100b4:	4618      	mov	r0, r3
 80100b6:	3728      	adds	r7, #40	; 0x28
 80100b8:	46bd      	mov	sp, r7
 80100ba:	bd80      	pop	{r7, pc}
 80100bc:	0801d14c 	.word	0x0801d14c
 80100c0:	0801d314 	.word	0x0801d314
 80100c4:	0801d1e0 	.word	0x0801d1e0
 80100c8:	240047e0 	.word	0x240047e0
 80100cc:	0801d324 	.word	0x0801d324
 80100d0:	0801d308 	.word	0x0801d308
 80100d4:	240048d0 	.word	0x240048d0
 80100d8:	0801d34c 	.word	0x0801d34c

080100dc <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80100dc:	b580      	push	{r7, lr}
 80100de:	b08a      	sub	sp, #40	; 0x28
 80100e0:	af02      	add	r7, sp, #8
 80100e2:	60f8      	str	r0, [r7, #12]
 80100e4:	60b9      	str	r1, [r7, #8]
 80100e6:	607a      	str	r2, [r7, #4]
 80100e8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80100ea:	2300      	movs	r3, #0
 80100ec:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d106      	bne.n	8010102 <etharp_raw+0x26>
 80100f4:	4b3a      	ldr	r3, [pc, #232]	; (80101e0 <etharp_raw+0x104>)
 80100f6:	f240 4257 	movw	r2, #1111	; 0x457
 80100fa:	493a      	ldr	r1, [pc, #232]	; (80101e4 <etharp_raw+0x108>)
 80100fc:	483a      	ldr	r0, [pc, #232]	; (80101e8 <etharp_raw+0x10c>)
 80100fe:	f00a fd33 	bl	801ab68 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8010102:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010106:	211c      	movs	r1, #28
 8010108:	200e      	movs	r0, #14
 801010a:	f002 fe0d 	bl	8012d28 <pbuf_alloc>
 801010e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8010110:	69bb      	ldr	r3, [r7, #24]
 8010112:	2b00      	cmp	r3, #0
 8010114:	d102      	bne.n	801011c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8010116:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801011a:	e05d      	b.n	80101d8 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801011c:	69bb      	ldr	r3, [r7, #24]
 801011e:	895b      	ldrh	r3, [r3, #10]
 8010120:	2b1b      	cmp	r3, #27
 8010122:	d806      	bhi.n	8010132 <etharp_raw+0x56>
 8010124:	4b2e      	ldr	r3, [pc, #184]	; (80101e0 <etharp_raw+0x104>)
 8010126:	f240 4263 	movw	r2, #1123	; 0x463
 801012a:	4930      	ldr	r1, [pc, #192]	; (80101ec <etharp_raw+0x110>)
 801012c:	482e      	ldr	r0, [pc, #184]	; (80101e8 <etharp_raw+0x10c>)
 801012e:	f00a fd1b 	bl	801ab68 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8010132:	69bb      	ldr	r3, [r7, #24]
 8010134:	685b      	ldr	r3, [r3, #4]
 8010136:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8010138:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801013a:	4618      	mov	r0, r3
 801013c:	f7fd fa6c 	bl	800d618 <lwip_htons>
 8010140:	4603      	mov	r3, r0
 8010142:	461a      	mov	r2, r3
 8010144:	697b      	ldr	r3, [r7, #20]
 8010146:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801014e:	2b06      	cmp	r3, #6
 8010150:	d006      	beq.n	8010160 <etharp_raw+0x84>
 8010152:	4b23      	ldr	r3, [pc, #140]	; (80101e0 <etharp_raw+0x104>)
 8010154:	f240 426a 	movw	r2, #1130	; 0x46a
 8010158:	4925      	ldr	r1, [pc, #148]	; (80101f0 <etharp_raw+0x114>)
 801015a:	4823      	ldr	r0, [pc, #140]	; (80101e8 <etharp_raw+0x10c>)
 801015c:	f00a fd04 	bl	801ab68 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8010160:	697b      	ldr	r3, [r7, #20]
 8010162:	3308      	adds	r3, #8
 8010164:	2206      	movs	r2, #6
 8010166:	6839      	ldr	r1, [r7, #0]
 8010168:	4618      	mov	r0, r3
 801016a:	f00a f896 	bl	801a29a <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801016e:	697b      	ldr	r3, [r7, #20]
 8010170:	3312      	adds	r3, #18
 8010172:	2206      	movs	r2, #6
 8010174:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010176:	4618      	mov	r0, r3
 8010178:	f00a f88f 	bl	801a29a <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801017c:	697b      	ldr	r3, [r7, #20]
 801017e:	330e      	adds	r3, #14
 8010180:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010182:	6812      	ldr	r2, [r2, #0]
 8010184:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8010186:	697b      	ldr	r3, [r7, #20]
 8010188:	3318      	adds	r3, #24
 801018a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801018c:	6812      	ldr	r2, [r2, #0]
 801018e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8010190:	697b      	ldr	r3, [r7, #20]
 8010192:	2200      	movs	r2, #0
 8010194:	701a      	strb	r2, [r3, #0]
 8010196:	2200      	movs	r2, #0
 8010198:	f042 0201 	orr.w	r2, r2, #1
 801019c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801019e:	697b      	ldr	r3, [r7, #20]
 80101a0:	2200      	movs	r2, #0
 80101a2:	f042 0208 	orr.w	r2, r2, #8
 80101a6:	709a      	strb	r2, [r3, #2]
 80101a8:	2200      	movs	r2, #0
 80101aa:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80101ac:	697b      	ldr	r3, [r7, #20]
 80101ae:	2206      	movs	r2, #6
 80101b0:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80101b2:	697b      	ldr	r3, [r7, #20]
 80101b4:	2204      	movs	r2, #4
 80101b6:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80101b8:	f640 0306 	movw	r3, #2054	; 0x806
 80101bc:	9300      	str	r3, [sp, #0]
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	68ba      	ldr	r2, [r7, #8]
 80101c2:	69b9      	ldr	r1, [r7, #24]
 80101c4:	68f8      	ldr	r0, [r7, #12]
 80101c6:	f000 f8d7 	bl	8010378 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80101ca:	69b8      	ldr	r0, [r7, #24]
 80101cc:	f003 f88c 	bl	80132e8 <pbuf_free>
  p = NULL;
 80101d0:	2300      	movs	r3, #0
 80101d2:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80101d4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80101d8:	4618      	mov	r0, r3
 80101da:	3720      	adds	r7, #32
 80101dc:	46bd      	mov	sp, r7
 80101de:	bd80      	pop	{r7, pc}
 80101e0:	0801d14c 	.word	0x0801d14c
 80101e4:	0801d2b8 	.word	0x0801d2b8
 80101e8:	0801d1e0 	.word	0x0801d1e0
 80101ec:	0801d368 	.word	0x0801d368
 80101f0:	0801d39c 	.word	0x0801d39c

080101f4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80101f4:	b580      	push	{r7, lr}
 80101f6:	b088      	sub	sp, #32
 80101f8:	af04      	add	r7, sp, #16
 80101fa:	60f8      	str	r0, [r7, #12]
 80101fc:	60b9      	str	r1, [r7, #8]
 80101fe:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	f103 012a 	add.w	r1, r3, #42	; 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8010206:	68fb      	ldr	r3, [r7, #12]
 8010208:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010210:	2201      	movs	r2, #1
 8010212:	9203      	str	r2, [sp, #12]
 8010214:	68ba      	ldr	r2, [r7, #8]
 8010216:	9202      	str	r2, [sp, #8]
 8010218:	4a06      	ldr	r2, [pc, #24]	; (8010234 <etharp_request_dst+0x40>)
 801021a:	9201      	str	r2, [sp, #4]
 801021c:	9300      	str	r3, [sp, #0]
 801021e:	4603      	mov	r3, r0
 8010220:	687a      	ldr	r2, [r7, #4]
 8010222:	68f8      	ldr	r0, [r7, #12]
 8010224:	f7ff ff5a 	bl	80100dc <etharp_raw>
 8010228:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801022a:	4618      	mov	r0, r3
 801022c:	3710      	adds	r7, #16
 801022e:	46bd      	mov	sp, r7
 8010230:	bd80      	pop	{r7, pc}
 8010232:	bf00      	nop
 8010234:	0801fe54 	.word	0x0801fe54

08010238 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8010238:	b580      	push	{r7, lr}
 801023a:	b082      	sub	sp, #8
 801023c:	af00      	add	r7, sp, #0
 801023e:	6078      	str	r0, [r7, #4]
 8010240:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8010242:	4a05      	ldr	r2, [pc, #20]	; (8010258 <etharp_request+0x20>)
 8010244:	6839      	ldr	r1, [r7, #0]
 8010246:	6878      	ldr	r0, [r7, #4]
 8010248:	f7ff ffd4 	bl	80101f4 <etharp_request_dst>
 801024c:	4603      	mov	r3, r0
}
 801024e:	4618      	mov	r0, r3
 8010250:	3708      	adds	r7, #8
 8010252:	46bd      	mov	sp, r7
 8010254:	bd80      	pop	{r7, pc}
 8010256:	bf00      	nop
 8010258:	0801fe4c 	.word	0x0801fe4c

0801025c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801025c:	b580      	push	{r7, lr}
 801025e:	b086      	sub	sp, #24
 8010260:	af00      	add	r7, sp, #0
 8010262:	6078      	str	r0, [r7, #4]
 8010264:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8010266:	230e      	movs	r3, #14
 8010268:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	895b      	ldrh	r3, [r3, #10]
 801026e:	2b0e      	cmp	r3, #14
 8010270:	d96e      	bls.n	8010350 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	7bdb      	ldrb	r3, [r3, #15]
 8010276:	2b00      	cmp	r3, #0
 8010278:	d106      	bne.n	8010288 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801027a:	683b      	ldr	r3, [r7, #0]
 801027c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010280:	3301      	adds	r3, #1
 8010282:	b2da      	uxtb	r2, r3
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	685b      	ldr	r3, [r3, #4]
 801028c:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801028e:	693b      	ldr	r3, [r7, #16]
 8010290:	7b1a      	ldrb	r2, [r3, #12]
 8010292:	7b5b      	ldrb	r3, [r3, #13]
 8010294:	021b      	lsls	r3, r3, #8
 8010296:	4313      	orrs	r3, r2
 8010298:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801029a:	693b      	ldr	r3, [r7, #16]
 801029c:	781b      	ldrb	r3, [r3, #0]
 801029e:	f003 0301 	and.w	r3, r3, #1
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d023      	beq.n	80102ee <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80102a6:	693b      	ldr	r3, [r7, #16]
 80102a8:	781b      	ldrb	r3, [r3, #0]
 80102aa:	2b01      	cmp	r3, #1
 80102ac:	d10f      	bne.n	80102ce <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80102ae:	693b      	ldr	r3, [r7, #16]
 80102b0:	785b      	ldrb	r3, [r3, #1]
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d11b      	bne.n	80102ee <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80102b6:	693b      	ldr	r3, [r7, #16]
 80102b8:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80102ba:	2b5e      	cmp	r3, #94	; 0x5e
 80102bc:	d117      	bne.n	80102ee <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	7b5b      	ldrb	r3, [r3, #13]
 80102c2:	f043 0310 	orr.w	r3, r3, #16
 80102c6:	b2da      	uxtb	r2, r3
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	735a      	strb	r2, [r3, #13]
 80102cc:	e00f      	b.n	80102ee <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80102ce:	693b      	ldr	r3, [r7, #16]
 80102d0:	2206      	movs	r2, #6
 80102d2:	4928      	ldr	r1, [pc, #160]	; (8010374 <ethernet_input+0x118>)
 80102d4:	4618      	mov	r0, r3
 80102d6:	f009 ffd1 	bl	801a27c <memcmp>
 80102da:	4603      	mov	r3, r0
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d106      	bne.n	80102ee <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	7b5b      	ldrb	r3, [r3, #13]
 80102e4:	f043 0308 	orr.w	r3, r3, #8
 80102e8:	b2da      	uxtb	r2, r3
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80102ee:	89fb      	ldrh	r3, [r7, #14]
 80102f0:	2b08      	cmp	r3, #8
 80102f2:	d003      	beq.n	80102fc <ethernet_input+0xa0>
 80102f4:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 80102f8:	d014      	beq.n	8010324 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 80102fa:	e032      	b.n	8010362 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80102fc:	683b      	ldr	r3, [r7, #0]
 80102fe:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8010302:	f003 0308 	and.w	r3, r3, #8
 8010306:	2b00      	cmp	r3, #0
 8010308:	d024      	beq.n	8010354 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801030a:	8afb      	ldrh	r3, [r7, #22]
 801030c:	4619      	mov	r1, r3
 801030e:	6878      	ldr	r0, [r7, #4]
 8010310:	f002 ff64 	bl	80131dc <pbuf_remove_header>
 8010314:	4603      	mov	r3, r0
 8010316:	2b00      	cmp	r3, #0
 8010318:	d11e      	bne.n	8010358 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801031a:	6839      	ldr	r1, [r7, #0]
 801031c:	6878      	ldr	r0, [r7, #4]
 801031e:	f000 fb95 	bl	8010a4c <ip4_input>
      break;
 8010322:	e013      	b.n	801034c <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8010324:	683b      	ldr	r3, [r7, #0]
 8010326:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801032a:	f003 0308 	and.w	r3, r3, #8
 801032e:	2b00      	cmp	r3, #0
 8010330:	d014      	beq.n	801035c <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8010332:	8afb      	ldrh	r3, [r7, #22]
 8010334:	4619      	mov	r1, r3
 8010336:	6878      	ldr	r0, [r7, #4]
 8010338:	f002 ff50 	bl	80131dc <pbuf_remove_header>
 801033c:	4603      	mov	r3, r0
 801033e:	2b00      	cmp	r3, #0
 8010340:	d10e      	bne.n	8010360 <ethernet_input+0x104>
        etharp_input(p, netif);
 8010342:	6839      	ldr	r1, [r7, #0]
 8010344:	6878      	ldr	r0, [r7, #4]
 8010346:	f7ff fb61 	bl	800fa0c <etharp_input>
      break;
 801034a:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801034c:	2300      	movs	r3, #0
 801034e:	e00c      	b.n	801036a <ethernet_input+0x10e>
    goto free_and_return;
 8010350:	bf00      	nop
 8010352:	e006      	b.n	8010362 <ethernet_input+0x106>
        goto free_and_return;
 8010354:	bf00      	nop
 8010356:	e004      	b.n	8010362 <ethernet_input+0x106>
        goto free_and_return;
 8010358:	bf00      	nop
 801035a:	e002      	b.n	8010362 <ethernet_input+0x106>
        goto free_and_return;
 801035c:	bf00      	nop
 801035e:	e000      	b.n	8010362 <ethernet_input+0x106>
        goto free_and_return;
 8010360:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8010362:	6878      	ldr	r0, [r7, #4]
 8010364:	f002 ffc0 	bl	80132e8 <pbuf_free>
  return ERR_OK;
 8010368:	2300      	movs	r3, #0
}
 801036a:	4618      	mov	r0, r3
 801036c:	3718      	adds	r7, #24
 801036e:	46bd      	mov	sp, r7
 8010370:	bd80      	pop	{r7, pc}
 8010372:	bf00      	nop
 8010374:	0801fe4c 	.word	0x0801fe4c

08010378 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8010378:	b580      	push	{r7, lr}
 801037a:	b086      	sub	sp, #24
 801037c:	af00      	add	r7, sp, #0
 801037e:	60f8      	str	r0, [r7, #12]
 8010380:	60b9      	str	r1, [r7, #8]
 8010382:	607a      	str	r2, [r7, #4]
 8010384:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8010386:	8c3b      	ldrh	r3, [r7, #32]
 8010388:	4618      	mov	r0, r3
 801038a:	f7fd f945 	bl	800d618 <lwip_htons>
 801038e:	4603      	mov	r3, r0
 8010390:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8010392:	210e      	movs	r1, #14
 8010394:	68b8      	ldr	r0, [r7, #8]
 8010396:	f002 ff11 	bl	80131bc <pbuf_add_header>
 801039a:	4603      	mov	r3, r0
 801039c:	2b00      	cmp	r3, #0
 801039e:	d125      	bne.n	80103ec <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 80103a0:	68bb      	ldr	r3, [r7, #8]
 80103a2:	685b      	ldr	r3, [r3, #4]
 80103a4:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80103a6:	693b      	ldr	r3, [r7, #16]
 80103a8:	8afa      	ldrh	r2, [r7, #22]
 80103aa:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 80103ac:	693b      	ldr	r3, [r7, #16]
 80103ae:	2206      	movs	r2, #6
 80103b0:	6839      	ldr	r1, [r7, #0]
 80103b2:	4618      	mov	r0, r3
 80103b4:	f009 ff71 	bl	801a29a <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 80103b8:	693b      	ldr	r3, [r7, #16]
 80103ba:	3306      	adds	r3, #6
 80103bc:	2206      	movs	r2, #6
 80103be:	6879      	ldr	r1, [r7, #4]
 80103c0:	4618      	mov	r0, r3
 80103c2:	f009 ff6a 	bl	801a29a <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80103c6:	68fb      	ldr	r3, [r7, #12]
 80103c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80103cc:	2b06      	cmp	r3, #6
 80103ce:	d006      	beq.n	80103de <ethernet_output+0x66>
 80103d0:	4b0a      	ldr	r3, [pc, #40]	; (80103fc <ethernet_output+0x84>)
 80103d2:	f240 1233 	movw	r2, #307	; 0x133
 80103d6:	490a      	ldr	r1, [pc, #40]	; (8010400 <ethernet_output+0x88>)
 80103d8:	480a      	ldr	r0, [pc, #40]	; (8010404 <ethernet_output+0x8c>)
 80103da:	f00a fbc5 	bl	801ab68 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	699b      	ldr	r3, [r3, #24]
 80103e2:	68b9      	ldr	r1, [r7, #8]
 80103e4:	68f8      	ldr	r0, [r7, #12]
 80103e6:	4798      	blx	r3
 80103e8:	4603      	mov	r3, r0
 80103ea:	e002      	b.n	80103f2 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 80103ec:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 80103ee:	f06f 0301 	mvn.w	r3, #1
}
 80103f2:	4618      	mov	r0, r3
 80103f4:	3718      	adds	r7, #24
 80103f6:	46bd      	mov	sp, r7
 80103f8:	bd80      	pop	{r7, pc}
 80103fa:	bf00      	nop
 80103fc:	0801d3e0 	.word	0x0801d3e0
 8010400:	0801d434 	.word	0x0801d434
 8010404:	0801d468 	.word	0x0801d468

08010408 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8010408:	b580      	push	{r7, lr}
 801040a:	b08e      	sub	sp, #56	; 0x38
 801040c:	af04      	add	r7, sp, #16
 801040e:	6078      	str	r0, [r7, #4]
 8010410:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8010412:	4b87      	ldr	r3, [pc, #540]	; (8010630 <icmp_input+0x228>)
 8010414:	689b      	ldr	r3, [r3, #8]
 8010416:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8010418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801041a:	781b      	ldrb	r3, [r3, #0]
 801041c:	f003 030f 	and.w	r3, r3, #15
 8010420:	b2db      	uxtb	r3, r3
 8010422:	009b      	lsls	r3, r3, #2
 8010424:	b2db      	uxtb	r3, r3
 8010426:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8010428:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801042a:	2b13      	cmp	r3, #19
 801042c:	f240 80e8 	bls.w	8010600 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	895b      	ldrh	r3, [r3, #10]
 8010434:	2b03      	cmp	r3, #3
 8010436:	f240 80e5 	bls.w	8010604 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	685b      	ldr	r3, [r3, #4]
 801043e:	781b      	ldrb	r3, [r3, #0]
 8010440:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8010444:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8010448:	2b00      	cmp	r3, #0
 801044a:	f000 80d2 	beq.w	80105f2 <icmp_input+0x1ea>
 801044e:	2b08      	cmp	r3, #8
 8010450:	f040 80d2 	bne.w	80105f8 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8010454:	4b77      	ldr	r3, [pc, #476]	; (8010634 <icmp_input+0x22c>)
 8010456:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8010458:	4b75      	ldr	r3, [pc, #468]	; (8010630 <icmp_input+0x228>)
 801045a:	695b      	ldr	r3, [r3, #20]
 801045c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010460:	2be0      	cmp	r3, #224	; 0xe0
 8010462:	f000 80d6 	beq.w	8010612 <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8010466:	4b72      	ldr	r3, [pc, #456]	; (8010630 <icmp_input+0x228>)
 8010468:	695a      	ldr	r2, [r3, #20]
 801046a:	4b71      	ldr	r3, [pc, #452]	; (8010630 <icmp_input+0x228>)
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	4619      	mov	r1, r3
 8010470:	4610      	mov	r0, r2
 8010472:	f000 fd03 	bl	8010e7c <ip4_addr_isbroadcast_u32>
 8010476:	4603      	mov	r3, r0
 8010478:	2b00      	cmp	r3, #0
 801047a:	f040 80cc 	bne.w	8010616 <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	891b      	ldrh	r3, [r3, #8]
 8010482:	2b07      	cmp	r3, #7
 8010484:	f240 80c0 	bls.w	8010608 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8010488:	6878      	ldr	r0, [r7, #4]
 801048a:	f000 f9e0 	bl	801084e <inet_chksum_pbuf>
 801048e:	4603      	mov	r3, r0
 8010490:	2b00      	cmp	r3, #0
 8010492:	d003      	beq.n	801049c <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 8010494:	6878      	ldr	r0, [r7, #4]
 8010496:	f002 ff27 	bl	80132e8 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 801049a:	e0c5      	b.n	8010628 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801049c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801049e:	330e      	adds	r3, #14
 80104a0:	4619      	mov	r1, r3
 80104a2:	6878      	ldr	r0, [r7, #4]
 80104a4:	f002 fe8a 	bl	80131bc <pbuf_add_header>
 80104a8:	4603      	mov	r3, r0
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d04b      	beq.n	8010546 <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	891a      	ldrh	r2, [r3, #8]
 80104b2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80104b4:	4413      	add	r3, r2
 80104b6:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	891b      	ldrh	r3, [r3, #8]
 80104bc:	8b7a      	ldrh	r2, [r7, #26]
 80104be:	429a      	cmp	r2, r3
 80104c0:	f0c0 80ab 	bcc.w	801061a <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80104c4:	8b7b      	ldrh	r3, [r7, #26]
 80104c6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80104ca:	4619      	mov	r1, r3
 80104cc:	200e      	movs	r0, #14
 80104ce:	f002 fc2b 	bl	8012d28 <pbuf_alloc>
 80104d2:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80104d4:	697b      	ldr	r3, [r7, #20]
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	f000 80a1 	beq.w	801061e <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80104dc:	697b      	ldr	r3, [r7, #20]
 80104de:	895b      	ldrh	r3, [r3, #10]
 80104e0:	461a      	mov	r2, r3
 80104e2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80104e4:	3308      	adds	r3, #8
 80104e6:	429a      	cmp	r2, r3
 80104e8:	d203      	bcs.n	80104f2 <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80104ea:	6978      	ldr	r0, [r7, #20]
 80104ec:	f002 fefc 	bl	80132e8 <pbuf_free>
          goto icmperr;
 80104f0:	e096      	b.n	8010620 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80104f2:	697b      	ldr	r3, [r7, #20]
 80104f4:	685b      	ldr	r3, [r3, #4]
 80104f6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80104f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80104fa:	4618      	mov	r0, r3
 80104fc:	f009 fecd 	bl	801a29a <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8010500:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010502:	4619      	mov	r1, r3
 8010504:	6978      	ldr	r0, [r7, #20]
 8010506:	f002 fe69 	bl	80131dc <pbuf_remove_header>
 801050a:	4603      	mov	r3, r0
 801050c:	2b00      	cmp	r3, #0
 801050e:	d009      	beq.n	8010524 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8010510:	4b49      	ldr	r3, [pc, #292]	; (8010638 <icmp_input+0x230>)
 8010512:	22b6      	movs	r2, #182	; 0xb6
 8010514:	4949      	ldr	r1, [pc, #292]	; (801063c <icmp_input+0x234>)
 8010516:	484a      	ldr	r0, [pc, #296]	; (8010640 <icmp_input+0x238>)
 8010518:	f00a fb26 	bl	801ab68 <iprintf>
          pbuf_free(r);
 801051c:	6978      	ldr	r0, [r7, #20]
 801051e:	f002 fee3 	bl	80132e8 <pbuf_free>
          goto icmperr;
 8010522:	e07d      	b.n	8010620 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8010524:	6879      	ldr	r1, [r7, #4]
 8010526:	6978      	ldr	r0, [r7, #20]
 8010528:	f003 f812 	bl	8013550 <pbuf_copy>
 801052c:	4603      	mov	r3, r0
 801052e:	2b00      	cmp	r3, #0
 8010530:	d003      	beq.n	801053a <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8010532:	6978      	ldr	r0, [r7, #20]
 8010534:	f002 fed8 	bl	80132e8 <pbuf_free>
          goto icmperr;
 8010538:	e072      	b.n	8010620 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 801053a:	6878      	ldr	r0, [r7, #4]
 801053c:	f002 fed4 	bl	80132e8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8010540:	697b      	ldr	r3, [r7, #20]
 8010542:	607b      	str	r3, [r7, #4]
 8010544:	e00f      	b.n	8010566 <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8010546:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010548:	330e      	adds	r3, #14
 801054a:	4619      	mov	r1, r3
 801054c:	6878      	ldr	r0, [r7, #4]
 801054e:	f002 fe45 	bl	80131dc <pbuf_remove_header>
 8010552:	4603      	mov	r3, r0
 8010554:	2b00      	cmp	r3, #0
 8010556:	d006      	beq.n	8010566 <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8010558:	4b37      	ldr	r3, [pc, #220]	; (8010638 <icmp_input+0x230>)
 801055a:	22c7      	movs	r2, #199	; 0xc7
 801055c:	4939      	ldr	r1, [pc, #228]	; (8010644 <icmp_input+0x23c>)
 801055e:	4838      	ldr	r0, [pc, #224]	; (8010640 <icmp_input+0x238>)
 8010560:	f00a fb02 	bl	801ab68 <iprintf>
          goto icmperr;
 8010564:	e05c      	b.n	8010620 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	685b      	ldr	r3, [r3, #4]
 801056a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801056c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801056e:	4619      	mov	r1, r3
 8010570:	6878      	ldr	r0, [r7, #4]
 8010572:	f002 fe23 	bl	80131bc <pbuf_add_header>
 8010576:	4603      	mov	r3, r0
 8010578:	2b00      	cmp	r3, #0
 801057a:	d13c      	bne.n	80105f6 <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	685b      	ldr	r3, [r3, #4]
 8010580:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8010582:	69fb      	ldr	r3, [r7, #28]
 8010584:	681a      	ldr	r2, [r3, #0]
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801058a:	4b29      	ldr	r3, [pc, #164]	; (8010630 <icmp_input+0x228>)
 801058c:	691a      	ldr	r2, [r3, #16]
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8010592:	693b      	ldr	r3, [r7, #16]
 8010594:	2200      	movs	r2, #0
 8010596:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8010598:	693b      	ldr	r3, [r7, #16]
 801059a:	885b      	ldrh	r3, [r3, #2]
 801059c:	b29b      	uxth	r3, r3
 801059e:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 80105a2:	4293      	cmp	r3, r2
 80105a4:	d907      	bls.n	80105b6 <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 80105a6:	693b      	ldr	r3, [r7, #16]
 80105a8:	885b      	ldrh	r3, [r3, #2]
 80105aa:	b29b      	uxth	r3, r3
 80105ac:	3309      	adds	r3, #9
 80105ae:	b29a      	uxth	r2, r3
 80105b0:	693b      	ldr	r3, [r7, #16]
 80105b2:	805a      	strh	r2, [r3, #2]
 80105b4:	e006      	b.n	80105c4 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 80105b6:	693b      	ldr	r3, [r7, #16]
 80105b8:	885b      	ldrh	r3, [r3, #2]
 80105ba:	b29b      	uxth	r3, r3
 80105bc:	3308      	adds	r3, #8
 80105be:	b29a      	uxth	r2, r3
 80105c0:	693b      	ldr	r3, [r7, #16]
 80105c2:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	22ff      	movs	r2, #255	; 0xff
 80105c8:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80105ca:	68fb      	ldr	r3, [r7, #12]
 80105cc:	2200      	movs	r2, #0
 80105ce:	729a      	strb	r2, [r3, #10]
 80105d0:	2200      	movs	r2, #0
 80105d2:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80105d4:	683b      	ldr	r3, [r7, #0]
 80105d6:	9302      	str	r3, [sp, #8]
 80105d8:	2301      	movs	r3, #1
 80105da:	9301      	str	r3, [sp, #4]
 80105dc:	2300      	movs	r3, #0
 80105de:	9300      	str	r3, [sp, #0]
 80105e0:	23ff      	movs	r3, #255	; 0xff
 80105e2:	2200      	movs	r2, #0
 80105e4:	69f9      	ldr	r1, [r7, #28]
 80105e6:	6878      	ldr	r0, [r7, #4]
 80105e8:	f000 fb70 	bl	8010ccc <ip4_output_if>
 80105ec:	4603      	mov	r3, r0
 80105ee:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80105f0:	e001      	b.n	80105f6 <icmp_input+0x1ee>
      break;
 80105f2:	bf00      	nop
 80105f4:	e000      	b.n	80105f8 <icmp_input+0x1f0>
      break;
 80105f6:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80105f8:	6878      	ldr	r0, [r7, #4]
 80105fa:	f002 fe75 	bl	80132e8 <pbuf_free>
  return;
 80105fe:	e013      	b.n	8010628 <icmp_input+0x220>
    goto lenerr;
 8010600:	bf00      	nop
 8010602:	e002      	b.n	801060a <icmp_input+0x202>
    goto lenerr;
 8010604:	bf00      	nop
 8010606:	e000      	b.n	801060a <icmp_input+0x202>
        goto lenerr;
 8010608:	bf00      	nop
lenerr:
  pbuf_free(p);
 801060a:	6878      	ldr	r0, [r7, #4]
 801060c:	f002 fe6c 	bl	80132e8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8010610:	e00a      	b.n	8010628 <icmp_input+0x220>
        goto icmperr;
 8010612:	bf00      	nop
 8010614:	e004      	b.n	8010620 <icmp_input+0x218>
        goto icmperr;
 8010616:	bf00      	nop
 8010618:	e002      	b.n	8010620 <icmp_input+0x218>
          goto icmperr;
 801061a:	bf00      	nop
 801061c:	e000      	b.n	8010620 <icmp_input+0x218>
          goto icmperr;
 801061e:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8010620:	6878      	ldr	r0, [r7, #4]
 8010622:	f002 fe61 	bl	80132e8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8010626:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8010628:	3728      	adds	r7, #40	; 0x28
 801062a:	46bd      	mov	sp, r7
 801062c:	bd80      	pop	{r7, pc}
 801062e:	bf00      	nop
 8010630:	24005960 	.word	0x24005960
 8010634:	24005974 	.word	0x24005974
 8010638:	0801d490 	.word	0x0801d490
 801063c:	0801d4e4 	.word	0x0801d4e4
 8010640:	0801d51c 	.word	0x0801d51c
 8010644:	0801d544 	.word	0x0801d544

08010648 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8010648:	b580      	push	{r7, lr}
 801064a:	b082      	sub	sp, #8
 801064c:	af00      	add	r7, sp, #0
 801064e:	6078      	str	r0, [r7, #4]
 8010650:	460b      	mov	r3, r1
 8010652:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8010654:	78fb      	ldrb	r3, [r7, #3]
 8010656:	461a      	mov	r2, r3
 8010658:	2103      	movs	r1, #3
 801065a:	6878      	ldr	r0, [r7, #4]
 801065c:	f000 f814 	bl	8010688 <icmp_send_response>
}
 8010660:	bf00      	nop
 8010662:	3708      	adds	r7, #8
 8010664:	46bd      	mov	sp, r7
 8010666:	bd80      	pop	{r7, pc}

08010668 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8010668:	b580      	push	{r7, lr}
 801066a:	b082      	sub	sp, #8
 801066c:	af00      	add	r7, sp, #0
 801066e:	6078      	str	r0, [r7, #4]
 8010670:	460b      	mov	r3, r1
 8010672:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8010674:	78fb      	ldrb	r3, [r7, #3]
 8010676:	461a      	mov	r2, r3
 8010678:	210b      	movs	r1, #11
 801067a:	6878      	ldr	r0, [r7, #4]
 801067c:	f000 f804 	bl	8010688 <icmp_send_response>
}
 8010680:	bf00      	nop
 8010682:	3708      	adds	r7, #8
 8010684:	46bd      	mov	sp, r7
 8010686:	bd80      	pop	{r7, pc}

08010688 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8010688:	b580      	push	{r7, lr}
 801068a:	b08c      	sub	sp, #48	; 0x30
 801068c:	af04      	add	r7, sp, #16
 801068e:	6078      	str	r0, [r7, #4]
 8010690:	460b      	mov	r3, r1
 8010692:	70fb      	strb	r3, [r7, #3]
 8010694:	4613      	mov	r3, r2
 8010696:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8010698:	f44f 7220 	mov.w	r2, #640	; 0x280
 801069c:	2124      	movs	r1, #36	; 0x24
 801069e:	2022      	movs	r0, #34	; 0x22
 80106a0:	f002 fb42 	bl	8012d28 <pbuf_alloc>
 80106a4:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80106a6:	69fb      	ldr	r3, [r7, #28]
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	d056      	beq.n	801075a <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80106ac:	69fb      	ldr	r3, [r7, #28]
 80106ae:	895b      	ldrh	r3, [r3, #10]
 80106b0:	2b23      	cmp	r3, #35	; 0x23
 80106b2:	d806      	bhi.n	80106c2 <icmp_send_response+0x3a>
 80106b4:	4b2b      	ldr	r3, [pc, #172]	; (8010764 <icmp_send_response+0xdc>)
 80106b6:	f240 1269 	movw	r2, #361	; 0x169
 80106ba:	492b      	ldr	r1, [pc, #172]	; (8010768 <icmp_send_response+0xe0>)
 80106bc:	482b      	ldr	r0, [pc, #172]	; (801076c <icmp_send_response+0xe4>)
 80106be:	f00a fa53 	bl	801ab68 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	685b      	ldr	r3, [r3, #4]
 80106c6:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80106c8:	69fb      	ldr	r3, [r7, #28]
 80106ca:	685b      	ldr	r3, [r3, #4]
 80106cc:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80106ce:	697b      	ldr	r3, [r7, #20]
 80106d0:	78fa      	ldrb	r2, [r7, #3]
 80106d2:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80106d4:	697b      	ldr	r3, [r7, #20]
 80106d6:	78ba      	ldrb	r2, [r7, #2]
 80106d8:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80106da:	697b      	ldr	r3, [r7, #20]
 80106dc:	2200      	movs	r2, #0
 80106de:	711a      	strb	r2, [r3, #4]
 80106e0:	2200      	movs	r2, #0
 80106e2:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80106e4:	697b      	ldr	r3, [r7, #20]
 80106e6:	2200      	movs	r2, #0
 80106e8:	719a      	strb	r2, [r3, #6]
 80106ea:	2200      	movs	r2, #0
 80106ec:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80106ee:	69fb      	ldr	r3, [r7, #28]
 80106f0:	685b      	ldr	r3, [r3, #4]
 80106f2:	f103 0008 	add.w	r0, r3, #8
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	685b      	ldr	r3, [r3, #4]
 80106fa:	221c      	movs	r2, #28
 80106fc:	4619      	mov	r1, r3
 80106fe:	f009 fdcc 	bl	801a29a <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8010702:	69bb      	ldr	r3, [r7, #24]
 8010704:	68db      	ldr	r3, [r3, #12]
 8010706:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8010708:	f107 030c 	add.w	r3, r7, #12
 801070c:	4618      	mov	r0, r3
 801070e:	f000 f903 	bl	8010918 <ip4_route>
 8010712:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8010714:	693b      	ldr	r3, [r7, #16]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d01b      	beq.n	8010752 <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801071a:	697b      	ldr	r3, [r7, #20]
 801071c:	2200      	movs	r2, #0
 801071e:	709a      	strb	r2, [r3, #2]
 8010720:	2200      	movs	r2, #0
 8010722:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8010724:	69fb      	ldr	r3, [r7, #28]
 8010726:	895b      	ldrh	r3, [r3, #10]
 8010728:	4619      	mov	r1, r3
 801072a:	6978      	ldr	r0, [r7, #20]
 801072c:	f000 f87d 	bl	801082a <inet_chksum>
 8010730:	4603      	mov	r3, r0
 8010732:	461a      	mov	r2, r3
 8010734:	697b      	ldr	r3, [r7, #20]
 8010736:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8010738:	f107 020c 	add.w	r2, r7, #12
 801073c:	693b      	ldr	r3, [r7, #16]
 801073e:	9302      	str	r3, [sp, #8]
 8010740:	2301      	movs	r3, #1
 8010742:	9301      	str	r3, [sp, #4]
 8010744:	2300      	movs	r3, #0
 8010746:	9300      	str	r3, [sp, #0]
 8010748:	23ff      	movs	r3, #255	; 0xff
 801074a:	2100      	movs	r1, #0
 801074c:	69f8      	ldr	r0, [r7, #28]
 801074e:	f000 fabd 	bl	8010ccc <ip4_output_if>
  }
  pbuf_free(q);
 8010752:	69f8      	ldr	r0, [r7, #28]
 8010754:	f002 fdc8 	bl	80132e8 <pbuf_free>
 8010758:	e000      	b.n	801075c <icmp_send_response+0xd4>
    return;
 801075a:	bf00      	nop
}
 801075c:	3720      	adds	r7, #32
 801075e:	46bd      	mov	sp, r7
 8010760:	bd80      	pop	{r7, pc}
 8010762:	bf00      	nop
 8010764:	0801d490 	.word	0x0801d490
 8010768:	0801d578 	.word	0x0801d578
 801076c:	0801d51c 	.word	0x0801d51c

08010770 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 8010770:	b480      	push	{r7}
 8010772:	b089      	sub	sp, #36	; 0x24
 8010774:	af00      	add	r7, sp, #0
 8010776:	6078      	str	r0, [r7, #4]
 8010778:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 801077e:	2300      	movs	r3, #0
 8010780:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 8010782:	2300      	movs	r3, #0
 8010784:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 8010786:	69fb      	ldr	r3, [r7, #28]
 8010788:	f003 0301 	and.w	r3, r3, #1
 801078c:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 801078e:	693b      	ldr	r3, [r7, #16]
 8010790:	2b00      	cmp	r3, #0
 8010792:	d00d      	beq.n	80107b0 <lwip_standard_chksum+0x40>
 8010794:	683b      	ldr	r3, [r7, #0]
 8010796:	2b00      	cmp	r3, #0
 8010798:	dd0a      	ble.n	80107b0 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 801079a:	69fa      	ldr	r2, [r7, #28]
 801079c:	1c53      	adds	r3, r2, #1
 801079e:	61fb      	str	r3, [r7, #28]
 80107a0:	f107 030e 	add.w	r3, r7, #14
 80107a4:	3301      	adds	r3, #1
 80107a6:	7812      	ldrb	r2, [r2, #0]
 80107a8:	701a      	strb	r2, [r3, #0]
    len--;
 80107aa:	683b      	ldr	r3, [r7, #0]
 80107ac:	3b01      	subs	r3, #1
 80107ae:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 80107b0:	69fb      	ldr	r3, [r7, #28]
 80107b2:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 80107b4:	e00a      	b.n	80107cc <lwip_standard_chksum+0x5c>
    sum += *ps++;
 80107b6:	69bb      	ldr	r3, [r7, #24]
 80107b8:	1c9a      	adds	r2, r3, #2
 80107ba:	61ba      	str	r2, [r7, #24]
 80107bc:	881b      	ldrh	r3, [r3, #0]
 80107be:	461a      	mov	r2, r3
 80107c0:	697b      	ldr	r3, [r7, #20]
 80107c2:	4413      	add	r3, r2
 80107c4:	617b      	str	r3, [r7, #20]
    len -= 2;
 80107c6:	683b      	ldr	r3, [r7, #0]
 80107c8:	3b02      	subs	r3, #2
 80107ca:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 80107cc:	683b      	ldr	r3, [r7, #0]
 80107ce:	2b01      	cmp	r3, #1
 80107d0:	dcf1      	bgt.n	80107b6 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 80107d2:	683b      	ldr	r3, [r7, #0]
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	dd04      	ble.n	80107e2 <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 80107d8:	f107 030e 	add.w	r3, r7, #14
 80107dc:	69ba      	ldr	r2, [r7, #24]
 80107de:	7812      	ldrb	r2, [r2, #0]
 80107e0:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 80107e2:	89fb      	ldrh	r3, [r7, #14]
 80107e4:	461a      	mov	r2, r3
 80107e6:	697b      	ldr	r3, [r7, #20]
 80107e8:	4413      	add	r3, r2
 80107ea:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 80107ec:	697b      	ldr	r3, [r7, #20]
 80107ee:	0c1a      	lsrs	r2, r3, #16
 80107f0:	697b      	ldr	r3, [r7, #20]
 80107f2:	b29b      	uxth	r3, r3
 80107f4:	4413      	add	r3, r2
 80107f6:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 80107f8:	697b      	ldr	r3, [r7, #20]
 80107fa:	0c1a      	lsrs	r2, r3, #16
 80107fc:	697b      	ldr	r3, [r7, #20]
 80107fe:	b29b      	uxth	r3, r3
 8010800:	4413      	add	r3, r2
 8010802:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 8010804:	693b      	ldr	r3, [r7, #16]
 8010806:	2b00      	cmp	r3, #0
 8010808:	d007      	beq.n	801081a <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 801080a:	697b      	ldr	r3, [r7, #20]
 801080c:	021b      	lsls	r3, r3, #8
 801080e:	b29a      	uxth	r2, r3
 8010810:	697b      	ldr	r3, [r7, #20]
 8010812:	0a1b      	lsrs	r3, r3, #8
 8010814:	b2db      	uxtb	r3, r3
 8010816:	4313      	orrs	r3, r2
 8010818:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 801081a:	697b      	ldr	r3, [r7, #20]
 801081c:	b29b      	uxth	r3, r3
}
 801081e:	4618      	mov	r0, r3
 8010820:	3724      	adds	r7, #36	; 0x24
 8010822:	46bd      	mov	sp, r7
 8010824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010828:	4770      	bx	lr

0801082a <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 801082a:	b580      	push	{r7, lr}
 801082c:	b082      	sub	sp, #8
 801082e:	af00      	add	r7, sp, #0
 8010830:	6078      	str	r0, [r7, #4]
 8010832:	460b      	mov	r3, r1
 8010834:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 8010836:	887b      	ldrh	r3, [r7, #2]
 8010838:	4619      	mov	r1, r3
 801083a:	6878      	ldr	r0, [r7, #4]
 801083c:	f7ff ff98 	bl	8010770 <lwip_standard_chksum>
 8010840:	4603      	mov	r3, r0
 8010842:	43db      	mvns	r3, r3
 8010844:	b29b      	uxth	r3, r3
}
 8010846:	4618      	mov	r0, r3
 8010848:	3708      	adds	r7, #8
 801084a:	46bd      	mov	sp, r7
 801084c:	bd80      	pop	{r7, pc}

0801084e <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 801084e:	b580      	push	{r7, lr}
 8010850:	b086      	sub	sp, #24
 8010852:	af00      	add	r7, sp, #0
 8010854:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 8010856:	2300      	movs	r3, #0
 8010858:	60fb      	str	r3, [r7, #12]

  acc = 0;
 801085a:	2300      	movs	r3, #0
 801085c:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	613b      	str	r3, [r7, #16]
 8010862:	e02b      	b.n	80108bc <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 8010864:	693b      	ldr	r3, [r7, #16]
 8010866:	685a      	ldr	r2, [r3, #4]
 8010868:	693b      	ldr	r3, [r7, #16]
 801086a:	895b      	ldrh	r3, [r3, #10]
 801086c:	4619      	mov	r1, r3
 801086e:	4610      	mov	r0, r2
 8010870:	f7ff ff7e 	bl	8010770 <lwip_standard_chksum>
 8010874:	4603      	mov	r3, r0
 8010876:	461a      	mov	r2, r3
 8010878:	697b      	ldr	r3, [r7, #20]
 801087a:	4413      	add	r3, r2
 801087c:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 801087e:	697b      	ldr	r3, [r7, #20]
 8010880:	0c1a      	lsrs	r2, r3, #16
 8010882:	697b      	ldr	r3, [r7, #20]
 8010884:	b29b      	uxth	r3, r3
 8010886:	4413      	add	r3, r2
 8010888:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 801088a:	693b      	ldr	r3, [r7, #16]
 801088c:	895b      	ldrh	r3, [r3, #10]
 801088e:	f003 0301 	and.w	r3, r3, #1
 8010892:	b29b      	uxth	r3, r3
 8010894:	2b00      	cmp	r3, #0
 8010896:	d00e      	beq.n	80108b6 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	2b00      	cmp	r3, #0
 801089c:	bf0c      	ite	eq
 801089e:	2301      	moveq	r3, #1
 80108a0:	2300      	movne	r3, #0
 80108a2:	b2db      	uxtb	r3, r3
 80108a4:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 80108a6:	697b      	ldr	r3, [r7, #20]
 80108a8:	021b      	lsls	r3, r3, #8
 80108aa:	b29a      	uxth	r2, r3
 80108ac:	697b      	ldr	r3, [r7, #20]
 80108ae:	0a1b      	lsrs	r3, r3, #8
 80108b0:	b2db      	uxtb	r3, r3
 80108b2:	4313      	orrs	r3, r2
 80108b4:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 80108b6:	693b      	ldr	r3, [r7, #16]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	613b      	str	r3, [r7, #16]
 80108bc:	693b      	ldr	r3, [r7, #16]
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d1d0      	bne.n	8010864 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d007      	beq.n	80108d8 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 80108c8:	697b      	ldr	r3, [r7, #20]
 80108ca:	021b      	lsls	r3, r3, #8
 80108cc:	b29a      	uxth	r2, r3
 80108ce:	697b      	ldr	r3, [r7, #20]
 80108d0:	0a1b      	lsrs	r3, r3, #8
 80108d2:	b2db      	uxtb	r3, r3
 80108d4:	4313      	orrs	r3, r2
 80108d6:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 80108d8:	697b      	ldr	r3, [r7, #20]
 80108da:	b29b      	uxth	r3, r3
 80108dc:	43db      	mvns	r3, r3
 80108de:	b29b      	uxth	r3, r3
}
 80108e0:	4618      	mov	r0, r3
 80108e2:	3718      	adds	r7, #24
 80108e4:	46bd      	mov	sp, r7
 80108e6:	bd80      	pop	{r7, pc}

080108e8 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80108e8:	b580      	push	{r7, lr}
 80108ea:	b082      	sub	sp, #8
 80108ec:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80108ee:	2300      	movs	r3, #0
 80108f0:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 80108f2:	f003 f82f 	bl	8013954 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 80108f6:	f001 fa01 	bl	8011cfc <mem_init>
  memp_init();
 80108fa:	f001 fd65 	bl	80123c8 <memp_init>
  pbuf_init();
  netif_init();
 80108fe:	f001 fe71 	bl	80125e4 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8010902:	f008 fd23 	bl	801934c <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8010906:	f003 f8af 	bl	8013a68 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 801090a:	f008 fc67 	bl	80191dc <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 801090e:	bf00      	nop
 8010910:	3708      	adds	r7, #8
 8010912:	46bd      	mov	sp, r7
 8010914:	bd80      	pop	{r7, pc}
	...

08010918 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8010918:	b480      	push	{r7}
 801091a:	b085      	sub	sp, #20
 801091c:	af00      	add	r7, sp, #0
 801091e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8010920:	4b33      	ldr	r3, [pc, #204]	; (80109f0 <ip4_route+0xd8>)
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	60fb      	str	r3, [r7, #12]
 8010926:	e036      	b.n	8010996 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801092e:	f003 0301 	and.w	r3, r3, #1
 8010932:	b2db      	uxtb	r3, r3
 8010934:	2b00      	cmp	r3, #0
 8010936:	d02b      	beq.n	8010990 <ip4_route+0x78>
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801093e:	089b      	lsrs	r3, r3, #2
 8010940:	f003 0301 	and.w	r3, r3, #1
 8010944:	b2db      	uxtb	r3, r3
 8010946:	2b00      	cmp	r3, #0
 8010948:	d022      	beq.n	8010990 <ip4_route+0x78>
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	3304      	adds	r3, #4
 801094e:	681b      	ldr	r3, [r3, #0]
 8010950:	2b00      	cmp	r3, #0
 8010952:	d01d      	beq.n	8010990 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	681a      	ldr	r2, [r3, #0]
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	3304      	adds	r3, #4
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	405a      	eors	r2, r3
 8010960:	68fb      	ldr	r3, [r7, #12]
 8010962:	3308      	adds	r3, #8
 8010964:	681b      	ldr	r3, [r3, #0]
 8010966:	4013      	ands	r3, r2
 8010968:	2b00      	cmp	r3, #0
 801096a:	d101      	bne.n	8010970 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	e038      	b.n	80109e2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8010976:	f003 0302 	and.w	r3, r3, #2
 801097a:	2b00      	cmp	r3, #0
 801097c:	d108      	bne.n	8010990 <ip4_route+0x78>
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681a      	ldr	r2, [r3, #0]
 8010982:	68fb      	ldr	r3, [r7, #12]
 8010984:	330c      	adds	r3, #12
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	429a      	cmp	r2, r3
 801098a:	d101      	bne.n	8010990 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801098c:	68fb      	ldr	r3, [r7, #12]
 801098e:	e028      	b.n	80109e2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8010990:	68fb      	ldr	r3, [r7, #12]
 8010992:	681b      	ldr	r3, [r3, #0]
 8010994:	60fb      	str	r3, [r7, #12]
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	2b00      	cmp	r3, #0
 801099a:	d1c5      	bne.n	8010928 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801099c:	4b15      	ldr	r3, [pc, #84]	; (80109f4 <ip4_route+0xdc>)
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d01a      	beq.n	80109da <ip4_route+0xc2>
 80109a4:	4b13      	ldr	r3, [pc, #76]	; (80109f4 <ip4_route+0xdc>)
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80109ac:	f003 0301 	and.w	r3, r3, #1
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d012      	beq.n	80109da <ip4_route+0xc2>
 80109b4:	4b0f      	ldr	r3, [pc, #60]	; (80109f4 <ip4_route+0xdc>)
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80109bc:	f003 0304 	and.w	r3, r3, #4
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d00a      	beq.n	80109da <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80109c4:	4b0b      	ldr	r3, [pc, #44]	; (80109f4 <ip4_route+0xdc>)
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	3304      	adds	r3, #4
 80109ca:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d004      	beq.n	80109da <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	b2db      	uxtb	r3, r3
 80109d6:	2b7f      	cmp	r3, #127	; 0x7f
 80109d8:	d101      	bne.n	80109de <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80109da:	2300      	movs	r3, #0
 80109dc:	e001      	b.n	80109e2 <ip4_route+0xca>
  }

  return netif_default;
 80109de:	4b05      	ldr	r3, [pc, #20]	; (80109f4 <ip4_route+0xdc>)
 80109e0:	681b      	ldr	r3, [r3, #0]
}
 80109e2:	4618      	mov	r0, r3
 80109e4:	3714      	adds	r7, #20
 80109e6:	46bd      	mov	sp, r7
 80109e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ec:	4770      	bx	lr
 80109ee:	bf00      	nop
 80109f0:	24008a30 	.word	0x24008a30
 80109f4:	24008a34 	.word	0x24008a34

080109f8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80109f8:	b580      	push	{r7, lr}
 80109fa:	b082      	sub	sp, #8
 80109fc:	af00      	add	r7, sp, #0
 80109fe:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8010a06:	f003 0301 	and.w	r3, r3, #1
 8010a0a:	b2db      	uxtb	r3, r3
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d016      	beq.n	8010a3e <ip4_input_accept+0x46>
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	3304      	adds	r3, #4
 8010a14:	681b      	ldr	r3, [r3, #0]
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d011      	beq.n	8010a3e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8010a1a:	4b0b      	ldr	r3, [pc, #44]	; (8010a48 <ip4_input_accept+0x50>)
 8010a1c:	695a      	ldr	r2, [r3, #20]
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	3304      	adds	r3, #4
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	429a      	cmp	r2, r3
 8010a26:	d008      	beq.n	8010a3a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8010a28:	4b07      	ldr	r3, [pc, #28]	; (8010a48 <ip4_input_accept+0x50>)
 8010a2a:	695b      	ldr	r3, [r3, #20]
 8010a2c:	6879      	ldr	r1, [r7, #4]
 8010a2e:	4618      	mov	r0, r3
 8010a30:	f000 fa24 	bl	8010e7c <ip4_addr_isbroadcast_u32>
 8010a34:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d001      	beq.n	8010a3e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8010a3a:	2301      	movs	r3, #1
 8010a3c:	e000      	b.n	8010a40 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8010a3e:	2300      	movs	r3, #0
}
 8010a40:	4618      	mov	r0, r3
 8010a42:	3708      	adds	r7, #8
 8010a44:	46bd      	mov	sp, r7
 8010a46:	bd80      	pop	{r7, pc}
 8010a48:	24005960 	.word	0x24005960

08010a4c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8010a4c:	b580      	push	{r7, lr}
 8010a4e:	b088      	sub	sp, #32
 8010a50:	af00      	add	r7, sp, #0
 8010a52:	6078      	str	r0, [r7, #4]
 8010a54:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 8010a56:	2301      	movs	r3, #1
 8010a58:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	685b      	ldr	r3, [r3, #4]
 8010a5e:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 8010a60:	69fb      	ldr	r3, [r7, #28]
 8010a62:	781b      	ldrb	r3, [r3, #0]
 8010a64:	091b      	lsrs	r3, r3, #4
 8010a66:	b2db      	uxtb	r3, r3
 8010a68:	2b04      	cmp	r3, #4
 8010a6a:	d004      	beq.n	8010a76 <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8010a6c:	6878      	ldr	r0, [r7, #4]
 8010a6e:	f002 fc3b 	bl	80132e8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8010a72:	2300      	movs	r3, #0
 8010a74:	e121      	b.n	8010cba <ip4_input+0x26e>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8010a76:	69fb      	ldr	r3, [r7, #28]
 8010a78:	781b      	ldrb	r3, [r3, #0]
 8010a7a:	f003 030f 	and.w	r3, r3, #15
 8010a7e:	b2db      	uxtb	r3, r3
 8010a80:	009b      	lsls	r3, r3, #2
 8010a82:	b2db      	uxtb	r3, r3
 8010a84:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8010a86:	69fb      	ldr	r3, [r7, #28]
 8010a88:	885b      	ldrh	r3, [r3, #2]
 8010a8a:	b29b      	uxth	r3, r3
 8010a8c:	4618      	mov	r0, r3
 8010a8e:	f7fc fdc3 	bl	800d618 <lwip_htons>
 8010a92:	4603      	mov	r3, r0
 8010a94:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	891b      	ldrh	r3, [r3, #8]
 8010a9a:	8a3a      	ldrh	r2, [r7, #16]
 8010a9c:	429a      	cmp	r2, r3
 8010a9e:	d204      	bcs.n	8010aaa <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 8010aa0:	8a3b      	ldrh	r3, [r7, #16]
 8010aa2:	4619      	mov	r1, r3
 8010aa4:	6878      	ldr	r0, [r7, #4]
 8010aa6:	f002 fa99 	bl	8012fdc <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	895b      	ldrh	r3, [r3, #10]
 8010aae:	8a7a      	ldrh	r2, [r7, #18]
 8010ab0:	429a      	cmp	r2, r3
 8010ab2:	d807      	bhi.n	8010ac4 <ip4_input+0x78>
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	891b      	ldrh	r3, [r3, #8]
 8010ab8:	8a3a      	ldrh	r2, [r7, #16]
 8010aba:	429a      	cmp	r2, r3
 8010abc:	d802      	bhi.n	8010ac4 <ip4_input+0x78>
 8010abe:	8a7b      	ldrh	r3, [r7, #18]
 8010ac0:	2b13      	cmp	r3, #19
 8010ac2:	d804      	bhi.n	8010ace <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8010ac4:	6878      	ldr	r0, [r7, #4]
 8010ac6:	f002 fc0f 	bl	80132e8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8010aca:	2300      	movs	r3, #0
 8010acc:	e0f5      	b.n	8010cba <ip4_input+0x26e>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8010ace:	69fb      	ldr	r3, [r7, #28]
 8010ad0:	691b      	ldr	r3, [r3, #16]
 8010ad2:	4a7c      	ldr	r2, [pc, #496]	; (8010cc4 <ip4_input+0x278>)
 8010ad4:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8010ad6:	69fb      	ldr	r3, [r7, #28]
 8010ad8:	68db      	ldr	r3, [r3, #12]
 8010ada:	4a7a      	ldr	r2, [pc, #488]	; (8010cc4 <ip4_input+0x278>)
 8010adc:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8010ade:	4b79      	ldr	r3, [pc, #484]	; (8010cc4 <ip4_input+0x278>)
 8010ae0:	695b      	ldr	r3, [r3, #20]
 8010ae2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010ae6:	2be0      	cmp	r3, #224	; 0xe0
 8010ae8:	d112      	bne.n	8010b10 <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8010aea:	683b      	ldr	r3, [r7, #0]
 8010aec:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8010af0:	f003 0301 	and.w	r3, r3, #1
 8010af4:	b2db      	uxtb	r3, r3
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d007      	beq.n	8010b0a <ip4_input+0xbe>
 8010afa:	683b      	ldr	r3, [r7, #0]
 8010afc:	3304      	adds	r3, #4
 8010afe:	681b      	ldr	r3, [r3, #0]
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	d002      	beq.n	8010b0a <ip4_input+0xbe>
      netif = inp;
 8010b04:	683b      	ldr	r3, [r7, #0]
 8010b06:	61bb      	str	r3, [r7, #24]
 8010b08:	e02a      	b.n	8010b60 <ip4_input+0x114>
    } else {
      netif = NULL;
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	61bb      	str	r3, [r7, #24]
 8010b0e:	e027      	b.n	8010b60 <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8010b10:	6838      	ldr	r0, [r7, #0]
 8010b12:	f7ff ff71 	bl	80109f8 <ip4_input_accept>
 8010b16:	4603      	mov	r3, r0
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d002      	beq.n	8010b22 <ip4_input+0xd6>
      netif = inp;
 8010b1c:	683b      	ldr	r3, [r7, #0]
 8010b1e:	61bb      	str	r3, [r7, #24]
 8010b20:	e01e      	b.n	8010b60 <ip4_input+0x114>
    } else {
      netif = NULL;
 8010b22:	2300      	movs	r3, #0
 8010b24:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8010b26:	4b67      	ldr	r3, [pc, #412]	; (8010cc4 <ip4_input+0x278>)
 8010b28:	695b      	ldr	r3, [r3, #20]
 8010b2a:	b2db      	uxtb	r3, r3
 8010b2c:	2b7f      	cmp	r3, #127	; 0x7f
 8010b2e:	d017      	beq.n	8010b60 <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8010b30:	4b65      	ldr	r3, [pc, #404]	; (8010cc8 <ip4_input+0x27c>)
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	61bb      	str	r3, [r7, #24]
 8010b36:	e00e      	b.n	8010b56 <ip4_input+0x10a>
          if (netif == inp) {
 8010b38:	69ba      	ldr	r2, [r7, #24]
 8010b3a:	683b      	ldr	r3, [r7, #0]
 8010b3c:	429a      	cmp	r2, r3
 8010b3e:	d006      	beq.n	8010b4e <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8010b40:	69b8      	ldr	r0, [r7, #24]
 8010b42:	f7ff ff59 	bl	80109f8 <ip4_input_accept>
 8010b46:	4603      	mov	r3, r0
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d108      	bne.n	8010b5e <ip4_input+0x112>
 8010b4c:	e000      	b.n	8010b50 <ip4_input+0x104>
            continue;
 8010b4e:	bf00      	nop
        NETIF_FOREACH(netif) {
 8010b50:	69bb      	ldr	r3, [r7, #24]
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	61bb      	str	r3, [r7, #24]
 8010b56:	69bb      	ldr	r3, [r7, #24]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d1ed      	bne.n	8010b38 <ip4_input+0xec>
 8010b5c:	e000      	b.n	8010b60 <ip4_input+0x114>
            break;
 8010b5e:	bf00      	nop
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 8010b60:	69bb      	ldr	r3, [r7, #24]
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d111      	bne.n	8010b8a <ip4_input+0x13e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 8010b66:	69fb      	ldr	r3, [r7, #28]
 8010b68:	7a5b      	ldrb	r3, [r3, #9]
 8010b6a:	2b11      	cmp	r3, #17
 8010b6c:	d10d      	bne.n	8010b8a <ip4_input+0x13e>
      const struct udp_hdr *udphdr = (const struct udp_hdr *)((const u8_t *)iphdr + iphdr_hlen);
 8010b6e:	8a7b      	ldrh	r3, [r7, #18]
 8010b70:	69fa      	ldr	r2, [r7, #28]
 8010b72:	4413      	add	r3, r2
 8010b74:	60fb      	str	r3, [r7, #12]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
                                              lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	885b      	ldrh	r3, [r3, #2]
 8010b7a:	b29b      	uxth	r3, r3
 8010b7c:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 8010b80:	d103      	bne.n	8010b8a <ip4_input+0x13e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 8010b82:	683b      	ldr	r3, [r7, #0]
 8010b84:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 8010b86:	2300      	movs	r3, #0
 8010b88:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 8010b8a:	697b      	ldr	r3, [r7, #20]
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d017      	beq.n	8010bc0 <ip4_input+0x174>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8010b90:	4b4c      	ldr	r3, [pc, #304]	; (8010cc4 <ip4_input+0x278>)
 8010b92:	691b      	ldr	r3, [r3, #16]
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	d013      	beq.n	8010bc0 <ip4_input+0x174>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8010b98:	4b4a      	ldr	r3, [pc, #296]	; (8010cc4 <ip4_input+0x278>)
 8010b9a:	691b      	ldr	r3, [r3, #16]
 8010b9c:	6839      	ldr	r1, [r7, #0]
 8010b9e:	4618      	mov	r0, r3
 8010ba0:	f000 f96c 	bl	8010e7c <ip4_addr_isbroadcast_u32>
 8010ba4:	4603      	mov	r3, r0
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d105      	bne.n	8010bb6 <ip4_input+0x16a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8010baa:	4b46      	ldr	r3, [pc, #280]	; (8010cc4 <ip4_input+0x278>)
 8010bac:	691b      	ldr	r3, [r3, #16]
 8010bae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8010bb2:	2be0      	cmp	r3, #224	; 0xe0
 8010bb4:	d104      	bne.n	8010bc0 <ip4_input+0x174>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8010bb6:	6878      	ldr	r0, [r7, #4]
 8010bb8:	f002 fb96 	bl	80132e8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	e07c      	b.n	8010cba <ip4_input+0x26e>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8010bc0:	69bb      	ldr	r3, [r7, #24]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d104      	bne.n	8010bd0 <ip4_input+0x184>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8010bc6:	6878      	ldr	r0, [r7, #4]
 8010bc8:	f002 fb8e 	bl	80132e8 <pbuf_free>
    return ERR_OK;
 8010bcc:	2300      	movs	r3, #0
 8010bce:	e074      	b.n	8010cba <ip4_input+0x26e>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8010bd0:	69fb      	ldr	r3, [r7, #28]
 8010bd2:	88db      	ldrh	r3, [r3, #6]
 8010bd4:	b29b      	uxth	r3, r3
 8010bd6:	461a      	mov	r2, r3
 8010bd8:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8010bdc:	4013      	ands	r3, r2
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d00b      	beq.n	8010bfa <ip4_input+0x1ae>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8010be2:	6878      	ldr	r0, [r7, #4]
 8010be4:	f000 fc90 	bl	8011508 <ip4_reass>
 8010be8:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d101      	bne.n	8010bf4 <ip4_input+0x1a8>
      return ERR_OK;
 8010bf0:	2300      	movs	r3, #0
 8010bf2:	e062      	b.n	8010cba <ip4_input+0x26e>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	685b      	ldr	r3, [r3, #4]
 8010bf8:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8010bfa:	4a32      	ldr	r2, [pc, #200]	; (8010cc4 <ip4_input+0x278>)
 8010bfc:	69bb      	ldr	r3, [r7, #24]
 8010bfe:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8010c00:	4a30      	ldr	r2, [pc, #192]	; (8010cc4 <ip4_input+0x278>)
 8010c02:	683b      	ldr	r3, [r7, #0]
 8010c04:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8010c06:	4a2f      	ldr	r2, [pc, #188]	; (8010cc4 <ip4_input+0x278>)
 8010c08:	69fb      	ldr	r3, [r7, #28]
 8010c0a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8010c0c:	69fb      	ldr	r3, [r7, #28]
 8010c0e:	781b      	ldrb	r3, [r3, #0]
 8010c10:	f003 030f 	and.w	r3, r3, #15
 8010c14:	b2db      	uxtb	r3, r3
 8010c16:	009b      	lsls	r3, r3, #2
 8010c18:	b2db      	uxtb	r3, r3
 8010c1a:	b29a      	uxth	r2, r3
 8010c1c:	4b29      	ldr	r3, [pc, #164]	; (8010cc4 <ip4_input+0x278>)
 8010c1e:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8010c20:	8a7b      	ldrh	r3, [r7, #18]
 8010c22:	4619      	mov	r1, r3
 8010c24:	6878      	ldr	r0, [r7, #4]
 8010c26:	f002 fad9 	bl	80131dc <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8010c2a:	69fb      	ldr	r3, [r7, #28]
 8010c2c:	7a5b      	ldrb	r3, [r3, #9]
 8010c2e:	2b06      	cmp	r3, #6
 8010c30:	d009      	beq.n	8010c46 <ip4_input+0x1fa>
 8010c32:	2b11      	cmp	r3, #17
 8010c34:	d002      	beq.n	8010c3c <ip4_input+0x1f0>
 8010c36:	2b01      	cmp	r3, #1
 8010c38:	d00a      	beq.n	8010c50 <ip4_input+0x204>
 8010c3a:	e00e      	b.n	8010c5a <ip4_input+0x20e>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8010c3c:	6839      	ldr	r1, [r7, #0]
 8010c3e:	6878      	ldr	r0, [r7, #4]
 8010c40:	f008 fc32 	bl	80194a8 <udp_input>
        break;
 8010c44:	e026      	b.n	8010c94 <ip4_input+0x248>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8010c46:	6839      	ldr	r1, [r7, #0]
 8010c48:	6878      	ldr	r0, [r7, #4]
 8010c4a:	f004 fa9b 	bl	8015184 <tcp_input>
        break;
 8010c4e:	e021      	b.n	8010c94 <ip4_input+0x248>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8010c50:	6839      	ldr	r1, [r7, #0]
 8010c52:	6878      	ldr	r0, [r7, #4]
 8010c54:	f7ff fbd8 	bl	8010408 <icmp_input>
        break;
 8010c58:	e01c      	b.n	8010c94 <ip4_input+0x248>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8010c5a:	4b1a      	ldr	r3, [pc, #104]	; (8010cc4 <ip4_input+0x278>)
 8010c5c:	695b      	ldr	r3, [r3, #20]
 8010c5e:	69b9      	ldr	r1, [r7, #24]
 8010c60:	4618      	mov	r0, r3
 8010c62:	f000 f90b 	bl	8010e7c <ip4_addr_isbroadcast_u32>
 8010c66:	4603      	mov	r3, r0
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d10f      	bne.n	8010c8c <ip4_input+0x240>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8010c6c:	4b15      	ldr	r3, [pc, #84]	; (8010cc4 <ip4_input+0x278>)
 8010c6e:	695b      	ldr	r3, [r3, #20]
 8010c70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8010c74:	2be0      	cmp	r3, #224	; 0xe0
 8010c76:	d009      	beq.n	8010c8c <ip4_input+0x240>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8010c78:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010c7c:	4619      	mov	r1, r3
 8010c7e:	6878      	ldr	r0, [r7, #4]
 8010c80:	f002 fb1f 	bl	80132c2 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8010c84:	2102      	movs	r1, #2
 8010c86:	6878      	ldr	r0, [r7, #4]
 8010c88:	f7ff fcde 	bl	8010648 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8010c8c:	6878      	ldr	r0, [r7, #4]
 8010c8e:	f002 fb2b 	bl	80132e8 <pbuf_free>
        break;
 8010c92:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8010c94:	4b0b      	ldr	r3, [pc, #44]	; (8010cc4 <ip4_input+0x278>)
 8010c96:	2200      	movs	r2, #0
 8010c98:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8010c9a:	4b0a      	ldr	r3, [pc, #40]	; (8010cc4 <ip4_input+0x278>)
 8010c9c:	2200      	movs	r2, #0
 8010c9e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8010ca0:	4b08      	ldr	r3, [pc, #32]	; (8010cc4 <ip4_input+0x278>)
 8010ca2:	2200      	movs	r2, #0
 8010ca4:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8010ca6:	4b07      	ldr	r3, [pc, #28]	; (8010cc4 <ip4_input+0x278>)
 8010ca8:	2200      	movs	r2, #0
 8010caa:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8010cac:	4b05      	ldr	r3, [pc, #20]	; (8010cc4 <ip4_input+0x278>)
 8010cae:	2200      	movs	r2, #0
 8010cb0:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8010cb2:	4b04      	ldr	r3, [pc, #16]	; (8010cc4 <ip4_input+0x278>)
 8010cb4:	2200      	movs	r2, #0
 8010cb6:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8010cb8:	2300      	movs	r3, #0
}
 8010cba:	4618      	mov	r0, r3
 8010cbc:	3720      	adds	r7, #32
 8010cbe:	46bd      	mov	sp, r7
 8010cc0:	bd80      	pop	{r7, pc}
 8010cc2:	bf00      	nop
 8010cc4:	24005960 	.word	0x24005960
 8010cc8:	24008a30 	.word	0x24008a30

08010ccc <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8010ccc:	b580      	push	{r7, lr}
 8010cce:	b08a      	sub	sp, #40	; 0x28
 8010cd0:	af04      	add	r7, sp, #16
 8010cd2:	60f8      	str	r0, [r7, #12]
 8010cd4:	60b9      	str	r1, [r7, #8]
 8010cd6:	607a      	str	r2, [r7, #4]
 8010cd8:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8010cda:	68bb      	ldr	r3, [r7, #8]
 8010cdc:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d009      	beq.n	8010cf8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8010ce4:	68bb      	ldr	r3, [r7, #8]
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d003      	beq.n	8010cf2 <ip4_output_if+0x26>
 8010cea:	68bb      	ldr	r3, [r7, #8]
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d102      	bne.n	8010cf8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8010cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cf4:	3304      	adds	r3, #4
 8010cf6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8010cf8:	78fa      	ldrb	r2, [r7, #3]
 8010cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cfc:	9302      	str	r3, [sp, #8]
 8010cfe:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8010d02:	9301      	str	r3, [sp, #4]
 8010d04:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010d08:	9300      	str	r3, [sp, #0]
 8010d0a:	4613      	mov	r3, r2
 8010d0c:	687a      	ldr	r2, [r7, #4]
 8010d0e:	6979      	ldr	r1, [r7, #20]
 8010d10:	68f8      	ldr	r0, [r7, #12]
 8010d12:	f000 f805 	bl	8010d20 <ip4_output_if_src>
 8010d16:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8010d18:	4618      	mov	r0, r3
 8010d1a:	3718      	adds	r7, #24
 8010d1c:	46bd      	mov	sp, r7
 8010d1e:	bd80      	pop	{r7, pc}

08010d20 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8010d20:	b580      	push	{r7, lr}
 8010d22:	b088      	sub	sp, #32
 8010d24:	af00      	add	r7, sp, #0
 8010d26:	60f8      	str	r0, [r7, #12]
 8010d28:	60b9      	str	r1, [r7, #8]
 8010d2a:	607a      	str	r2, [r7, #4]
 8010d2c:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8010d2e:	68fb      	ldr	r3, [r7, #12]
 8010d30:	7b9b      	ldrb	r3, [r3, #14]
 8010d32:	2b01      	cmp	r3, #1
 8010d34:	d006      	beq.n	8010d44 <ip4_output_if_src+0x24>
 8010d36:	4b4b      	ldr	r3, [pc, #300]	; (8010e64 <ip4_output_if_src+0x144>)
 8010d38:	f44f 7255 	mov.w	r2, #852	; 0x354
 8010d3c:	494a      	ldr	r1, [pc, #296]	; (8010e68 <ip4_output_if_src+0x148>)
 8010d3e:	484b      	ldr	r0, [pc, #300]	; (8010e6c <ip4_output_if_src+0x14c>)
 8010d40:	f009 ff12 	bl	801ab68 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d060      	beq.n	8010e0c <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8010d4a:	2314      	movs	r3, #20
 8010d4c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8010d4e:	2114      	movs	r1, #20
 8010d50:	68f8      	ldr	r0, [r7, #12]
 8010d52:	f002 fa33 	bl	80131bc <pbuf_add_header>
 8010d56:	4603      	mov	r3, r0
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d002      	beq.n	8010d62 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8010d5c:	f06f 0301 	mvn.w	r3, #1
 8010d60:	e07c      	b.n	8010e5c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8010d62:	68fb      	ldr	r3, [r7, #12]
 8010d64:	685b      	ldr	r3, [r3, #4]
 8010d66:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	895b      	ldrh	r3, [r3, #10]
 8010d6c:	2b13      	cmp	r3, #19
 8010d6e:	d806      	bhi.n	8010d7e <ip4_output_if_src+0x5e>
 8010d70:	4b3c      	ldr	r3, [pc, #240]	; (8010e64 <ip4_output_if_src+0x144>)
 8010d72:	f240 3289 	movw	r2, #905	; 0x389
 8010d76:	493e      	ldr	r1, [pc, #248]	; (8010e70 <ip4_output_if_src+0x150>)
 8010d78:	483c      	ldr	r0, [pc, #240]	; (8010e6c <ip4_output_if_src+0x14c>)
 8010d7a:	f009 fef5 	bl	801ab68 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8010d7e:	69fb      	ldr	r3, [r7, #28]
 8010d80:	78fa      	ldrb	r2, [r7, #3]
 8010d82:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8010d84:	69fb      	ldr	r3, [r7, #28]
 8010d86:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8010d8a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	681a      	ldr	r2, [r3, #0]
 8010d90:	69fb      	ldr	r3, [r7, #28]
 8010d92:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8010d94:	8b7b      	ldrh	r3, [r7, #26]
 8010d96:	089b      	lsrs	r3, r3, #2
 8010d98:	b29b      	uxth	r3, r3
 8010d9a:	b2db      	uxtb	r3, r3
 8010d9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010da0:	b2da      	uxtb	r2, r3
 8010da2:	69fb      	ldr	r3, [r7, #28]
 8010da4:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8010da6:	69fb      	ldr	r3, [r7, #28]
 8010da8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8010dac:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8010dae:	68fb      	ldr	r3, [r7, #12]
 8010db0:	891b      	ldrh	r3, [r3, #8]
 8010db2:	4618      	mov	r0, r3
 8010db4:	f7fc fc30 	bl	800d618 <lwip_htons>
 8010db8:	4603      	mov	r3, r0
 8010dba:	461a      	mov	r2, r3
 8010dbc:	69fb      	ldr	r3, [r7, #28]
 8010dbe:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8010dc0:	69fb      	ldr	r3, [r7, #28]
 8010dc2:	2200      	movs	r2, #0
 8010dc4:	719a      	strb	r2, [r3, #6]
 8010dc6:	2200      	movs	r2, #0
 8010dc8:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8010dca:	4b2a      	ldr	r3, [pc, #168]	; (8010e74 <ip4_output_if_src+0x154>)
 8010dcc:	881b      	ldrh	r3, [r3, #0]
 8010dce:	4618      	mov	r0, r3
 8010dd0:	f7fc fc22 	bl	800d618 <lwip_htons>
 8010dd4:	4603      	mov	r3, r0
 8010dd6:	461a      	mov	r2, r3
 8010dd8:	69fb      	ldr	r3, [r7, #28]
 8010dda:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8010ddc:	4b25      	ldr	r3, [pc, #148]	; (8010e74 <ip4_output_if_src+0x154>)
 8010dde:	881b      	ldrh	r3, [r3, #0]
 8010de0:	3301      	adds	r3, #1
 8010de2:	b29a      	uxth	r2, r3
 8010de4:	4b23      	ldr	r3, [pc, #140]	; (8010e74 <ip4_output_if_src+0x154>)
 8010de6:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8010de8:	68bb      	ldr	r3, [r7, #8]
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d104      	bne.n	8010df8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8010dee:	4b22      	ldr	r3, [pc, #136]	; (8010e78 <ip4_output_if_src+0x158>)
 8010df0:	681a      	ldr	r2, [r3, #0]
 8010df2:	69fb      	ldr	r3, [r7, #28]
 8010df4:	60da      	str	r2, [r3, #12]
 8010df6:	e003      	b.n	8010e00 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8010df8:	68bb      	ldr	r3, [r7, #8]
 8010dfa:	681a      	ldr	r2, [r3, #0]
 8010dfc:	69fb      	ldr	r3, [r7, #28]
 8010dfe:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8010e00:	69fb      	ldr	r3, [r7, #28]
 8010e02:	2200      	movs	r2, #0
 8010e04:	729a      	strb	r2, [r3, #10]
 8010e06:	2200      	movs	r2, #0
 8010e08:	72da      	strb	r2, [r3, #11]
 8010e0a:	e00f      	b.n	8010e2c <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8010e0c:	68fb      	ldr	r3, [r7, #12]
 8010e0e:	895b      	ldrh	r3, [r3, #10]
 8010e10:	2b13      	cmp	r3, #19
 8010e12:	d802      	bhi.n	8010e1a <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8010e14:	f06f 0301 	mvn.w	r3, #1
 8010e18:	e020      	b.n	8010e5c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8010e1a:	68fb      	ldr	r3, [r7, #12]
 8010e1c:	685b      	ldr	r3, [r3, #4]
 8010e1e:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8010e20:	69fb      	ldr	r3, [r7, #28]
 8010e22:	691b      	ldr	r3, [r3, #16]
 8010e24:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8010e26:	f107 0314 	add.w	r3, r7, #20
 8010e2a:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8010e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d00c      	beq.n	8010e4e <ip4_output_if_src+0x12e>
 8010e34:	68fb      	ldr	r3, [r7, #12]
 8010e36:	891a      	ldrh	r2, [r3, #8]
 8010e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010e3c:	429a      	cmp	r2, r3
 8010e3e:	d906      	bls.n	8010e4e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8010e40:	687a      	ldr	r2, [r7, #4]
 8010e42:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010e44:	68f8      	ldr	r0, [r7, #12]
 8010e46:	f000 fd4b 	bl	80118e0 <ip4_frag>
 8010e4a:	4603      	mov	r3, r0
 8010e4c:	e006      	b.n	8010e5c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8010e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e50:	695b      	ldr	r3, [r3, #20]
 8010e52:	687a      	ldr	r2, [r7, #4]
 8010e54:	68f9      	ldr	r1, [r7, #12]
 8010e56:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010e58:	4798      	blx	r3
 8010e5a:	4603      	mov	r3, r0
}
 8010e5c:	4618      	mov	r0, r3
 8010e5e:	3720      	adds	r7, #32
 8010e60:	46bd      	mov	sp, r7
 8010e62:	bd80      	pop	{r7, pc}
 8010e64:	0801d5a4 	.word	0x0801d5a4
 8010e68:	0801d5f8 	.word	0x0801d5f8
 8010e6c:	0801d604 	.word	0x0801d604
 8010e70:	0801d62c 	.word	0x0801d62c
 8010e74:	240048d2 	.word	0x240048d2
 8010e78:	0801fe5c 	.word	0x0801fe5c

08010e7c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8010e7c:	b480      	push	{r7}
 8010e7e:	b085      	sub	sp, #20
 8010e80:	af00      	add	r7, sp, #0
 8010e82:	6078      	str	r0, [r7, #4]
 8010e84:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010e90:	d002      	beq.n	8010e98 <ip4_addr_isbroadcast_u32+0x1c>
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d101      	bne.n	8010e9c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8010e98:	2301      	movs	r3, #1
 8010e9a:	e02a      	b.n	8010ef2 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8010e9c:	683b      	ldr	r3, [r7, #0]
 8010e9e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8010ea2:	f003 0302 	and.w	r3, r3, #2
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d101      	bne.n	8010eae <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8010eaa:	2300      	movs	r3, #0
 8010eac:	e021      	b.n	8010ef2 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8010eae:	683b      	ldr	r3, [r7, #0]
 8010eb0:	3304      	adds	r3, #4
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	687a      	ldr	r2, [r7, #4]
 8010eb6:	429a      	cmp	r2, r3
 8010eb8:	d101      	bne.n	8010ebe <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8010eba:	2300      	movs	r3, #0
 8010ebc:	e019      	b.n	8010ef2 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8010ebe:	68fa      	ldr	r2, [r7, #12]
 8010ec0:	683b      	ldr	r3, [r7, #0]
 8010ec2:	3304      	adds	r3, #4
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	405a      	eors	r2, r3
 8010ec8:	683b      	ldr	r3, [r7, #0]
 8010eca:	3308      	adds	r3, #8
 8010ecc:	681b      	ldr	r3, [r3, #0]
 8010ece:	4013      	ands	r3, r2
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d10d      	bne.n	8010ef0 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8010ed4:	683b      	ldr	r3, [r7, #0]
 8010ed6:	3308      	adds	r3, #8
 8010ed8:	681b      	ldr	r3, [r3, #0]
 8010eda:	43da      	mvns	r2, r3
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8010ee0:	683b      	ldr	r3, [r7, #0]
 8010ee2:	3308      	adds	r3, #8
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8010ee8:	429a      	cmp	r2, r3
 8010eea:	d101      	bne.n	8010ef0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8010eec:	2301      	movs	r3, #1
 8010eee:	e000      	b.n	8010ef2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8010ef0:	2300      	movs	r3, #0
  }
}
 8010ef2:	4618      	mov	r0, r3
 8010ef4:	3714      	adds	r7, #20
 8010ef6:	46bd      	mov	sp, r7
 8010ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010efc:	4770      	bx	lr
	...

08010f00 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8010f00:	b580      	push	{r7, lr}
 8010f02:	b084      	sub	sp, #16
 8010f04:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8010f06:	2300      	movs	r3, #0
 8010f08:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8010f0a:	4b12      	ldr	r3, [pc, #72]	; (8010f54 <ip_reass_tmr+0x54>)
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8010f10:	e018      	b.n	8010f44 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8010f12:	68fb      	ldr	r3, [r7, #12]
 8010f14:	7fdb      	ldrb	r3, [r3, #31]
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d00b      	beq.n	8010f32 <ip_reass_tmr+0x32>
      r->timer--;
 8010f1a:	68fb      	ldr	r3, [r7, #12]
 8010f1c:	7fdb      	ldrb	r3, [r3, #31]
 8010f1e:	3b01      	subs	r3, #1
 8010f20:	b2da      	uxtb	r2, r3
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8010f2a:	68fb      	ldr	r3, [r7, #12]
 8010f2c:	681b      	ldr	r3, [r3, #0]
 8010f2e:	60fb      	str	r3, [r7, #12]
 8010f30:	e008      	b.n	8010f44 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8010f3c:	68b9      	ldr	r1, [r7, #8]
 8010f3e:	6878      	ldr	r0, [r7, #4]
 8010f40:	f000 f80a 	bl	8010f58 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d1e3      	bne.n	8010f12 <ip_reass_tmr+0x12>
    }
  }
}
 8010f4a:	bf00      	nop
 8010f4c:	3710      	adds	r7, #16
 8010f4e:	46bd      	mov	sp, r7
 8010f50:	bd80      	pop	{r7, pc}
 8010f52:	bf00      	nop
 8010f54:	240048d4 	.word	0x240048d4

08010f58 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8010f58:	b580      	push	{r7, lr}
 8010f5a:	b088      	sub	sp, #32
 8010f5c:	af00      	add	r7, sp, #0
 8010f5e:	6078      	str	r0, [r7, #4]
 8010f60:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8010f62:	2300      	movs	r3, #0
 8010f64:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8010f66:	683a      	ldr	r2, [r7, #0]
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	429a      	cmp	r2, r3
 8010f6c:	d105      	bne.n	8010f7a <ip_reass_free_complete_datagram+0x22>
 8010f6e:	4b45      	ldr	r3, [pc, #276]	; (8011084 <ip_reass_free_complete_datagram+0x12c>)
 8010f70:	22ab      	movs	r2, #171	; 0xab
 8010f72:	4945      	ldr	r1, [pc, #276]	; (8011088 <ip_reass_free_complete_datagram+0x130>)
 8010f74:	4845      	ldr	r0, [pc, #276]	; (801108c <ip_reass_free_complete_datagram+0x134>)
 8010f76:	f009 fdf7 	bl	801ab68 <iprintf>
  if (prev != NULL) {
 8010f7a:	683b      	ldr	r3, [r7, #0]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d00a      	beq.n	8010f96 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8010f80:	683b      	ldr	r3, [r7, #0]
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	687a      	ldr	r2, [r7, #4]
 8010f86:	429a      	cmp	r2, r3
 8010f88:	d005      	beq.n	8010f96 <ip_reass_free_complete_datagram+0x3e>
 8010f8a:	4b3e      	ldr	r3, [pc, #248]	; (8011084 <ip_reass_free_complete_datagram+0x12c>)
 8010f8c:	22ad      	movs	r2, #173	; 0xad
 8010f8e:	4940      	ldr	r1, [pc, #256]	; (8011090 <ip_reass_free_complete_datagram+0x138>)
 8010f90:	483e      	ldr	r0, [pc, #248]	; (801108c <ip_reass_free_complete_datagram+0x134>)
 8010f92:	f009 fde9 	bl	801ab68 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	685b      	ldr	r3, [r3, #4]
 8010f9a:	685b      	ldr	r3, [r3, #4]
 8010f9c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8010f9e:	697b      	ldr	r3, [r7, #20]
 8010fa0:	889b      	ldrh	r3, [r3, #4]
 8010fa2:	b29b      	uxth	r3, r3
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d12a      	bne.n	8010ffe <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	685b      	ldr	r3, [r3, #4]
 8010fac:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8010fae:	697b      	ldr	r3, [r7, #20]
 8010fb0:	681a      	ldr	r2, [r3, #0]
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8010fb6:	69bb      	ldr	r3, [r7, #24]
 8010fb8:	6858      	ldr	r0, [r3, #4]
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	3308      	adds	r3, #8
 8010fbe:	2214      	movs	r2, #20
 8010fc0:	4619      	mov	r1, r3
 8010fc2:	f009 f96a 	bl	801a29a <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8010fc6:	2101      	movs	r1, #1
 8010fc8:	69b8      	ldr	r0, [r7, #24]
 8010fca:	f7ff fb4d 	bl	8010668 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8010fce:	69b8      	ldr	r0, [r7, #24]
 8010fd0:	f002 fa18 	bl	8013404 <pbuf_clen>
 8010fd4:	4603      	mov	r3, r0
 8010fd6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8010fd8:	8bfa      	ldrh	r2, [r7, #30]
 8010fda:	8a7b      	ldrh	r3, [r7, #18]
 8010fdc:	4413      	add	r3, r2
 8010fde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010fe2:	db05      	blt.n	8010ff0 <ip_reass_free_complete_datagram+0x98>
 8010fe4:	4b27      	ldr	r3, [pc, #156]	; (8011084 <ip_reass_free_complete_datagram+0x12c>)
 8010fe6:	22bc      	movs	r2, #188	; 0xbc
 8010fe8:	492a      	ldr	r1, [pc, #168]	; (8011094 <ip_reass_free_complete_datagram+0x13c>)
 8010fea:	4828      	ldr	r0, [pc, #160]	; (801108c <ip_reass_free_complete_datagram+0x134>)
 8010fec:	f009 fdbc 	bl	801ab68 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8010ff0:	8bfa      	ldrh	r2, [r7, #30]
 8010ff2:	8a7b      	ldrh	r3, [r7, #18]
 8010ff4:	4413      	add	r3, r2
 8010ff6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8010ff8:	69b8      	ldr	r0, [r7, #24]
 8010ffa:	f002 f975 	bl	80132e8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	685b      	ldr	r3, [r3, #4]
 8011002:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8011004:	e01f      	b.n	8011046 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8011006:	69bb      	ldr	r3, [r7, #24]
 8011008:	685b      	ldr	r3, [r3, #4]
 801100a:	617b      	str	r3, [r7, #20]
    pcur = p;
 801100c:	69bb      	ldr	r3, [r7, #24]
 801100e:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8011010:	697b      	ldr	r3, [r7, #20]
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8011016:	68f8      	ldr	r0, [r7, #12]
 8011018:	f002 f9f4 	bl	8013404 <pbuf_clen>
 801101c:	4603      	mov	r3, r0
 801101e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8011020:	8bfa      	ldrh	r2, [r7, #30]
 8011022:	8a7b      	ldrh	r3, [r7, #18]
 8011024:	4413      	add	r3, r2
 8011026:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801102a:	db05      	blt.n	8011038 <ip_reass_free_complete_datagram+0xe0>
 801102c:	4b15      	ldr	r3, [pc, #84]	; (8011084 <ip_reass_free_complete_datagram+0x12c>)
 801102e:	22cc      	movs	r2, #204	; 0xcc
 8011030:	4918      	ldr	r1, [pc, #96]	; (8011094 <ip_reass_free_complete_datagram+0x13c>)
 8011032:	4816      	ldr	r0, [pc, #88]	; (801108c <ip_reass_free_complete_datagram+0x134>)
 8011034:	f009 fd98 	bl	801ab68 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8011038:	8bfa      	ldrh	r2, [r7, #30]
 801103a:	8a7b      	ldrh	r3, [r7, #18]
 801103c:	4413      	add	r3, r2
 801103e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8011040:	68f8      	ldr	r0, [r7, #12]
 8011042:	f002 f951 	bl	80132e8 <pbuf_free>
  while (p != NULL) {
 8011046:	69bb      	ldr	r3, [r7, #24]
 8011048:	2b00      	cmp	r3, #0
 801104a:	d1dc      	bne.n	8011006 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801104c:	6839      	ldr	r1, [r7, #0]
 801104e:	6878      	ldr	r0, [r7, #4]
 8011050:	f000 f8c2 	bl	80111d8 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8011054:	4b10      	ldr	r3, [pc, #64]	; (8011098 <ip_reass_free_complete_datagram+0x140>)
 8011056:	881b      	ldrh	r3, [r3, #0]
 8011058:	8bfa      	ldrh	r2, [r7, #30]
 801105a:	429a      	cmp	r2, r3
 801105c:	d905      	bls.n	801106a <ip_reass_free_complete_datagram+0x112>
 801105e:	4b09      	ldr	r3, [pc, #36]	; (8011084 <ip_reass_free_complete_datagram+0x12c>)
 8011060:	22d2      	movs	r2, #210	; 0xd2
 8011062:	490e      	ldr	r1, [pc, #56]	; (801109c <ip_reass_free_complete_datagram+0x144>)
 8011064:	4809      	ldr	r0, [pc, #36]	; (801108c <ip_reass_free_complete_datagram+0x134>)
 8011066:	f009 fd7f 	bl	801ab68 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801106a:	4b0b      	ldr	r3, [pc, #44]	; (8011098 <ip_reass_free_complete_datagram+0x140>)
 801106c:	881a      	ldrh	r2, [r3, #0]
 801106e:	8bfb      	ldrh	r3, [r7, #30]
 8011070:	1ad3      	subs	r3, r2, r3
 8011072:	b29a      	uxth	r2, r3
 8011074:	4b08      	ldr	r3, [pc, #32]	; (8011098 <ip_reass_free_complete_datagram+0x140>)
 8011076:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8011078:	8bfb      	ldrh	r3, [r7, #30]
}
 801107a:	4618      	mov	r0, r3
 801107c:	3720      	adds	r7, #32
 801107e:	46bd      	mov	sp, r7
 8011080:	bd80      	pop	{r7, pc}
 8011082:	bf00      	nop
 8011084:	0801d65c 	.word	0x0801d65c
 8011088:	0801d6b4 	.word	0x0801d6b4
 801108c:	0801d6c0 	.word	0x0801d6c0
 8011090:	0801d6e8 	.word	0x0801d6e8
 8011094:	0801d6fc 	.word	0x0801d6fc
 8011098:	240048d8 	.word	0x240048d8
 801109c:	0801d71c 	.word	0x0801d71c

080110a0 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80110a0:	b580      	push	{r7, lr}
 80110a2:	b08a      	sub	sp, #40	; 0x28
 80110a4:	af00      	add	r7, sp, #0
 80110a6:	6078      	str	r0, [r7, #4]
 80110a8:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 80110aa:	2300      	movs	r3, #0
 80110ac:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80110ae:	2300      	movs	r3, #0
 80110b0:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80110b2:	2300      	movs	r3, #0
 80110b4:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80110b6:	2300      	movs	r3, #0
 80110b8:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80110ba:	2300      	movs	r3, #0
 80110bc:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80110be:	4b28      	ldr	r3, [pc, #160]	; (8011160 <ip_reass_remove_oldest_datagram+0xc0>)
 80110c0:	681b      	ldr	r3, [r3, #0]
 80110c2:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80110c4:	e030      	b.n	8011128 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80110c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110c8:	695a      	ldr	r2, [r3, #20]
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	68db      	ldr	r3, [r3, #12]
 80110ce:	429a      	cmp	r2, r3
 80110d0:	d10c      	bne.n	80110ec <ip_reass_remove_oldest_datagram+0x4c>
 80110d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110d4:	699a      	ldr	r2, [r3, #24]
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	691b      	ldr	r3, [r3, #16]
 80110da:	429a      	cmp	r2, r3
 80110dc:	d106      	bne.n	80110ec <ip_reass_remove_oldest_datagram+0x4c>
 80110de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110e0:	899a      	ldrh	r2, [r3, #12]
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	889b      	ldrh	r3, [r3, #4]
 80110e6:	b29b      	uxth	r3, r3
 80110e8:	429a      	cmp	r2, r3
 80110ea:	d014      	beq.n	8011116 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80110ec:	693b      	ldr	r3, [r7, #16]
 80110ee:	3301      	adds	r3, #1
 80110f0:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80110f2:	6a3b      	ldr	r3, [r7, #32]
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d104      	bne.n	8011102 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80110f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110fa:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80110fc:	69fb      	ldr	r3, [r7, #28]
 80110fe:	61bb      	str	r3, [r7, #24]
 8011100:	e009      	b.n	8011116 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8011102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011104:	7fda      	ldrb	r2, [r3, #31]
 8011106:	6a3b      	ldr	r3, [r7, #32]
 8011108:	7fdb      	ldrb	r3, [r3, #31]
 801110a:	429a      	cmp	r2, r3
 801110c:	d803      	bhi.n	8011116 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801110e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011110:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8011112:	69fb      	ldr	r3, [r7, #28]
 8011114:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8011116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011118:	681b      	ldr	r3, [r3, #0]
 801111a:	2b00      	cmp	r3, #0
 801111c:	d001      	beq.n	8011122 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801111e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011120:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8011122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8011128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801112a:	2b00      	cmp	r3, #0
 801112c:	d1cb      	bne.n	80110c6 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801112e:	6a3b      	ldr	r3, [r7, #32]
 8011130:	2b00      	cmp	r3, #0
 8011132:	d008      	beq.n	8011146 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8011134:	69b9      	ldr	r1, [r7, #24]
 8011136:	6a38      	ldr	r0, [r7, #32]
 8011138:	f7ff ff0e 	bl	8010f58 <ip_reass_free_complete_datagram>
 801113c:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801113e:	697a      	ldr	r2, [r7, #20]
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	4413      	add	r3, r2
 8011144:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8011146:	697a      	ldr	r2, [r7, #20]
 8011148:	683b      	ldr	r3, [r7, #0]
 801114a:	429a      	cmp	r2, r3
 801114c:	da02      	bge.n	8011154 <ip_reass_remove_oldest_datagram+0xb4>
 801114e:	693b      	ldr	r3, [r7, #16]
 8011150:	2b01      	cmp	r3, #1
 8011152:	dcac      	bgt.n	80110ae <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8011154:	697b      	ldr	r3, [r7, #20]
}
 8011156:	4618      	mov	r0, r3
 8011158:	3728      	adds	r7, #40	; 0x28
 801115a:	46bd      	mov	sp, r7
 801115c:	bd80      	pop	{r7, pc}
 801115e:	bf00      	nop
 8011160:	240048d4 	.word	0x240048d4

08011164 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8011164:	b580      	push	{r7, lr}
 8011166:	b084      	sub	sp, #16
 8011168:	af00      	add	r7, sp, #0
 801116a:	6078      	str	r0, [r7, #4]
 801116c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801116e:	2004      	movs	r0, #4
 8011170:	f001 f998 	bl	80124a4 <memp_malloc>
 8011174:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8011176:	68fb      	ldr	r3, [r7, #12]
 8011178:	2b00      	cmp	r3, #0
 801117a:	d110      	bne.n	801119e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801117c:	6839      	ldr	r1, [r7, #0]
 801117e:	6878      	ldr	r0, [r7, #4]
 8011180:	f7ff ff8e 	bl	80110a0 <ip_reass_remove_oldest_datagram>
 8011184:	4602      	mov	r2, r0
 8011186:	683b      	ldr	r3, [r7, #0]
 8011188:	4293      	cmp	r3, r2
 801118a:	dc03      	bgt.n	8011194 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801118c:	2004      	movs	r0, #4
 801118e:	f001 f989 	bl	80124a4 <memp_malloc>
 8011192:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8011194:	68fb      	ldr	r3, [r7, #12]
 8011196:	2b00      	cmp	r3, #0
 8011198:	d101      	bne.n	801119e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801119a:	2300      	movs	r3, #0
 801119c:	e016      	b.n	80111cc <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801119e:	2220      	movs	r2, #32
 80111a0:	2100      	movs	r1, #0
 80111a2:	68f8      	ldr	r0, [r7, #12]
 80111a4:	f009 f89d 	bl	801a2e2 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	220f      	movs	r2, #15
 80111ac:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80111ae:	4b09      	ldr	r3, [pc, #36]	; (80111d4 <ip_reass_enqueue_new_datagram+0x70>)
 80111b0:	681a      	ldr	r2, [r3, #0]
 80111b2:	68fb      	ldr	r3, [r7, #12]
 80111b4:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80111b6:	4a07      	ldr	r2, [pc, #28]	; (80111d4 <ip_reass_enqueue_new_datagram+0x70>)
 80111b8:	68fb      	ldr	r3, [r7, #12]
 80111ba:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	3308      	adds	r3, #8
 80111c0:	2214      	movs	r2, #20
 80111c2:	6879      	ldr	r1, [r7, #4]
 80111c4:	4618      	mov	r0, r3
 80111c6:	f009 f868 	bl	801a29a <memcpy>
  return ipr;
 80111ca:	68fb      	ldr	r3, [r7, #12]
}
 80111cc:	4618      	mov	r0, r3
 80111ce:	3710      	adds	r7, #16
 80111d0:	46bd      	mov	sp, r7
 80111d2:	bd80      	pop	{r7, pc}
 80111d4:	240048d4 	.word	0x240048d4

080111d8 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80111d8:	b580      	push	{r7, lr}
 80111da:	b082      	sub	sp, #8
 80111dc:	af00      	add	r7, sp, #0
 80111de:	6078      	str	r0, [r7, #4]
 80111e0:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80111e2:	4b10      	ldr	r3, [pc, #64]	; (8011224 <ip_reass_dequeue_datagram+0x4c>)
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	687a      	ldr	r2, [r7, #4]
 80111e8:	429a      	cmp	r2, r3
 80111ea:	d104      	bne.n	80111f6 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	4a0c      	ldr	r2, [pc, #48]	; (8011224 <ip_reass_dequeue_datagram+0x4c>)
 80111f2:	6013      	str	r3, [r2, #0]
 80111f4:	e00d      	b.n	8011212 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80111f6:	683b      	ldr	r3, [r7, #0]
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	d106      	bne.n	801120a <ip_reass_dequeue_datagram+0x32>
 80111fc:	4b0a      	ldr	r3, [pc, #40]	; (8011228 <ip_reass_dequeue_datagram+0x50>)
 80111fe:	f240 1245 	movw	r2, #325	; 0x145
 8011202:	490a      	ldr	r1, [pc, #40]	; (801122c <ip_reass_dequeue_datagram+0x54>)
 8011204:	480a      	ldr	r0, [pc, #40]	; (8011230 <ip_reass_dequeue_datagram+0x58>)
 8011206:	f009 fcaf 	bl	801ab68 <iprintf>
    prev->next = ipr->next;
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	681a      	ldr	r2, [r3, #0]
 801120e:	683b      	ldr	r3, [r7, #0]
 8011210:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8011212:	6879      	ldr	r1, [r7, #4]
 8011214:	2004      	movs	r0, #4
 8011216:	f001 f9bb 	bl	8012590 <memp_free>
}
 801121a:	bf00      	nop
 801121c:	3708      	adds	r7, #8
 801121e:	46bd      	mov	sp, r7
 8011220:	bd80      	pop	{r7, pc}
 8011222:	bf00      	nop
 8011224:	240048d4 	.word	0x240048d4
 8011228:	0801d65c 	.word	0x0801d65c
 801122c:	0801d740 	.word	0x0801d740
 8011230:	0801d6c0 	.word	0x0801d6c0

08011234 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8011234:	b580      	push	{r7, lr}
 8011236:	b08c      	sub	sp, #48	; 0x30
 8011238:	af00      	add	r7, sp, #0
 801123a:	60f8      	str	r0, [r7, #12]
 801123c:	60b9      	str	r1, [r7, #8]
 801123e:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8011240:	2300      	movs	r3, #0
 8011242:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8011244:	2301      	movs	r3, #1
 8011246:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8011248:	68bb      	ldr	r3, [r7, #8]
 801124a:	685b      	ldr	r3, [r3, #4]
 801124c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801124e:	69fb      	ldr	r3, [r7, #28]
 8011250:	885b      	ldrh	r3, [r3, #2]
 8011252:	b29b      	uxth	r3, r3
 8011254:	4618      	mov	r0, r3
 8011256:	f7fc f9df 	bl	800d618 <lwip_htons>
 801125a:	4603      	mov	r3, r0
 801125c:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801125e:	69fb      	ldr	r3, [r7, #28]
 8011260:	781b      	ldrb	r3, [r3, #0]
 8011262:	f003 030f 	and.w	r3, r3, #15
 8011266:	b2db      	uxtb	r3, r3
 8011268:	009b      	lsls	r3, r3, #2
 801126a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801126c:	7e7b      	ldrb	r3, [r7, #25]
 801126e:	b29b      	uxth	r3, r3
 8011270:	8b7a      	ldrh	r2, [r7, #26]
 8011272:	429a      	cmp	r2, r3
 8011274:	d202      	bcs.n	801127c <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011276:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801127a:	e135      	b.n	80114e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801127c:	7e7b      	ldrb	r3, [r7, #25]
 801127e:	b29b      	uxth	r3, r3
 8011280:	8b7a      	ldrh	r2, [r7, #26]
 8011282:	1ad3      	subs	r3, r2, r3
 8011284:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8011286:	69fb      	ldr	r3, [r7, #28]
 8011288:	88db      	ldrh	r3, [r3, #6]
 801128a:	b29b      	uxth	r3, r3
 801128c:	4618      	mov	r0, r3
 801128e:	f7fc f9c3 	bl	800d618 <lwip_htons>
 8011292:	4603      	mov	r3, r0
 8011294:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011298:	b29b      	uxth	r3, r3
 801129a:	00db      	lsls	r3, r3, #3
 801129c:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801129e:	68bb      	ldr	r3, [r7, #8]
 80112a0:	685b      	ldr	r3, [r3, #4]
 80112a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 80112a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112a6:	2200      	movs	r2, #0
 80112a8:	701a      	strb	r2, [r3, #0]
 80112aa:	2200      	movs	r2, #0
 80112ac:	705a      	strb	r2, [r3, #1]
 80112ae:	2200      	movs	r2, #0
 80112b0:	709a      	strb	r2, [r3, #2]
 80112b2:	2200      	movs	r2, #0
 80112b4:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80112b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112b8:	8afa      	ldrh	r2, [r7, #22]
 80112ba:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 80112bc:	8afa      	ldrh	r2, [r7, #22]
 80112be:	8b7b      	ldrh	r3, [r7, #26]
 80112c0:	4413      	add	r3, r2
 80112c2:	b29a      	uxth	r2, r3
 80112c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112c6:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 80112c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112ca:	88db      	ldrh	r3, [r3, #6]
 80112cc:	b29b      	uxth	r3, r3
 80112ce:	8afa      	ldrh	r2, [r7, #22]
 80112d0:	429a      	cmp	r2, r3
 80112d2:	d902      	bls.n	80112da <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80112d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80112d8:	e106      	b.n	80114e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	685b      	ldr	r3, [r3, #4]
 80112de:	627b      	str	r3, [r7, #36]	; 0x24
 80112e0:	e068      	b.n	80113b4 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80112e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112e4:	685b      	ldr	r3, [r3, #4]
 80112e6:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 80112e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112ea:	889b      	ldrh	r3, [r3, #4]
 80112ec:	b29a      	uxth	r2, r3
 80112ee:	693b      	ldr	r3, [r7, #16]
 80112f0:	889b      	ldrh	r3, [r3, #4]
 80112f2:	b29b      	uxth	r3, r3
 80112f4:	429a      	cmp	r2, r3
 80112f6:	d235      	bcs.n	8011364 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80112f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80112fc:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80112fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011300:	2b00      	cmp	r3, #0
 8011302:	d020      	beq.n	8011346 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8011304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011306:	889b      	ldrh	r3, [r3, #4]
 8011308:	b29a      	uxth	r2, r3
 801130a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801130c:	88db      	ldrh	r3, [r3, #6]
 801130e:	b29b      	uxth	r3, r3
 8011310:	429a      	cmp	r2, r3
 8011312:	d307      	bcc.n	8011324 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8011314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011316:	88db      	ldrh	r3, [r3, #6]
 8011318:	b29a      	uxth	r2, r3
 801131a:	693b      	ldr	r3, [r7, #16]
 801131c:	889b      	ldrh	r3, [r3, #4]
 801131e:	b29b      	uxth	r3, r3
 8011320:	429a      	cmp	r2, r3
 8011322:	d902      	bls.n	801132a <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011324:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011328:	e0de      	b.n	80114e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801132a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801132c:	68ba      	ldr	r2, [r7, #8]
 801132e:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8011330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011332:	88db      	ldrh	r3, [r3, #6]
 8011334:	b29a      	uxth	r2, r3
 8011336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011338:	889b      	ldrh	r3, [r3, #4]
 801133a:	b29b      	uxth	r3, r3
 801133c:	429a      	cmp	r2, r3
 801133e:	d03d      	beq.n	80113bc <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8011340:	2300      	movs	r3, #0
 8011342:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8011344:	e03a      	b.n	80113bc <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8011346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011348:	88db      	ldrh	r3, [r3, #6]
 801134a:	b29a      	uxth	r2, r3
 801134c:	693b      	ldr	r3, [r7, #16]
 801134e:	889b      	ldrh	r3, [r3, #4]
 8011350:	b29b      	uxth	r3, r3
 8011352:	429a      	cmp	r2, r3
 8011354:	d902      	bls.n	801135c <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011356:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801135a:	e0c5      	b.n	80114e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801135c:	68fb      	ldr	r3, [r7, #12]
 801135e:	68ba      	ldr	r2, [r7, #8]
 8011360:	605a      	str	r2, [r3, #4]
      break;
 8011362:	e02b      	b.n	80113bc <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8011364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011366:	889b      	ldrh	r3, [r3, #4]
 8011368:	b29a      	uxth	r2, r3
 801136a:	693b      	ldr	r3, [r7, #16]
 801136c:	889b      	ldrh	r3, [r3, #4]
 801136e:	b29b      	uxth	r3, r3
 8011370:	429a      	cmp	r2, r3
 8011372:	d102      	bne.n	801137a <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011374:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011378:	e0b6      	b.n	80114e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801137a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801137c:	889b      	ldrh	r3, [r3, #4]
 801137e:	b29a      	uxth	r2, r3
 8011380:	693b      	ldr	r3, [r7, #16]
 8011382:	88db      	ldrh	r3, [r3, #6]
 8011384:	b29b      	uxth	r3, r3
 8011386:	429a      	cmp	r2, r3
 8011388:	d202      	bcs.n	8011390 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801138a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801138e:	e0ab      	b.n	80114e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8011390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011392:	2b00      	cmp	r3, #0
 8011394:	d009      	beq.n	80113aa <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8011396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011398:	88db      	ldrh	r3, [r3, #6]
 801139a:	b29a      	uxth	r2, r3
 801139c:	693b      	ldr	r3, [r7, #16]
 801139e:	889b      	ldrh	r3, [r3, #4]
 80113a0:	b29b      	uxth	r3, r3
 80113a2:	429a      	cmp	r2, r3
 80113a4:	d001      	beq.n	80113aa <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80113a6:	2300      	movs	r3, #0
 80113a8:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 80113aa:	693b      	ldr	r3, [r7, #16]
 80113ac:	681b      	ldr	r3, [r3, #0]
 80113ae:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 80113b0:	693b      	ldr	r3, [r7, #16]
 80113b2:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 80113b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d193      	bne.n	80112e2 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80113ba:	e000      	b.n	80113be <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 80113bc:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 80113be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d12d      	bne.n	8011420 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 80113c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d01c      	beq.n	8011404 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 80113ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113cc:	88db      	ldrh	r3, [r3, #6]
 80113ce:	b29a      	uxth	r2, r3
 80113d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113d2:	889b      	ldrh	r3, [r3, #4]
 80113d4:	b29b      	uxth	r3, r3
 80113d6:	429a      	cmp	r2, r3
 80113d8:	d906      	bls.n	80113e8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 80113da:	4b45      	ldr	r3, [pc, #276]	; (80114f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80113dc:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 80113e0:	4944      	ldr	r1, [pc, #272]	; (80114f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80113e2:	4845      	ldr	r0, [pc, #276]	; (80114f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80113e4:	f009 fbc0 	bl	801ab68 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80113e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113ea:	68ba      	ldr	r2, [r7, #8]
 80113ec:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80113ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113f0:	88db      	ldrh	r3, [r3, #6]
 80113f2:	b29a      	uxth	r2, r3
 80113f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113f6:	889b      	ldrh	r3, [r3, #4]
 80113f8:	b29b      	uxth	r3, r3
 80113fa:	429a      	cmp	r2, r3
 80113fc:	d010      	beq.n	8011420 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80113fe:	2300      	movs	r3, #0
 8011400:	623b      	str	r3, [r7, #32]
 8011402:	e00d      	b.n	8011420 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8011404:	68fb      	ldr	r3, [r7, #12]
 8011406:	685b      	ldr	r3, [r3, #4]
 8011408:	2b00      	cmp	r3, #0
 801140a:	d006      	beq.n	801141a <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801140c:	4b38      	ldr	r3, [pc, #224]	; (80114f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801140e:	f240 12bf 	movw	r2, #447	; 0x1bf
 8011412:	493a      	ldr	r1, [pc, #232]	; (80114fc <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8011414:	4838      	ldr	r0, [pc, #224]	; (80114f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8011416:	f009 fba7 	bl	801ab68 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801141a:	68fb      	ldr	r3, [r7, #12]
 801141c:	68ba      	ldr	r2, [r7, #8]
 801141e:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	2b00      	cmp	r3, #0
 8011424:	d105      	bne.n	8011432 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8011426:	68fb      	ldr	r3, [r7, #12]
 8011428:	7f9b      	ldrb	r3, [r3, #30]
 801142a:	f003 0301 	and.w	r3, r3, #1
 801142e:	2b00      	cmp	r3, #0
 8011430:	d059      	beq.n	80114e6 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8011432:	6a3b      	ldr	r3, [r7, #32]
 8011434:	2b00      	cmp	r3, #0
 8011436:	d04f      	beq.n	80114d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8011438:	68fb      	ldr	r3, [r7, #12]
 801143a:	685b      	ldr	r3, [r3, #4]
 801143c:	2b00      	cmp	r3, #0
 801143e:	d006      	beq.n	801144e <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	685b      	ldr	r3, [r3, #4]
 8011444:	685b      	ldr	r3, [r3, #4]
 8011446:	889b      	ldrh	r3, [r3, #4]
 8011448:	b29b      	uxth	r3, r3
 801144a:	2b00      	cmp	r3, #0
 801144c:	d002      	beq.n	8011454 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801144e:	2300      	movs	r3, #0
 8011450:	623b      	str	r3, [r7, #32]
 8011452:	e041      	b.n	80114d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8011454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011456:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8011458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801145e:	e012      	b.n	8011486 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8011460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011462:	685b      	ldr	r3, [r3, #4]
 8011464:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8011466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011468:	88db      	ldrh	r3, [r3, #6]
 801146a:	b29a      	uxth	r2, r3
 801146c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801146e:	889b      	ldrh	r3, [r3, #4]
 8011470:	b29b      	uxth	r3, r3
 8011472:	429a      	cmp	r2, r3
 8011474:	d002      	beq.n	801147c <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8011476:	2300      	movs	r3, #0
 8011478:	623b      	str	r3, [r7, #32]
            break;
 801147a:	e007      	b.n	801148c <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801147c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801147e:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8011480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011482:	681b      	ldr	r3, [r3, #0]
 8011484:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8011486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011488:	2b00      	cmp	r3, #0
 801148a:	d1e9      	bne.n	8011460 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801148c:	6a3b      	ldr	r3, [r7, #32]
 801148e:	2b00      	cmp	r3, #0
 8011490:	d022      	beq.n	80114d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	685b      	ldr	r3, [r3, #4]
 8011496:	2b00      	cmp	r3, #0
 8011498:	d106      	bne.n	80114a8 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801149a:	4b15      	ldr	r3, [pc, #84]	; (80114f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801149c:	f240 12df 	movw	r2, #479	; 0x1df
 80114a0:	4917      	ldr	r1, [pc, #92]	; (8011500 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80114a2:	4815      	ldr	r0, [pc, #84]	; (80114f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80114a4:	f009 fb60 	bl	801ab68 <iprintf>
          LWIP_ASSERT("sanity check",
 80114a8:	68fb      	ldr	r3, [r7, #12]
 80114aa:	685b      	ldr	r3, [r3, #4]
 80114ac:	685b      	ldr	r3, [r3, #4]
 80114ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80114b0:	429a      	cmp	r2, r3
 80114b2:	d106      	bne.n	80114c2 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80114b4:	4b0e      	ldr	r3, [pc, #56]	; (80114f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80114b6:	f240 12e1 	movw	r2, #481	; 0x1e1
 80114ba:	4911      	ldr	r1, [pc, #68]	; (8011500 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80114bc:	480e      	ldr	r0, [pc, #56]	; (80114f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80114be:	f009 fb53 	bl	801ab68 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80114c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d006      	beq.n	80114d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 80114ca:	4b09      	ldr	r3, [pc, #36]	; (80114f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80114cc:	f240 12e3 	movw	r2, #483	; 0x1e3
 80114d0:	490c      	ldr	r1, [pc, #48]	; (8011504 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80114d2:	4809      	ldr	r0, [pc, #36]	; (80114f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80114d4:	f009 fb48 	bl	801ab68 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 80114d8:	6a3b      	ldr	r3, [r7, #32]
 80114da:	2b00      	cmp	r3, #0
 80114dc:	bf14      	ite	ne
 80114de:	2301      	movne	r3, #1
 80114e0:	2300      	moveq	r3, #0
 80114e2:	b2db      	uxtb	r3, r3
 80114e4:	e000      	b.n	80114e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80114e6:	2300      	movs	r3, #0
}
 80114e8:	4618      	mov	r0, r3
 80114ea:	3730      	adds	r7, #48	; 0x30
 80114ec:	46bd      	mov	sp, r7
 80114ee:	bd80      	pop	{r7, pc}
 80114f0:	0801d65c 	.word	0x0801d65c
 80114f4:	0801d75c 	.word	0x0801d75c
 80114f8:	0801d6c0 	.word	0x0801d6c0
 80114fc:	0801d77c 	.word	0x0801d77c
 8011500:	0801d7b4 	.word	0x0801d7b4
 8011504:	0801d7c4 	.word	0x0801d7c4

08011508 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8011508:	b580      	push	{r7, lr}
 801150a:	b08e      	sub	sp, #56	; 0x38
 801150c:	af00      	add	r7, sp, #0
 801150e:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	685b      	ldr	r3, [r3, #4]
 8011514:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8011516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011518:	781b      	ldrb	r3, [r3, #0]
 801151a:	f003 030f 	and.w	r3, r3, #15
 801151e:	b2db      	uxtb	r3, r3
 8011520:	009b      	lsls	r3, r3, #2
 8011522:	b2db      	uxtb	r3, r3
 8011524:	2b14      	cmp	r3, #20
 8011526:	f040 8167 	bne.w	80117f8 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801152a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801152c:	88db      	ldrh	r3, [r3, #6]
 801152e:	b29b      	uxth	r3, r3
 8011530:	4618      	mov	r0, r3
 8011532:	f7fc f871 	bl	800d618 <lwip_htons>
 8011536:	4603      	mov	r3, r0
 8011538:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801153c:	b29b      	uxth	r3, r3
 801153e:	00db      	lsls	r3, r3, #3
 8011540:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8011542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011544:	885b      	ldrh	r3, [r3, #2]
 8011546:	b29b      	uxth	r3, r3
 8011548:	4618      	mov	r0, r3
 801154a:	f7fc f865 	bl	800d618 <lwip_htons>
 801154e:	4603      	mov	r3, r0
 8011550:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8011552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011554:	781b      	ldrb	r3, [r3, #0]
 8011556:	f003 030f 	and.w	r3, r3, #15
 801155a:	b2db      	uxtb	r3, r3
 801155c:	009b      	lsls	r3, r3, #2
 801155e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8011562:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011566:	b29b      	uxth	r3, r3
 8011568:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801156a:	429a      	cmp	r2, r3
 801156c:	f0c0 8146 	bcc.w	80117fc <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8011570:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011574:	b29b      	uxth	r3, r3
 8011576:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8011578:	1ad3      	subs	r3, r2, r3
 801157a:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801157c:	6878      	ldr	r0, [r7, #4]
 801157e:	f001 ff41 	bl	8013404 <pbuf_clen>
 8011582:	4603      	mov	r3, r0
 8011584:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8011586:	4ba3      	ldr	r3, [pc, #652]	; (8011814 <ip4_reass+0x30c>)
 8011588:	881b      	ldrh	r3, [r3, #0]
 801158a:	461a      	mov	r2, r3
 801158c:	8c3b      	ldrh	r3, [r7, #32]
 801158e:	4413      	add	r3, r2
 8011590:	2b0a      	cmp	r3, #10
 8011592:	dd10      	ble.n	80115b6 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8011594:	8c3b      	ldrh	r3, [r7, #32]
 8011596:	4619      	mov	r1, r3
 8011598:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801159a:	f7ff fd81 	bl	80110a0 <ip_reass_remove_oldest_datagram>
 801159e:	4603      	mov	r3, r0
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	f000 812d 	beq.w	8011800 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80115a6:	4b9b      	ldr	r3, [pc, #620]	; (8011814 <ip4_reass+0x30c>)
 80115a8:	881b      	ldrh	r3, [r3, #0]
 80115aa:	461a      	mov	r2, r3
 80115ac:	8c3b      	ldrh	r3, [r7, #32]
 80115ae:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80115b0:	2b0a      	cmp	r3, #10
 80115b2:	f300 8125 	bgt.w	8011800 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80115b6:	4b98      	ldr	r3, [pc, #608]	; (8011818 <ip4_reass+0x310>)
 80115b8:	681b      	ldr	r3, [r3, #0]
 80115ba:	633b      	str	r3, [r7, #48]	; 0x30
 80115bc:	e015      	b.n	80115ea <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80115be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115c0:	695a      	ldr	r2, [r3, #20]
 80115c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115c4:	68db      	ldr	r3, [r3, #12]
 80115c6:	429a      	cmp	r2, r3
 80115c8:	d10c      	bne.n	80115e4 <ip4_reass+0xdc>
 80115ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115cc:	699a      	ldr	r2, [r3, #24]
 80115ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115d0:	691b      	ldr	r3, [r3, #16]
 80115d2:	429a      	cmp	r2, r3
 80115d4:	d106      	bne.n	80115e4 <ip4_reass+0xdc>
 80115d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115d8:	899a      	ldrh	r2, [r3, #12]
 80115da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115dc:	889b      	ldrh	r3, [r3, #4]
 80115de:	b29b      	uxth	r3, r3
 80115e0:	429a      	cmp	r2, r3
 80115e2:	d006      	beq.n	80115f2 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80115e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	633b      	str	r3, [r7, #48]	; 0x30
 80115ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d1e6      	bne.n	80115be <ip4_reass+0xb6>
 80115f0:	e000      	b.n	80115f4 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80115f2:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80115f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d109      	bne.n	801160e <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80115fa:	8c3b      	ldrh	r3, [r7, #32]
 80115fc:	4619      	mov	r1, r3
 80115fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011600:	f7ff fdb0 	bl	8011164 <ip_reass_enqueue_new_datagram>
 8011604:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8011606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011608:	2b00      	cmp	r3, #0
 801160a:	d11c      	bne.n	8011646 <ip4_reass+0x13e>
      goto nullreturn;
 801160c:	e0f9      	b.n	8011802 <ip4_reass+0x2fa>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801160e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011610:	88db      	ldrh	r3, [r3, #6]
 8011612:	b29b      	uxth	r3, r3
 8011614:	4618      	mov	r0, r3
 8011616:	f7fb ffff 	bl	800d618 <lwip_htons>
 801161a:	4603      	mov	r3, r0
 801161c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011620:	2b00      	cmp	r3, #0
 8011622:	d110      	bne.n	8011646 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8011624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011626:	89db      	ldrh	r3, [r3, #14]
 8011628:	4618      	mov	r0, r3
 801162a:	f7fb fff5 	bl	800d618 <lwip_htons>
 801162e:	4603      	mov	r3, r0
 8011630:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8011634:	2b00      	cmp	r3, #0
 8011636:	d006      	beq.n	8011646 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8011638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801163a:	3308      	adds	r3, #8
 801163c:	2214      	movs	r2, #20
 801163e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011640:	4618      	mov	r0, r3
 8011642:	f008 fe2a 	bl	801a29a <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8011646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011648:	88db      	ldrh	r3, [r3, #6]
 801164a:	b29b      	uxth	r3, r3
 801164c:	f003 0320 	and.w	r3, r3, #32
 8011650:	2b00      	cmp	r3, #0
 8011652:	bf0c      	ite	eq
 8011654:	2301      	moveq	r3, #1
 8011656:	2300      	movne	r3, #0
 8011658:	b2db      	uxtb	r3, r3
 801165a:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801165c:	69fb      	ldr	r3, [r7, #28]
 801165e:	2b00      	cmp	r3, #0
 8011660:	d00e      	beq.n	8011680 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8011662:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8011664:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011666:	4413      	add	r3, r2
 8011668:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801166a:	8b7a      	ldrh	r2, [r7, #26]
 801166c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801166e:	429a      	cmp	r2, r3
 8011670:	f0c0 80a0 	bcc.w	80117b4 <ip4_reass+0x2ac>
 8011674:	8b7b      	ldrh	r3, [r7, #26]
 8011676:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801167a:	4293      	cmp	r3, r2
 801167c:	f200 809a 	bhi.w	80117b4 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8011680:	69fa      	ldr	r2, [r7, #28]
 8011682:	6879      	ldr	r1, [r7, #4]
 8011684:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011686:	f7ff fdd5 	bl	8011234 <ip_reass_chain_frag_into_datagram_and_validate>
 801168a:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801168c:	697b      	ldr	r3, [r7, #20]
 801168e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011692:	f000 8091 	beq.w	80117b8 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011696:	4b5f      	ldr	r3, [pc, #380]	; (8011814 <ip4_reass+0x30c>)
 8011698:	881a      	ldrh	r2, [r3, #0]
 801169a:	8c3b      	ldrh	r3, [r7, #32]
 801169c:	4413      	add	r3, r2
 801169e:	b29a      	uxth	r2, r3
 80116a0:	4b5c      	ldr	r3, [pc, #368]	; (8011814 <ip4_reass+0x30c>)
 80116a2:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80116a4:	69fb      	ldr	r3, [r7, #28]
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	d00d      	beq.n	80116c6 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80116aa:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80116ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80116ae:	4413      	add	r3, r2
 80116b0:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80116b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116b4:	8a7a      	ldrh	r2, [r7, #18]
 80116b6:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80116b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116ba:	7f9b      	ldrb	r3, [r3, #30]
 80116bc:	f043 0301 	orr.w	r3, r3, #1
 80116c0:	b2da      	uxtb	r2, r3
 80116c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116c4:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80116c6:	697b      	ldr	r3, [r7, #20]
 80116c8:	2b01      	cmp	r3, #1
 80116ca:	d171      	bne.n	80117b0 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80116cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116ce:	8b9b      	ldrh	r3, [r3, #28]
 80116d0:	3314      	adds	r3, #20
 80116d2:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80116d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116d6:	685b      	ldr	r3, [r3, #4]
 80116d8:	685b      	ldr	r3, [r3, #4]
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 80116de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116e0:	685b      	ldr	r3, [r3, #4]
 80116e2:	685b      	ldr	r3, [r3, #4]
 80116e4:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80116e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116e8:	3308      	adds	r3, #8
 80116ea:	2214      	movs	r2, #20
 80116ec:	4619      	mov	r1, r3
 80116ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80116f0:	f008 fdd3 	bl	801a29a <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80116f4:	8a3b      	ldrh	r3, [r7, #16]
 80116f6:	4618      	mov	r0, r3
 80116f8:	f7fb ff8e 	bl	800d618 <lwip_htons>
 80116fc:	4603      	mov	r3, r0
 80116fe:	461a      	mov	r2, r3
 8011700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011702:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8011704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011706:	2200      	movs	r2, #0
 8011708:	719a      	strb	r2, [r3, #6]
 801170a:	2200      	movs	r2, #0
 801170c:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801170e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011710:	2200      	movs	r2, #0
 8011712:	729a      	strb	r2, [r3, #10]
 8011714:	2200      	movs	r2, #0
 8011716:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8011718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801171a:	685b      	ldr	r3, [r3, #4]
 801171c:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801171e:	e00d      	b.n	801173c <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8011720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011722:	685b      	ldr	r3, [r3, #4]
 8011724:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8011726:	2114      	movs	r1, #20
 8011728:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801172a:	f001 fd57 	bl	80131dc <pbuf_remove_header>
      pbuf_cat(p, r);
 801172e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8011730:	6878      	ldr	r0, [r7, #4]
 8011732:	f001 fea7 	bl	8013484 <pbuf_cat>
      r = iprh->next_pbuf;
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801173c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801173e:	2b00      	cmp	r3, #0
 8011740:	d1ee      	bne.n	8011720 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8011742:	4b35      	ldr	r3, [pc, #212]	; (8011818 <ip4_reass+0x310>)
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011748:	429a      	cmp	r2, r3
 801174a:	d102      	bne.n	8011752 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801174c:	2300      	movs	r3, #0
 801174e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011750:	e010      	b.n	8011774 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8011752:	4b31      	ldr	r3, [pc, #196]	; (8011818 <ip4_reass+0x310>)
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011758:	e007      	b.n	801176a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801175a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011760:	429a      	cmp	r2, r3
 8011762:	d006      	beq.n	8011772 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8011764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	62fb      	str	r3, [r7, #44]	; 0x2c
 801176a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801176c:	2b00      	cmp	r3, #0
 801176e:	d1f4      	bne.n	801175a <ip4_reass+0x252>
 8011770:	e000      	b.n	8011774 <ip4_reass+0x26c>
          break;
 8011772:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8011774:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011776:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011778:	f7ff fd2e 	bl	80111d8 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801177c:	6878      	ldr	r0, [r7, #4]
 801177e:	f001 fe41 	bl	8013404 <pbuf_clen>
 8011782:	4603      	mov	r3, r0
 8011784:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8011786:	4b23      	ldr	r3, [pc, #140]	; (8011814 <ip4_reass+0x30c>)
 8011788:	881b      	ldrh	r3, [r3, #0]
 801178a:	8c3a      	ldrh	r2, [r7, #32]
 801178c:	429a      	cmp	r2, r3
 801178e:	d906      	bls.n	801179e <ip4_reass+0x296>
 8011790:	4b22      	ldr	r3, [pc, #136]	; (801181c <ip4_reass+0x314>)
 8011792:	f240 229b 	movw	r2, #667	; 0x29b
 8011796:	4922      	ldr	r1, [pc, #136]	; (8011820 <ip4_reass+0x318>)
 8011798:	4822      	ldr	r0, [pc, #136]	; (8011824 <ip4_reass+0x31c>)
 801179a:	f009 f9e5 	bl	801ab68 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801179e:	4b1d      	ldr	r3, [pc, #116]	; (8011814 <ip4_reass+0x30c>)
 80117a0:	881a      	ldrh	r2, [r3, #0]
 80117a2:	8c3b      	ldrh	r3, [r7, #32]
 80117a4:	1ad3      	subs	r3, r2, r3
 80117a6:	b29a      	uxth	r2, r3
 80117a8:	4b1a      	ldr	r3, [pc, #104]	; (8011814 <ip4_reass+0x30c>)
 80117aa:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	e02c      	b.n	801180a <ip4_reass+0x302>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80117b0:	2300      	movs	r3, #0
 80117b2:	e02a      	b.n	801180a <ip4_reass+0x302>

nullreturn_ipr:
 80117b4:	bf00      	nop
 80117b6:	e000      	b.n	80117ba <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 80117b8:	bf00      	nop
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 80117ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d106      	bne.n	80117ce <ip4_reass+0x2c6>
 80117c0:	4b16      	ldr	r3, [pc, #88]	; (801181c <ip4_reass+0x314>)
 80117c2:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 80117c6:	4918      	ldr	r1, [pc, #96]	; (8011828 <ip4_reass+0x320>)
 80117c8:	4816      	ldr	r0, [pc, #88]	; (8011824 <ip4_reass+0x31c>)
 80117ca:	f009 f9cd 	bl	801ab68 <iprintf>
  if (ipr->p == NULL) {
 80117ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117d0:	685b      	ldr	r3, [r3, #4]
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d114      	bne.n	8011800 <ip4_reass+0x2f8>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80117d6:	4b10      	ldr	r3, [pc, #64]	; (8011818 <ip4_reass+0x310>)
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80117dc:	429a      	cmp	r2, r3
 80117de:	d006      	beq.n	80117ee <ip4_reass+0x2e6>
 80117e0:	4b0e      	ldr	r3, [pc, #56]	; (801181c <ip4_reass+0x314>)
 80117e2:	f240 22ab 	movw	r2, #683	; 0x2ab
 80117e6:	4911      	ldr	r1, [pc, #68]	; (801182c <ip4_reass+0x324>)
 80117e8:	480e      	ldr	r0, [pc, #56]	; (8011824 <ip4_reass+0x31c>)
 80117ea:	f009 f9bd 	bl	801ab68 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80117ee:	2100      	movs	r1, #0
 80117f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80117f2:	f7ff fcf1 	bl	80111d8 <ip_reass_dequeue_datagram>
 80117f6:	e004      	b.n	8011802 <ip4_reass+0x2fa>
    goto nullreturn;
 80117f8:	bf00      	nop
 80117fa:	e002      	b.n	8011802 <ip4_reass+0x2fa>
    goto nullreturn;
 80117fc:	bf00      	nop
 80117fe:	e000      	b.n	8011802 <ip4_reass+0x2fa>
  }

nullreturn:
 8011800:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8011802:	6878      	ldr	r0, [r7, #4]
 8011804:	f001 fd70 	bl	80132e8 <pbuf_free>
  return NULL;
 8011808:	2300      	movs	r3, #0
}
 801180a:	4618      	mov	r0, r3
 801180c:	3738      	adds	r7, #56	; 0x38
 801180e:	46bd      	mov	sp, r7
 8011810:	bd80      	pop	{r7, pc}
 8011812:	bf00      	nop
 8011814:	240048d8 	.word	0x240048d8
 8011818:	240048d4 	.word	0x240048d4
 801181c:	0801d65c 	.word	0x0801d65c
 8011820:	0801d7e8 	.word	0x0801d7e8
 8011824:	0801d6c0 	.word	0x0801d6c0
 8011828:	0801d804 	.word	0x0801d804
 801182c:	0801d810 	.word	0x0801d810

08011830 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8011830:	b580      	push	{r7, lr}
 8011832:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8011834:	2005      	movs	r0, #5
 8011836:	f000 fe35 	bl	80124a4 <memp_malloc>
 801183a:	4603      	mov	r3, r0
}
 801183c:	4618      	mov	r0, r3
 801183e:	bd80      	pop	{r7, pc}

08011840 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8011840:	b580      	push	{r7, lr}
 8011842:	b082      	sub	sp, #8
 8011844:	af00      	add	r7, sp, #0
 8011846:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	2b00      	cmp	r3, #0
 801184c:	d106      	bne.n	801185c <ip_frag_free_pbuf_custom_ref+0x1c>
 801184e:	4b07      	ldr	r3, [pc, #28]	; (801186c <ip_frag_free_pbuf_custom_ref+0x2c>)
 8011850:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8011854:	4906      	ldr	r1, [pc, #24]	; (8011870 <ip_frag_free_pbuf_custom_ref+0x30>)
 8011856:	4807      	ldr	r0, [pc, #28]	; (8011874 <ip_frag_free_pbuf_custom_ref+0x34>)
 8011858:	f009 f986 	bl	801ab68 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801185c:	6879      	ldr	r1, [r7, #4]
 801185e:	2005      	movs	r0, #5
 8011860:	f000 fe96 	bl	8012590 <memp_free>
}
 8011864:	bf00      	nop
 8011866:	3708      	adds	r7, #8
 8011868:	46bd      	mov	sp, r7
 801186a:	bd80      	pop	{r7, pc}
 801186c:	0801d65c 	.word	0x0801d65c
 8011870:	0801d830 	.word	0x0801d830
 8011874:	0801d6c0 	.word	0x0801d6c0

08011878 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8011878:	b580      	push	{r7, lr}
 801187a:	b084      	sub	sp, #16
 801187c:	af00      	add	r7, sp, #0
 801187e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	2b00      	cmp	r3, #0
 8011888:	d106      	bne.n	8011898 <ipfrag_free_pbuf_custom+0x20>
 801188a:	4b11      	ldr	r3, [pc, #68]	; (80118d0 <ipfrag_free_pbuf_custom+0x58>)
 801188c:	f240 22ce 	movw	r2, #718	; 0x2ce
 8011890:	4910      	ldr	r1, [pc, #64]	; (80118d4 <ipfrag_free_pbuf_custom+0x5c>)
 8011892:	4811      	ldr	r0, [pc, #68]	; (80118d8 <ipfrag_free_pbuf_custom+0x60>)
 8011894:	f009 f968 	bl	801ab68 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8011898:	68fa      	ldr	r2, [r7, #12]
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	429a      	cmp	r2, r3
 801189e:	d006      	beq.n	80118ae <ipfrag_free_pbuf_custom+0x36>
 80118a0:	4b0b      	ldr	r3, [pc, #44]	; (80118d0 <ipfrag_free_pbuf_custom+0x58>)
 80118a2:	f240 22cf 	movw	r2, #719	; 0x2cf
 80118a6:	490d      	ldr	r1, [pc, #52]	; (80118dc <ipfrag_free_pbuf_custom+0x64>)
 80118a8:	480b      	ldr	r0, [pc, #44]	; (80118d8 <ipfrag_free_pbuf_custom+0x60>)
 80118aa:	f009 f95d 	bl	801ab68 <iprintf>
  if (pcr->original != NULL) {
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	695b      	ldr	r3, [r3, #20]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d004      	beq.n	80118c0 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80118b6:	68fb      	ldr	r3, [r7, #12]
 80118b8:	695b      	ldr	r3, [r3, #20]
 80118ba:	4618      	mov	r0, r3
 80118bc:	f001 fd14 	bl	80132e8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80118c0:	68f8      	ldr	r0, [r7, #12]
 80118c2:	f7ff ffbd 	bl	8011840 <ip_frag_free_pbuf_custom_ref>
}
 80118c6:	bf00      	nop
 80118c8:	3710      	adds	r7, #16
 80118ca:	46bd      	mov	sp, r7
 80118cc:	bd80      	pop	{r7, pc}
 80118ce:	bf00      	nop
 80118d0:	0801d65c 	.word	0x0801d65c
 80118d4:	0801d83c 	.word	0x0801d83c
 80118d8:	0801d6c0 	.word	0x0801d6c0
 80118dc:	0801d848 	.word	0x0801d848

080118e0 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80118e0:	b580      	push	{r7, lr}
 80118e2:	b094      	sub	sp, #80	; 0x50
 80118e4:	af02      	add	r7, sp, #8
 80118e6:	60f8      	str	r0, [r7, #12]
 80118e8:	60b9      	str	r1, [r7, #8]
 80118ea:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80118ec:	2300      	movs	r3, #0
 80118ee:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80118f2:	68bb      	ldr	r3, [r7, #8]
 80118f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80118f6:	3b14      	subs	r3, #20
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	da00      	bge.n	80118fe <ip4_frag+0x1e>
 80118fc:	3307      	adds	r3, #7
 80118fe:	10db      	asrs	r3, r3, #3
 8011900:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8011902:	2314      	movs	r3, #20
 8011904:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	685b      	ldr	r3, [r3, #4]
 801190a:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801190c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801190e:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8011910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011912:	781b      	ldrb	r3, [r3, #0]
 8011914:	f003 030f 	and.w	r3, r3, #15
 8011918:	b2db      	uxtb	r3, r3
 801191a:	009b      	lsls	r3, r3, #2
 801191c:	b2db      	uxtb	r3, r3
 801191e:	2b14      	cmp	r3, #20
 8011920:	d002      	beq.n	8011928 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8011922:	f06f 0305 	mvn.w	r3, #5
 8011926:	e10f      	b.n	8011b48 <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	895b      	ldrh	r3, [r3, #10]
 801192c:	2b13      	cmp	r3, #19
 801192e:	d809      	bhi.n	8011944 <ip4_frag+0x64>
 8011930:	4b87      	ldr	r3, [pc, #540]	; (8011b50 <ip4_frag+0x270>)
 8011932:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8011936:	4987      	ldr	r1, [pc, #540]	; (8011b54 <ip4_frag+0x274>)
 8011938:	4887      	ldr	r0, [pc, #540]	; (8011b58 <ip4_frag+0x278>)
 801193a:	f009 f915 	bl	801ab68 <iprintf>
 801193e:	f06f 0305 	mvn.w	r3, #5
 8011942:	e101      	b.n	8011b48 <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8011944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011946:	88db      	ldrh	r3, [r3, #6]
 8011948:	b29b      	uxth	r3, r3
 801194a:	4618      	mov	r0, r3
 801194c:	f7fb fe64 	bl	800d618 <lwip_htons>
 8011950:	4603      	mov	r3, r0
 8011952:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8011954:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8011956:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801195a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801195e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8011960:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8011964:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8011966:	68fb      	ldr	r3, [r7, #12]
 8011968:	891b      	ldrh	r3, [r3, #8]
 801196a:	3b14      	subs	r3, #20
 801196c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8011970:	e0e0      	b.n	8011b34 <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8011972:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8011974:	00db      	lsls	r3, r3, #3
 8011976:	b29b      	uxth	r3, r3
 8011978:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801197c:	4293      	cmp	r3, r2
 801197e:	bf28      	it	cs
 8011980:	4613      	movcs	r3, r2
 8011982:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8011984:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011988:	2114      	movs	r1, #20
 801198a:	200e      	movs	r0, #14
 801198c:	f001 f9cc 	bl	8012d28 <pbuf_alloc>
 8011990:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8011992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011994:	2b00      	cmp	r3, #0
 8011996:	f000 80d4 	beq.w	8011b42 <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801199a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801199c:	895b      	ldrh	r3, [r3, #10]
 801199e:	2b13      	cmp	r3, #19
 80119a0:	d806      	bhi.n	80119b0 <ip4_frag+0xd0>
 80119a2:	4b6b      	ldr	r3, [pc, #428]	; (8011b50 <ip4_frag+0x270>)
 80119a4:	f240 3225 	movw	r2, #805	; 0x325
 80119a8:	496c      	ldr	r1, [pc, #432]	; (8011b5c <ip4_frag+0x27c>)
 80119aa:	486b      	ldr	r0, [pc, #428]	; (8011b58 <ip4_frag+0x278>)
 80119ac:	f009 f8dc 	bl	801ab68 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80119b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119b2:	685b      	ldr	r3, [r3, #4]
 80119b4:	2214      	movs	r2, #20
 80119b6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80119b8:	4618      	mov	r0, r3
 80119ba:	f008 fc6e 	bl	801a29a <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80119be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119c0:	685b      	ldr	r3, [r3, #4]
 80119c2:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 80119c4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80119c6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 80119ca:	e064      	b.n	8011a96 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 80119cc:	68fb      	ldr	r3, [r7, #12]
 80119ce:	895a      	ldrh	r2, [r3, #10]
 80119d0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80119d2:	1ad3      	subs	r3, r2, r3
 80119d4:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80119d6:	68fb      	ldr	r3, [r7, #12]
 80119d8:	895b      	ldrh	r3, [r3, #10]
 80119da:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80119dc:	429a      	cmp	r2, r3
 80119de:	d906      	bls.n	80119ee <ip4_frag+0x10e>
 80119e0:	4b5b      	ldr	r3, [pc, #364]	; (8011b50 <ip4_frag+0x270>)
 80119e2:	f240 322d 	movw	r2, #813	; 0x32d
 80119e6:	495e      	ldr	r1, [pc, #376]	; (8011b60 <ip4_frag+0x280>)
 80119e8:	485b      	ldr	r0, [pc, #364]	; (8011b58 <ip4_frag+0x278>)
 80119ea:	f009 f8bd 	bl	801ab68 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80119ee:	8bfa      	ldrh	r2, [r7, #30]
 80119f0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80119f4:	4293      	cmp	r3, r2
 80119f6:	bf28      	it	cs
 80119f8:	4613      	movcs	r3, r2
 80119fa:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80119fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d105      	bne.n	8011a12 <ip4_frag+0x132>
        poff = 0;
 8011a06:	2300      	movs	r3, #0
 8011a08:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	681b      	ldr	r3, [r3, #0]
 8011a0e:	60fb      	str	r3, [r7, #12]
        continue;
 8011a10:	e041      	b.n	8011a96 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8011a12:	f7ff ff0d 	bl	8011830 <ip_frag_alloc_pbuf_custom_ref>
 8011a16:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8011a18:	69bb      	ldr	r3, [r7, #24]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d103      	bne.n	8011a26 <ip4_frag+0x146>
        pbuf_free(rambuf);
 8011a1e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011a20:	f001 fc62 	bl	80132e8 <pbuf_free>
        goto memerr;
 8011a24:	e08e      	b.n	8011b44 <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8011a26:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8011a28:	68fb      	ldr	r3, [r7, #12]
 8011a2a:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8011a2c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8011a2e:	4413      	add	r3, r2
 8011a30:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8011a34:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8011a38:	9201      	str	r2, [sp, #4]
 8011a3a:	9300      	str	r3, [sp, #0]
 8011a3c:	4603      	mov	r3, r0
 8011a3e:	2241      	movs	r2, #65	; 0x41
 8011a40:	2000      	movs	r0, #0
 8011a42:	f001 fa97 	bl	8012f74 <pbuf_alloced_custom>
 8011a46:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8011a48:	697b      	ldr	r3, [r7, #20]
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	d106      	bne.n	8011a5c <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8011a4e:	69b8      	ldr	r0, [r7, #24]
 8011a50:	f7ff fef6 	bl	8011840 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8011a54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011a56:	f001 fc47 	bl	80132e8 <pbuf_free>
        goto memerr;
 8011a5a:	e073      	b.n	8011b44 <ip4_frag+0x264>
      }
      pbuf_ref(p);
 8011a5c:	68f8      	ldr	r0, [r7, #12]
 8011a5e:	f001 fce9 	bl	8013434 <pbuf_ref>
      pcr->original = p;
 8011a62:	69bb      	ldr	r3, [r7, #24]
 8011a64:	68fa      	ldr	r2, [r7, #12]
 8011a66:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8011a68:	69bb      	ldr	r3, [r7, #24]
 8011a6a:	4a3e      	ldr	r2, [pc, #248]	; (8011b64 <ip4_frag+0x284>)
 8011a6c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8011a6e:	6979      	ldr	r1, [r7, #20]
 8011a70:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011a72:	f001 fd07 	bl	8013484 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8011a76:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8011a7a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8011a7e:	1ad3      	subs	r3, r2, r3
 8011a80:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8011a84:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d004      	beq.n	8011a96 <ip4_frag+0x1b6>
        poff = 0;
 8011a8c:	2300      	movs	r3, #0
 8011a8e:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8011a90:	68fb      	ldr	r3, [r7, #12]
 8011a92:	681b      	ldr	r3, [r3, #0]
 8011a94:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8011a96:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d196      	bne.n	80119cc <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8011a9e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8011aa0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8011aa4:	4413      	add	r3, r2
 8011aa6:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8011aa8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8011aac:	68bb      	ldr	r3, [r7, #8]
 8011aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011ab0:	3b14      	subs	r3, #20
 8011ab2:	429a      	cmp	r2, r3
 8011ab4:	bfd4      	ite	le
 8011ab6:	2301      	movle	r3, #1
 8011ab8:	2300      	movgt	r3, #0
 8011aba:	b2db      	uxtb	r3, r3
 8011abc:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8011abe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8011ac2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011ac6:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8011ac8:	6a3b      	ldr	r3, [r7, #32]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d002      	beq.n	8011ad4 <ip4_frag+0x1f4>
 8011ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d003      	beq.n	8011adc <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8011ad4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8011ad6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8011ada:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8011adc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8011ade:	4618      	mov	r0, r3
 8011ae0:	f7fb fd9a 	bl	800d618 <lwip_htons>
 8011ae4:	4603      	mov	r3, r0
 8011ae6:	461a      	mov	r2, r3
 8011ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aea:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8011aec:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8011aee:	3314      	adds	r3, #20
 8011af0:	b29b      	uxth	r3, r3
 8011af2:	4618      	mov	r0, r3
 8011af4:	f7fb fd90 	bl	800d618 <lwip_htons>
 8011af8:	4603      	mov	r3, r0
 8011afa:	461a      	mov	r2, r3
 8011afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011afe:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8011b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011b02:	2200      	movs	r2, #0
 8011b04:	729a      	strb	r2, [r3, #10]
 8011b06:	2200      	movs	r2, #0
 8011b08:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8011b0a:	68bb      	ldr	r3, [r7, #8]
 8011b0c:	695b      	ldr	r3, [r3, #20]
 8011b0e:	687a      	ldr	r2, [r7, #4]
 8011b10:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011b12:	68b8      	ldr	r0, [r7, #8]
 8011b14:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8011b16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011b18:	f001 fbe6 	bl	80132e8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8011b1c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8011b20:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8011b22:	1ad3      	subs	r3, r2, r3
 8011b24:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8011b28:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8011b2c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8011b2e:	4413      	add	r3, r2
 8011b30:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8011b34:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	f47f af1a 	bne.w	8011972 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8011b3e:	2300      	movs	r3, #0
 8011b40:	e002      	b.n	8011b48 <ip4_frag+0x268>
      goto memerr;
 8011b42:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8011b44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8011b48:	4618      	mov	r0, r3
 8011b4a:	3748      	adds	r7, #72	; 0x48
 8011b4c:	46bd      	mov	sp, r7
 8011b4e:	bd80      	pop	{r7, pc}
 8011b50:	0801d65c 	.word	0x0801d65c
 8011b54:	0801d854 	.word	0x0801d854
 8011b58:	0801d6c0 	.word	0x0801d6c0
 8011b5c:	0801d870 	.word	0x0801d870
 8011b60:	0801d890 	.word	0x0801d890
 8011b64:	08011879 	.word	0x08011879

08011b68 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8011b68:	b480      	push	{r7}
 8011b6a:	b083      	sub	sp, #12
 8011b6c:	af00      	add	r7, sp, #0
 8011b6e:	4603      	mov	r3, r0
 8011b70:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8011b72:	4b05      	ldr	r3, [pc, #20]	; (8011b88 <ptr_to_mem+0x20>)
 8011b74:	681a      	ldr	r2, [r3, #0]
 8011b76:	88fb      	ldrh	r3, [r7, #6]
 8011b78:	4413      	add	r3, r2
}
 8011b7a:	4618      	mov	r0, r3
 8011b7c:	370c      	adds	r7, #12
 8011b7e:	46bd      	mov	sp, r7
 8011b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b84:	4770      	bx	lr
 8011b86:	bf00      	nop
 8011b88:	240048dc 	.word	0x240048dc

08011b8c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8011b8c:	b480      	push	{r7}
 8011b8e:	b083      	sub	sp, #12
 8011b90:	af00      	add	r7, sp, #0
 8011b92:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	4a05      	ldr	r2, [pc, #20]	; (8011bac <mem_to_ptr+0x20>)
 8011b98:	6812      	ldr	r2, [r2, #0]
 8011b9a:	1a9b      	subs	r3, r3, r2
 8011b9c:	b29b      	uxth	r3, r3
}
 8011b9e:	4618      	mov	r0, r3
 8011ba0:	370c      	adds	r7, #12
 8011ba2:	46bd      	mov	sp, r7
 8011ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ba8:	4770      	bx	lr
 8011baa:	bf00      	nop
 8011bac:	240048dc 	.word	0x240048dc

08011bb0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8011bb0:	b590      	push	{r4, r7, lr}
 8011bb2:	b085      	sub	sp, #20
 8011bb4:	af00      	add	r7, sp, #0
 8011bb6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8011bb8:	4b47      	ldr	r3, [pc, #284]	; (8011cd8 <plug_holes+0x128>)
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	687a      	ldr	r2, [r7, #4]
 8011bbe:	429a      	cmp	r2, r3
 8011bc0:	d206      	bcs.n	8011bd0 <plug_holes+0x20>
 8011bc2:	4b46      	ldr	r3, [pc, #280]	; (8011cdc <plug_holes+0x12c>)
 8011bc4:	f240 12df 	movw	r2, #479	; 0x1df
 8011bc8:	4945      	ldr	r1, [pc, #276]	; (8011ce0 <plug_holes+0x130>)
 8011bca:	4846      	ldr	r0, [pc, #280]	; (8011ce4 <plug_holes+0x134>)
 8011bcc:	f008 ffcc 	bl	801ab68 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8011bd0:	4b45      	ldr	r3, [pc, #276]	; (8011ce8 <plug_holes+0x138>)
 8011bd2:	681b      	ldr	r3, [r3, #0]
 8011bd4:	687a      	ldr	r2, [r7, #4]
 8011bd6:	429a      	cmp	r2, r3
 8011bd8:	d306      	bcc.n	8011be8 <plug_holes+0x38>
 8011bda:	4b40      	ldr	r3, [pc, #256]	; (8011cdc <plug_holes+0x12c>)
 8011bdc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8011be0:	4942      	ldr	r1, [pc, #264]	; (8011cec <plug_holes+0x13c>)
 8011be2:	4840      	ldr	r0, [pc, #256]	; (8011ce4 <plug_holes+0x134>)
 8011be4:	f008 ffc0 	bl	801ab68 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	791b      	ldrb	r3, [r3, #4]
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d006      	beq.n	8011bfe <plug_holes+0x4e>
 8011bf0:	4b3a      	ldr	r3, [pc, #232]	; (8011cdc <plug_holes+0x12c>)
 8011bf2:	f240 12e1 	movw	r2, #481	; 0x1e1
 8011bf6:	493e      	ldr	r1, [pc, #248]	; (8011cf0 <plug_holes+0x140>)
 8011bf8:	483a      	ldr	r0, [pc, #232]	; (8011ce4 <plug_holes+0x134>)
 8011bfa:	f008 ffb5 	bl	801ab68 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	881b      	ldrh	r3, [r3, #0]
 8011c02:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8011c06:	4293      	cmp	r3, r2
 8011c08:	d906      	bls.n	8011c18 <plug_holes+0x68>
 8011c0a:	4b34      	ldr	r3, [pc, #208]	; (8011cdc <plug_holes+0x12c>)
 8011c0c:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8011c10:	4938      	ldr	r1, [pc, #224]	; (8011cf4 <plug_holes+0x144>)
 8011c12:	4834      	ldr	r0, [pc, #208]	; (8011ce4 <plug_holes+0x134>)
 8011c14:	f008 ffa8 	bl	801ab68 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	881b      	ldrh	r3, [r3, #0]
 8011c1c:	4618      	mov	r0, r3
 8011c1e:	f7ff ffa3 	bl	8011b68 <ptr_to_mem>
 8011c22:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8011c24:	687a      	ldr	r2, [r7, #4]
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	429a      	cmp	r2, r3
 8011c2a:	d025      	beq.n	8011c78 <plug_holes+0xc8>
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	791b      	ldrb	r3, [r3, #4]
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d121      	bne.n	8011c78 <plug_holes+0xc8>
 8011c34:	4b2c      	ldr	r3, [pc, #176]	; (8011ce8 <plug_holes+0x138>)
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	68fa      	ldr	r2, [r7, #12]
 8011c3a:	429a      	cmp	r2, r3
 8011c3c:	d01c      	beq.n	8011c78 <plug_holes+0xc8>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8011c3e:	4b2e      	ldr	r3, [pc, #184]	; (8011cf8 <plug_holes+0x148>)
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	68fa      	ldr	r2, [r7, #12]
 8011c44:	429a      	cmp	r2, r3
 8011c46:	d102      	bne.n	8011c4e <plug_holes+0x9e>
      lfree = mem;
 8011c48:	4a2b      	ldr	r2, [pc, #172]	; (8011cf8 <plug_holes+0x148>)
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8011c4e:	68fb      	ldr	r3, [r7, #12]
 8011c50:	881a      	ldrh	r2, [r3, #0]
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8011c56:	68fb      	ldr	r3, [r7, #12]
 8011c58:	881b      	ldrh	r3, [r3, #0]
 8011c5a:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8011c5e:	4293      	cmp	r3, r2
 8011c60:	d00a      	beq.n	8011c78 <plug_holes+0xc8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8011c62:	68fb      	ldr	r3, [r7, #12]
 8011c64:	881b      	ldrh	r3, [r3, #0]
 8011c66:	4618      	mov	r0, r3
 8011c68:	f7ff ff7e 	bl	8011b68 <ptr_to_mem>
 8011c6c:	4604      	mov	r4, r0
 8011c6e:	6878      	ldr	r0, [r7, #4]
 8011c70:	f7ff ff8c 	bl	8011b8c <mem_to_ptr>
 8011c74:	4603      	mov	r3, r0
 8011c76:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	885b      	ldrh	r3, [r3, #2]
 8011c7c:	4618      	mov	r0, r3
 8011c7e:	f7ff ff73 	bl	8011b68 <ptr_to_mem>
 8011c82:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8011c84:	68ba      	ldr	r2, [r7, #8]
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	429a      	cmp	r2, r3
 8011c8a:	d020      	beq.n	8011cce <plug_holes+0x11e>
 8011c8c:	68bb      	ldr	r3, [r7, #8]
 8011c8e:	791b      	ldrb	r3, [r3, #4]
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d11c      	bne.n	8011cce <plug_holes+0x11e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8011c94:	4b18      	ldr	r3, [pc, #96]	; (8011cf8 <plug_holes+0x148>)
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	687a      	ldr	r2, [r7, #4]
 8011c9a:	429a      	cmp	r2, r3
 8011c9c:	d102      	bne.n	8011ca4 <plug_holes+0xf4>
      lfree = pmem;
 8011c9e:	4a16      	ldr	r2, [pc, #88]	; (8011cf8 <plug_holes+0x148>)
 8011ca0:	68bb      	ldr	r3, [r7, #8]
 8011ca2:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	881a      	ldrh	r2, [r3, #0]
 8011ca8:	68bb      	ldr	r3, [r7, #8]
 8011caa:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	881b      	ldrh	r3, [r3, #0]
 8011cb0:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8011cb4:	4293      	cmp	r3, r2
 8011cb6:	d00a      	beq.n	8011cce <plug_holes+0x11e>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	881b      	ldrh	r3, [r3, #0]
 8011cbc:	4618      	mov	r0, r3
 8011cbe:	f7ff ff53 	bl	8011b68 <ptr_to_mem>
 8011cc2:	4604      	mov	r4, r0
 8011cc4:	68b8      	ldr	r0, [r7, #8]
 8011cc6:	f7ff ff61 	bl	8011b8c <mem_to_ptr>
 8011cca:	4603      	mov	r3, r0
 8011ccc:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8011cce:	bf00      	nop
 8011cd0:	3714      	adds	r7, #20
 8011cd2:	46bd      	mov	sp, r7
 8011cd4:	bd90      	pop	{r4, r7, pc}
 8011cd6:	bf00      	nop
 8011cd8:	240048dc 	.word	0x240048dc
 8011cdc:	0801d8a0 	.word	0x0801d8a0
 8011ce0:	0801d8ec 	.word	0x0801d8ec
 8011ce4:	0801d904 	.word	0x0801d904
 8011ce8:	240048e0 	.word	0x240048e0
 8011cec:	0801d92c 	.word	0x0801d92c
 8011cf0:	0801d948 	.word	0x0801d948
 8011cf4:	0801d964 	.word	0x0801d964
 8011cf8:	240048e8 	.word	0x240048e8

08011cfc <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8011cfc:	b580      	push	{r7, lr}
 8011cfe:	b082      	sub	sp, #8
 8011d00:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8011d02:	4b1d      	ldr	r3, [pc, #116]	; (8011d78 <mem_init+0x7c>)
 8011d04:	4a1d      	ldr	r2, [pc, #116]	; (8011d7c <mem_init+0x80>)
 8011d06:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8011d08:	4b1b      	ldr	r3, [pc, #108]	; (8011d78 <mem_init+0x7c>)
 8011d0a:	681b      	ldr	r3, [r3, #0]
 8011d0c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8011d14:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	2200      	movs	r2, #0
 8011d1a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	2200      	movs	r2, #0
 8011d20:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8011d22:	f643 70e8 	movw	r0, #16360	; 0x3fe8
 8011d26:	f7ff ff1f 	bl	8011b68 <ptr_to_mem>
 8011d2a:	4602      	mov	r2, r0
 8011d2c:	4b14      	ldr	r3, [pc, #80]	; (8011d80 <mem_init+0x84>)
 8011d2e:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 8011d30:	4b13      	ldr	r3, [pc, #76]	; (8011d80 <mem_init+0x84>)
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	2201      	movs	r2, #1
 8011d36:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8011d38:	4b11      	ldr	r3, [pc, #68]	; (8011d80 <mem_init+0x84>)
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8011d40:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8011d42:	4b0f      	ldr	r3, [pc, #60]	; (8011d80 <mem_init+0x84>)
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8011d4a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8011d4c:	4b0a      	ldr	r3, [pc, #40]	; (8011d78 <mem_init+0x7c>)
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	4a0c      	ldr	r2, [pc, #48]	; (8011d84 <mem_init+0x88>)
 8011d52:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8011d54:	480c      	ldr	r0, [pc, #48]	; (8011d88 <mem_init+0x8c>)
 8011d56:	f001 fe0b 	bl	8013970 <sys_mutex_new>
 8011d5a:	4603      	mov	r3, r0
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d006      	beq.n	8011d6e <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8011d60:	4b0a      	ldr	r3, [pc, #40]	; (8011d8c <mem_init+0x90>)
 8011d62:	f240 221f 	movw	r2, #543	; 0x21f
 8011d66:	490a      	ldr	r1, [pc, #40]	; (8011d90 <mem_init+0x94>)
 8011d68:	480a      	ldr	r0, [pc, #40]	; (8011d94 <mem_init+0x98>)
 8011d6a:	f008 fefd 	bl	801ab68 <iprintf>
  }
}
 8011d6e:	bf00      	nop
 8011d70:	3708      	adds	r7, #8
 8011d72:	46bd      	mov	sp, r7
 8011d74:	bd80      	pop	{r7, pc}
 8011d76:	bf00      	nop
 8011d78:	240048dc 	.word	0x240048dc
 8011d7c:	30044000 	.word	0x30044000
 8011d80:	240048e0 	.word	0x240048e0
 8011d84:	240048e8 	.word	0x240048e8
 8011d88:	240048e4 	.word	0x240048e4
 8011d8c:	0801d8a0 	.word	0x0801d8a0
 8011d90:	0801d990 	.word	0x0801d990
 8011d94:	0801d904 	.word	0x0801d904

08011d98 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8011d98:	b580      	push	{r7, lr}
 8011d9a:	b086      	sub	sp, #24
 8011d9c:	af00      	add	r7, sp, #0
 8011d9e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8011da0:	6878      	ldr	r0, [r7, #4]
 8011da2:	f7ff fef3 	bl	8011b8c <mem_to_ptr>
 8011da6:	4603      	mov	r3, r0
 8011da8:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	881b      	ldrh	r3, [r3, #0]
 8011dae:	4618      	mov	r0, r3
 8011db0:	f7ff feda 	bl	8011b68 <ptr_to_mem>
 8011db4:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	885b      	ldrh	r3, [r3, #2]
 8011dba:	4618      	mov	r0, r3
 8011dbc:	f7ff fed4 	bl	8011b68 <ptr_to_mem>
 8011dc0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	881b      	ldrh	r3, [r3, #0]
 8011dc6:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8011dca:	4293      	cmp	r3, r2
 8011dcc:	d819      	bhi.n	8011e02 <mem_link_valid+0x6a>
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	885b      	ldrh	r3, [r3, #2]
 8011dd2:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8011dd6:	4293      	cmp	r3, r2
 8011dd8:	d813      	bhi.n	8011e02 <mem_link_valid+0x6a>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8011dde:	8afa      	ldrh	r2, [r7, #22]
 8011de0:	429a      	cmp	r2, r3
 8011de2:	d004      	beq.n	8011dee <mem_link_valid+0x56>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011de4:	68fb      	ldr	r3, [r7, #12]
 8011de6:	881b      	ldrh	r3, [r3, #0]
 8011de8:	8afa      	ldrh	r2, [r7, #22]
 8011dea:	429a      	cmp	r2, r3
 8011dec:	d109      	bne.n	8011e02 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8011dee:	4b08      	ldr	r3, [pc, #32]	; (8011e10 <mem_link_valid+0x78>)
 8011df0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011df2:	693a      	ldr	r2, [r7, #16]
 8011df4:	429a      	cmp	r2, r3
 8011df6:	d006      	beq.n	8011e06 <mem_link_valid+0x6e>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8011df8:	693b      	ldr	r3, [r7, #16]
 8011dfa:	885b      	ldrh	r3, [r3, #2]
 8011dfc:	8afa      	ldrh	r2, [r7, #22]
 8011dfe:	429a      	cmp	r2, r3
 8011e00:	d001      	beq.n	8011e06 <mem_link_valid+0x6e>
    return 0;
 8011e02:	2300      	movs	r3, #0
 8011e04:	e000      	b.n	8011e08 <mem_link_valid+0x70>
  }
  return 1;
 8011e06:	2301      	movs	r3, #1
}
 8011e08:	4618      	mov	r0, r3
 8011e0a:	3718      	adds	r7, #24
 8011e0c:	46bd      	mov	sp, r7
 8011e0e:	bd80      	pop	{r7, pc}
 8011e10:	240048e0 	.word	0x240048e0

08011e14 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8011e14:	b580      	push	{r7, lr}
 8011e16:	b088      	sub	sp, #32
 8011e18:	af00      	add	r7, sp, #0
 8011e1a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	d070      	beq.n	8011f04 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	f003 0303 	and.w	r3, r3, #3
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d00d      	beq.n	8011e48 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8011e2c:	4b37      	ldr	r3, [pc, #220]	; (8011f0c <mem_free+0xf8>)
 8011e2e:	f240 2273 	movw	r2, #627	; 0x273
 8011e32:	4937      	ldr	r1, [pc, #220]	; (8011f10 <mem_free+0xfc>)
 8011e34:	4837      	ldr	r0, [pc, #220]	; (8011f14 <mem_free+0x100>)
 8011e36:	f008 fe97 	bl	801ab68 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011e3a:	f001 fdf7 	bl	8013a2c <sys_arch_protect>
 8011e3e:	60f8      	str	r0, [r7, #12]
 8011e40:	68f8      	ldr	r0, [r7, #12]
 8011e42:	f001 fe01 	bl	8013a48 <sys_arch_unprotect>
    return;
 8011e46:	e05e      	b.n	8011f06 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	3b08      	subs	r3, #8
 8011e4c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8011e4e:	4b32      	ldr	r3, [pc, #200]	; (8011f18 <mem_free+0x104>)
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	69fa      	ldr	r2, [r7, #28]
 8011e54:	429a      	cmp	r2, r3
 8011e56:	d306      	bcc.n	8011e66 <mem_free+0x52>
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	f103 020c 	add.w	r2, r3, #12
 8011e5e:	4b2f      	ldr	r3, [pc, #188]	; (8011f1c <mem_free+0x108>)
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	429a      	cmp	r2, r3
 8011e64:	d90d      	bls.n	8011e82 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8011e66:	4b29      	ldr	r3, [pc, #164]	; (8011f0c <mem_free+0xf8>)
 8011e68:	f240 227f 	movw	r2, #639	; 0x27f
 8011e6c:	492c      	ldr	r1, [pc, #176]	; (8011f20 <mem_free+0x10c>)
 8011e6e:	4829      	ldr	r0, [pc, #164]	; (8011f14 <mem_free+0x100>)
 8011e70:	f008 fe7a 	bl	801ab68 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011e74:	f001 fdda 	bl	8013a2c <sys_arch_protect>
 8011e78:	6138      	str	r0, [r7, #16]
 8011e7a:	6938      	ldr	r0, [r7, #16]
 8011e7c:	f001 fde4 	bl	8013a48 <sys_arch_unprotect>
    return;
 8011e80:	e041      	b.n	8011f06 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8011e82:	4828      	ldr	r0, [pc, #160]	; (8011f24 <mem_free+0x110>)
 8011e84:	f001 fd90 	bl	80139a8 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8011e88:	69fb      	ldr	r3, [r7, #28]
 8011e8a:	791b      	ldrb	r3, [r3, #4]
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	d110      	bne.n	8011eb2 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8011e90:	4b1e      	ldr	r3, [pc, #120]	; (8011f0c <mem_free+0xf8>)
 8011e92:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8011e96:	4924      	ldr	r1, [pc, #144]	; (8011f28 <mem_free+0x114>)
 8011e98:	481e      	ldr	r0, [pc, #120]	; (8011f14 <mem_free+0x100>)
 8011e9a:	f008 fe65 	bl	801ab68 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8011e9e:	4821      	ldr	r0, [pc, #132]	; (8011f24 <mem_free+0x110>)
 8011ea0:	f001 fd91 	bl	80139c6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011ea4:	f001 fdc2 	bl	8013a2c <sys_arch_protect>
 8011ea8:	6178      	str	r0, [r7, #20]
 8011eaa:	6978      	ldr	r0, [r7, #20]
 8011eac:	f001 fdcc 	bl	8013a48 <sys_arch_unprotect>
    return;
 8011eb0:	e029      	b.n	8011f06 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8011eb2:	69f8      	ldr	r0, [r7, #28]
 8011eb4:	f7ff ff70 	bl	8011d98 <mem_link_valid>
 8011eb8:	4603      	mov	r3, r0
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d110      	bne.n	8011ee0 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8011ebe:	4b13      	ldr	r3, [pc, #76]	; (8011f0c <mem_free+0xf8>)
 8011ec0:	f240 2295 	movw	r2, #661	; 0x295
 8011ec4:	4919      	ldr	r1, [pc, #100]	; (8011f2c <mem_free+0x118>)
 8011ec6:	4813      	ldr	r0, [pc, #76]	; (8011f14 <mem_free+0x100>)
 8011ec8:	f008 fe4e 	bl	801ab68 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8011ecc:	4815      	ldr	r0, [pc, #84]	; (8011f24 <mem_free+0x110>)
 8011ece:	f001 fd7a 	bl	80139c6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011ed2:	f001 fdab 	bl	8013a2c <sys_arch_protect>
 8011ed6:	61b8      	str	r0, [r7, #24]
 8011ed8:	69b8      	ldr	r0, [r7, #24]
 8011eda:	f001 fdb5 	bl	8013a48 <sys_arch_unprotect>
    return;
 8011ede:	e012      	b.n	8011f06 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8011ee0:	69fb      	ldr	r3, [r7, #28]
 8011ee2:	2200      	movs	r2, #0
 8011ee4:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8011ee6:	4b12      	ldr	r3, [pc, #72]	; (8011f30 <mem_free+0x11c>)
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	69fa      	ldr	r2, [r7, #28]
 8011eec:	429a      	cmp	r2, r3
 8011eee:	d202      	bcs.n	8011ef6 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8011ef0:	4a0f      	ldr	r2, [pc, #60]	; (8011f30 <mem_free+0x11c>)
 8011ef2:	69fb      	ldr	r3, [r7, #28]
 8011ef4:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8011ef6:	69f8      	ldr	r0, [r7, #28]
 8011ef8:	f7ff fe5a 	bl	8011bb0 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8011efc:	4809      	ldr	r0, [pc, #36]	; (8011f24 <mem_free+0x110>)
 8011efe:	f001 fd62 	bl	80139c6 <sys_mutex_unlock>
 8011f02:	e000      	b.n	8011f06 <mem_free+0xf2>
    return;
 8011f04:	bf00      	nop
}
 8011f06:	3720      	adds	r7, #32
 8011f08:	46bd      	mov	sp, r7
 8011f0a:	bd80      	pop	{r7, pc}
 8011f0c:	0801d8a0 	.word	0x0801d8a0
 8011f10:	0801d9ac 	.word	0x0801d9ac
 8011f14:	0801d904 	.word	0x0801d904
 8011f18:	240048dc 	.word	0x240048dc
 8011f1c:	240048e0 	.word	0x240048e0
 8011f20:	0801d9d0 	.word	0x0801d9d0
 8011f24:	240048e4 	.word	0x240048e4
 8011f28:	0801d9ec 	.word	0x0801d9ec
 8011f2c:	0801da14 	.word	0x0801da14
 8011f30:	240048e8 	.word	0x240048e8

08011f34 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8011f34:	b580      	push	{r7, lr}
 8011f36:	b088      	sub	sp, #32
 8011f38:	af00      	add	r7, sp, #0
 8011f3a:	6078      	str	r0, [r7, #4]
 8011f3c:	460b      	mov	r3, r1
 8011f3e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8011f40:	887b      	ldrh	r3, [r7, #2]
 8011f42:	3303      	adds	r3, #3
 8011f44:	b29b      	uxth	r3, r3
 8011f46:	f023 0303 	bic.w	r3, r3, #3
 8011f4a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8011f4c:	8bfb      	ldrh	r3, [r7, #30]
 8011f4e:	2b0b      	cmp	r3, #11
 8011f50:	d801      	bhi.n	8011f56 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8011f52:	230c      	movs	r3, #12
 8011f54:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8011f56:	8bfb      	ldrh	r3, [r7, #30]
 8011f58:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8011f5c:	4293      	cmp	r3, r2
 8011f5e:	d803      	bhi.n	8011f68 <mem_trim+0x34>
 8011f60:	8bfa      	ldrh	r2, [r7, #30]
 8011f62:	887b      	ldrh	r3, [r7, #2]
 8011f64:	429a      	cmp	r2, r3
 8011f66:	d201      	bcs.n	8011f6c <mem_trim+0x38>
    return NULL;
 8011f68:	2300      	movs	r3, #0
 8011f6a:	e0dc      	b.n	8012126 <mem_trim+0x1f2>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8011f6c:	4b70      	ldr	r3, [pc, #448]	; (8012130 <mem_trim+0x1fc>)
 8011f6e:	681b      	ldr	r3, [r3, #0]
 8011f70:	687a      	ldr	r2, [r7, #4]
 8011f72:	429a      	cmp	r2, r3
 8011f74:	d304      	bcc.n	8011f80 <mem_trim+0x4c>
 8011f76:	4b6f      	ldr	r3, [pc, #444]	; (8012134 <mem_trim+0x200>)
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	687a      	ldr	r2, [r7, #4]
 8011f7c:	429a      	cmp	r2, r3
 8011f7e:	d306      	bcc.n	8011f8e <mem_trim+0x5a>
 8011f80:	4b6d      	ldr	r3, [pc, #436]	; (8012138 <mem_trim+0x204>)
 8011f82:	f240 22d2 	movw	r2, #722	; 0x2d2
 8011f86:	496d      	ldr	r1, [pc, #436]	; (801213c <mem_trim+0x208>)
 8011f88:	486d      	ldr	r0, [pc, #436]	; (8012140 <mem_trim+0x20c>)
 8011f8a:	f008 fded 	bl	801ab68 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8011f8e:	4b68      	ldr	r3, [pc, #416]	; (8012130 <mem_trim+0x1fc>)
 8011f90:	681b      	ldr	r3, [r3, #0]
 8011f92:	687a      	ldr	r2, [r7, #4]
 8011f94:	429a      	cmp	r2, r3
 8011f96:	d304      	bcc.n	8011fa2 <mem_trim+0x6e>
 8011f98:	4b66      	ldr	r3, [pc, #408]	; (8012134 <mem_trim+0x200>)
 8011f9a:	681b      	ldr	r3, [r3, #0]
 8011f9c:	687a      	ldr	r2, [r7, #4]
 8011f9e:	429a      	cmp	r2, r3
 8011fa0:	d307      	bcc.n	8011fb2 <mem_trim+0x7e>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011fa2:	f001 fd43 	bl	8013a2c <sys_arch_protect>
 8011fa6:	60b8      	str	r0, [r7, #8]
 8011fa8:	68b8      	ldr	r0, [r7, #8]
 8011faa:	f001 fd4d 	bl	8013a48 <sys_arch_unprotect>
    return rmem;
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	e0b9      	b.n	8012126 <mem_trim+0x1f2>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	3b08      	subs	r3, #8
 8011fb6:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8011fb8:	69b8      	ldr	r0, [r7, #24]
 8011fba:	f7ff fde7 	bl	8011b8c <mem_to_ptr>
 8011fbe:	4603      	mov	r3, r0
 8011fc0:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8011fc2:	69bb      	ldr	r3, [r7, #24]
 8011fc4:	881a      	ldrh	r2, [r3, #0]
 8011fc6:	8afb      	ldrh	r3, [r7, #22]
 8011fc8:	1ad3      	subs	r3, r2, r3
 8011fca:	b29b      	uxth	r3, r3
 8011fcc:	3b08      	subs	r3, #8
 8011fce:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8011fd0:	8bfa      	ldrh	r2, [r7, #30]
 8011fd2:	8abb      	ldrh	r3, [r7, #20]
 8011fd4:	429a      	cmp	r2, r3
 8011fd6:	d906      	bls.n	8011fe6 <mem_trim+0xb2>
 8011fd8:	4b57      	ldr	r3, [pc, #348]	; (8012138 <mem_trim+0x204>)
 8011fda:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8011fde:	4959      	ldr	r1, [pc, #356]	; (8012144 <mem_trim+0x210>)
 8011fe0:	4857      	ldr	r0, [pc, #348]	; (8012140 <mem_trim+0x20c>)
 8011fe2:	f008 fdc1 	bl	801ab68 <iprintf>
  if (newsize > size) {
 8011fe6:	8bfa      	ldrh	r2, [r7, #30]
 8011fe8:	8abb      	ldrh	r3, [r7, #20]
 8011fea:	429a      	cmp	r2, r3
 8011fec:	d901      	bls.n	8011ff2 <mem_trim+0xbe>
    /* not supported */
    return NULL;
 8011fee:	2300      	movs	r3, #0
 8011ff0:	e099      	b.n	8012126 <mem_trim+0x1f2>
  }
  if (newsize == size) {
 8011ff2:	8bfa      	ldrh	r2, [r7, #30]
 8011ff4:	8abb      	ldrh	r3, [r7, #20]
 8011ff6:	429a      	cmp	r2, r3
 8011ff8:	d101      	bne.n	8011ffe <mem_trim+0xca>
    /* No change in size, simply return */
    return rmem;
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	e093      	b.n	8012126 <mem_trim+0x1f2>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8011ffe:	4852      	ldr	r0, [pc, #328]	; (8012148 <mem_trim+0x214>)
 8012000:	f001 fcd2 	bl	80139a8 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8012004:	69bb      	ldr	r3, [r7, #24]
 8012006:	881b      	ldrh	r3, [r3, #0]
 8012008:	4618      	mov	r0, r3
 801200a:	f7ff fdad 	bl	8011b68 <ptr_to_mem>
 801200e:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8012010:	693b      	ldr	r3, [r7, #16]
 8012012:	791b      	ldrb	r3, [r3, #4]
 8012014:	2b00      	cmp	r3, #0
 8012016:	d141      	bne.n	801209c <mem_trim+0x168>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8012018:	69bb      	ldr	r3, [r7, #24]
 801201a:	881b      	ldrh	r3, [r3, #0]
 801201c:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012020:	4293      	cmp	r3, r2
 8012022:	d106      	bne.n	8012032 <mem_trim+0xfe>
 8012024:	4b44      	ldr	r3, [pc, #272]	; (8012138 <mem_trim+0x204>)
 8012026:	f240 22f5 	movw	r2, #757	; 0x2f5
 801202a:	4948      	ldr	r1, [pc, #288]	; (801214c <mem_trim+0x218>)
 801202c:	4844      	ldr	r0, [pc, #272]	; (8012140 <mem_trim+0x20c>)
 801202e:	f008 fd9b 	bl	801ab68 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8012032:	693b      	ldr	r3, [r7, #16]
 8012034:	881b      	ldrh	r3, [r3, #0]
 8012036:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8012038:	8afa      	ldrh	r2, [r7, #22]
 801203a:	8bfb      	ldrh	r3, [r7, #30]
 801203c:	4413      	add	r3, r2
 801203e:	b29b      	uxth	r3, r3
 8012040:	3308      	adds	r3, #8
 8012042:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8012044:	4b42      	ldr	r3, [pc, #264]	; (8012150 <mem_trim+0x21c>)
 8012046:	681b      	ldr	r3, [r3, #0]
 8012048:	693a      	ldr	r2, [r7, #16]
 801204a:	429a      	cmp	r2, r3
 801204c:	d106      	bne.n	801205c <mem_trim+0x128>
      lfree = ptr_to_mem(ptr2);
 801204e:	89fb      	ldrh	r3, [r7, #14]
 8012050:	4618      	mov	r0, r3
 8012052:	f7ff fd89 	bl	8011b68 <ptr_to_mem>
 8012056:	4602      	mov	r2, r0
 8012058:	4b3d      	ldr	r3, [pc, #244]	; (8012150 <mem_trim+0x21c>)
 801205a:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 801205c:	89fb      	ldrh	r3, [r7, #14]
 801205e:	4618      	mov	r0, r3
 8012060:	f7ff fd82 	bl	8011b68 <ptr_to_mem>
 8012064:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8012066:	693b      	ldr	r3, [r7, #16]
 8012068:	2200      	movs	r2, #0
 801206a:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 801206c:	693b      	ldr	r3, [r7, #16]
 801206e:	89ba      	ldrh	r2, [r7, #12]
 8012070:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8012072:	693b      	ldr	r3, [r7, #16]
 8012074:	8afa      	ldrh	r2, [r7, #22]
 8012076:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8012078:	69bb      	ldr	r3, [r7, #24]
 801207a:	89fa      	ldrh	r2, [r7, #14]
 801207c:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801207e:	693b      	ldr	r3, [r7, #16]
 8012080:	881b      	ldrh	r3, [r3, #0]
 8012082:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012086:	4293      	cmp	r3, r2
 8012088:	d049      	beq.n	801211e <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801208a:	693b      	ldr	r3, [r7, #16]
 801208c:	881b      	ldrh	r3, [r3, #0]
 801208e:	4618      	mov	r0, r3
 8012090:	f7ff fd6a 	bl	8011b68 <ptr_to_mem>
 8012094:	4602      	mov	r2, r0
 8012096:	89fb      	ldrh	r3, [r7, #14]
 8012098:	8053      	strh	r3, [r2, #2]
 801209a:	e040      	b.n	801211e <mem_trim+0x1ea>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 801209c:	8bfb      	ldrh	r3, [r7, #30]
 801209e:	f103 0214 	add.w	r2, r3, #20
 80120a2:	8abb      	ldrh	r3, [r7, #20]
 80120a4:	429a      	cmp	r2, r3
 80120a6:	d83a      	bhi.n	801211e <mem_trim+0x1ea>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80120a8:	8afa      	ldrh	r2, [r7, #22]
 80120aa:	8bfb      	ldrh	r3, [r7, #30]
 80120ac:	4413      	add	r3, r2
 80120ae:	b29b      	uxth	r3, r3
 80120b0:	3308      	adds	r3, #8
 80120b2:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80120b4:	69bb      	ldr	r3, [r7, #24]
 80120b6:	881b      	ldrh	r3, [r3, #0]
 80120b8:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 80120bc:	4293      	cmp	r3, r2
 80120be:	d106      	bne.n	80120ce <mem_trim+0x19a>
 80120c0:	4b1d      	ldr	r3, [pc, #116]	; (8012138 <mem_trim+0x204>)
 80120c2:	f240 3216 	movw	r2, #790	; 0x316
 80120c6:	4921      	ldr	r1, [pc, #132]	; (801214c <mem_trim+0x218>)
 80120c8:	481d      	ldr	r0, [pc, #116]	; (8012140 <mem_trim+0x20c>)
 80120ca:	f008 fd4d 	bl	801ab68 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80120ce:	89fb      	ldrh	r3, [r7, #14]
 80120d0:	4618      	mov	r0, r3
 80120d2:	f7ff fd49 	bl	8011b68 <ptr_to_mem>
 80120d6:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 80120d8:	4b1d      	ldr	r3, [pc, #116]	; (8012150 <mem_trim+0x21c>)
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	693a      	ldr	r2, [r7, #16]
 80120de:	429a      	cmp	r2, r3
 80120e0:	d202      	bcs.n	80120e8 <mem_trim+0x1b4>
      lfree = mem2;
 80120e2:	4a1b      	ldr	r2, [pc, #108]	; (8012150 <mem_trim+0x21c>)
 80120e4:	693b      	ldr	r3, [r7, #16]
 80120e6:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80120e8:	693b      	ldr	r3, [r7, #16]
 80120ea:	2200      	movs	r2, #0
 80120ec:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80120ee:	69bb      	ldr	r3, [r7, #24]
 80120f0:	881a      	ldrh	r2, [r3, #0]
 80120f2:	693b      	ldr	r3, [r7, #16]
 80120f4:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80120f6:	693b      	ldr	r3, [r7, #16]
 80120f8:	8afa      	ldrh	r2, [r7, #22]
 80120fa:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 80120fc:	69bb      	ldr	r3, [r7, #24]
 80120fe:	89fa      	ldrh	r2, [r7, #14]
 8012100:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8012102:	693b      	ldr	r3, [r7, #16]
 8012104:	881b      	ldrh	r3, [r3, #0]
 8012106:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 801210a:	4293      	cmp	r3, r2
 801210c:	d007      	beq.n	801211e <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801210e:	693b      	ldr	r3, [r7, #16]
 8012110:	881b      	ldrh	r3, [r3, #0]
 8012112:	4618      	mov	r0, r3
 8012114:	f7ff fd28 	bl	8011b68 <ptr_to_mem>
 8012118:	4602      	mov	r2, r0
 801211a:	89fb      	ldrh	r3, [r7, #14]
 801211c:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801211e:	480a      	ldr	r0, [pc, #40]	; (8012148 <mem_trim+0x214>)
 8012120:	f001 fc51 	bl	80139c6 <sys_mutex_unlock>
  return rmem;
 8012124:	687b      	ldr	r3, [r7, #4]
}
 8012126:	4618      	mov	r0, r3
 8012128:	3720      	adds	r7, #32
 801212a:	46bd      	mov	sp, r7
 801212c:	bd80      	pop	{r7, pc}
 801212e:	bf00      	nop
 8012130:	240048dc 	.word	0x240048dc
 8012134:	240048e0 	.word	0x240048e0
 8012138:	0801d8a0 	.word	0x0801d8a0
 801213c:	0801da48 	.word	0x0801da48
 8012140:	0801d904 	.word	0x0801d904
 8012144:	0801da60 	.word	0x0801da60
 8012148:	240048e4 	.word	0x240048e4
 801214c:	0801da80 	.word	0x0801da80
 8012150:	240048e8 	.word	0x240048e8

08012154 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8012154:	b580      	push	{r7, lr}
 8012156:	b088      	sub	sp, #32
 8012158:	af00      	add	r7, sp, #0
 801215a:	4603      	mov	r3, r0
 801215c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 801215e:	88fb      	ldrh	r3, [r7, #6]
 8012160:	2b00      	cmp	r3, #0
 8012162:	d101      	bne.n	8012168 <mem_malloc+0x14>
    return NULL;
 8012164:	2300      	movs	r3, #0
 8012166:	e0e6      	b.n	8012336 <mem_malloc+0x1e2>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8012168:	88fb      	ldrh	r3, [r7, #6]
 801216a:	3303      	adds	r3, #3
 801216c:	b29b      	uxth	r3, r3
 801216e:	f023 0303 	bic.w	r3, r3, #3
 8012172:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8012174:	8bbb      	ldrh	r3, [r7, #28]
 8012176:	2b0b      	cmp	r3, #11
 8012178:	d801      	bhi.n	801217e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801217a:	230c      	movs	r3, #12
 801217c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801217e:	8bbb      	ldrh	r3, [r7, #28]
 8012180:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012184:	4293      	cmp	r3, r2
 8012186:	d803      	bhi.n	8012190 <mem_malloc+0x3c>
 8012188:	8bba      	ldrh	r2, [r7, #28]
 801218a:	88fb      	ldrh	r3, [r7, #6]
 801218c:	429a      	cmp	r2, r3
 801218e:	d201      	bcs.n	8012194 <mem_malloc+0x40>
    return NULL;
 8012190:	2300      	movs	r3, #0
 8012192:	e0d0      	b.n	8012336 <mem_malloc+0x1e2>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8012194:	486a      	ldr	r0, [pc, #424]	; (8012340 <mem_malloc+0x1ec>)
 8012196:	f001 fc07 	bl	80139a8 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801219a:	4b6a      	ldr	r3, [pc, #424]	; (8012344 <mem_malloc+0x1f0>)
 801219c:	681b      	ldr	r3, [r3, #0]
 801219e:	4618      	mov	r0, r3
 80121a0:	f7ff fcf4 	bl	8011b8c <mem_to_ptr>
 80121a4:	4603      	mov	r3, r0
 80121a6:	83fb      	strh	r3, [r7, #30]
 80121a8:	e0b9      	b.n	801231e <mem_malloc+0x1ca>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80121aa:	8bfb      	ldrh	r3, [r7, #30]
 80121ac:	4618      	mov	r0, r3
 80121ae:	f7ff fcdb 	bl	8011b68 <ptr_to_mem>
 80121b2:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80121b4:	697b      	ldr	r3, [r7, #20]
 80121b6:	791b      	ldrb	r3, [r3, #4]
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	f040 80a9 	bne.w	8012310 <mem_malloc+0x1bc>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80121be:	697b      	ldr	r3, [r7, #20]
 80121c0:	881b      	ldrh	r3, [r3, #0]
 80121c2:	461a      	mov	r2, r3
 80121c4:	8bfb      	ldrh	r3, [r7, #30]
 80121c6:	1ad3      	subs	r3, r2, r3
 80121c8:	f1a3 0208 	sub.w	r2, r3, #8
 80121cc:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80121ce:	429a      	cmp	r2, r3
 80121d0:	f0c0 809e 	bcc.w	8012310 <mem_malloc+0x1bc>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80121d4:	697b      	ldr	r3, [r7, #20]
 80121d6:	881b      	ldrh	r3, [r3, #0]
 80121d8:	461a      	mov	r2, r3
 80121da:	8bfb      	ldrh	r3, [r7, #30]
 80121dc:	1ad3      	subs	r3, r2, r3
 80121de:	f1a3 0208 	sub.w	r2, r3, #8
 80121e2:	8bbb      	ldrh	r3, [r7, #28]
 80121e4:	3314      	adds	r3, #20
 80121e6:	429a      	cmp	r2, r3
 80121e8:	d335      	bcc.n	8012256 <mem_malloc+0x102>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80121ea:	8bfa      	ldrh	r2, [r7, #30]
 80121ec:	8bbb      	ldrh	r3, [r7, #28]
 80121ee:	4413      	add	r3, r2
 80121f0:	b29b      	uxth	r3, r3
 80121f2:	3308      	adds	r3, #8
 80121f4:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80121f6:	8a7b      	ldrh	r3, [r7, #18]
 80121f8:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 80121fc:	4293      	cmp	r3, r2
 80121fe:	d106      	bne.n	801220e <mem_malloc+0xba>
 8012200:	4b51      	ldr	r3, [pc, #324]	; (8012348 <mem_malloc+0x1f4>)
 8012202:	f240 3287 	movw	r2, #903	; 0x387
 8012206:	4951      	ldr	r1, [pc, #324]	; (801234c <mem_malloc+0x1f8>)
 8012208:	4851      	ldr	r0, [pc, #324]	; (8012350 <mem_malloc+0x1fc>)
 801220a:	f008 fcad 	bl	801ab68 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 801220e:	8a7b      	ldrh	r3, [r7, #18]
 8012210:	4618      	mov	r0, r3
 8012212:	f7ff fca9 	bl	8011b68 <ptr_to_mem>
 8012216:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	2200      	movs	r2, #0
 801221c:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801221e:	697b      	ldr	r3, [r7, #20]
 8012220:	881a      	ldrh	r2, [r3, #0]
 8012222:	68fb      	ldr	r3, [r7, #12]
 8012224:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8012226:	68fb      	ldr	r3, [r7, #12]
 8012228:	8bfa      	ldrh	r2, [r7, #30]
 801222a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 801222c:	697b      	ldr	r3, [r7, #20]
 801222e:	8a7a      	ldrh	r2, [r7, #18]
 8012230:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8012232:	697b      	ldr	r3, [r7, #20]
 8012234:	2201      	movs	r2, #1
 8012236:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8012238:	68fb      	ldr	r3, [r7, #12]
 801223a:	881b      	ldrh	r3, [r3, #0]
 801223c:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8012240:	4293      	cmp	r3, r2
 8012242:	d00b      	beq.n	801225c <mem_malloc+0x108>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8012244:	68fb      	ldr	r3, [r7, #12]
 8012246:	881b      	ldrh	r3, [r3, #0]
 8012248:	4618      	mov	r0, r3
 801224a:	f7ff fc8d 	bl	8011b68 <ptr_to_mem>
 801224e:	4602      	mov	r2, r0
 8012250:	8a7b      	ldrh	r3, [r7, #18]
 8012252:	8053      	strh	r3, [r2, #2]
 8012254:	e002      	b.n	801225c <mem_malloc+0x108>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8012256:	697b      	ldr	r3, [r7, #20]
 8012258:	2201      	movs	r2, #1
 801225a:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801225c:	4b39      	ldr	r3, [pc, #228]	; (8012344 <mem_malloc+0x1f0>)
 801225e:	681b      	ldr	r3, [r3, #0]
 8012260:	697a      	ldr	r2, [r7, #20]
 8012262:	429a      	cmp	r2, r3
 8012264:	d127      	bne.n	80122b6 <mem_malloc+0x162>
          struct mem *cur = lfree;
 8012266:	4b37      	ldr	r3, [pc, #220]	; (8012344 <mem_malloc+0x1f0>)
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801226c:	e005      	b.n	801227a <mem_malloc+0x126>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 801226e:	69bb      	ldr	r3, [r7, #24]
 8012270:	881b      	ldrh	r3, [r3, #0]
 8012272:	4618      	mov	r0, r3
 8012274:	f7ff fc78 	bl	8011b68 <ptr_to_mem>
 8012278:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 801227a:	69bb      	ldr	r3, [r7, #24]
 801227c:	791b      	ldrb	r3, [r3, #4]
 801227e:	2b00      	cmp	r3, #0
 8012280:	d004      	beq.n	801228c <mem_malloc+0x138>
 8012282:	4b34      	ldr	r3, [pc, #208]	; (8012354 <mem_malloc+0x200>)
 8012284:	681b      	ldr	r3, [r3, #0]
 8012286:	69ba      	ldr	r2, [r7, #24]
 8012288:	429a      	cmp	r2, r3
 801228a:	d1f0      	bne.n	801226e <mem_malloc+0x11a>
          }
          lfree = cur;
 801228c:	4a2d      	ldr	r2, [pc, #180]	; (8012344 <mem_malloc+0x1f0>)
 801228e:	69bb      	ldr	r3, [r7, #24]
 8012290:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8012292:	4b2c      	ldr	r3, [pc, #176]	; (8012344 <mem_malloc+0x1f0>)
 8012294:	681a      	ldr	r2, [r3, #0]
 8012296:	4b2f      	ldr	r3, [pc, #188]	; (8012354 <mem_malloc+0x200>)
 8012298:	681b      	ldr	r3, [r3, #0]
 801229a:	429a      	cmp	r2, r3
 801229c:	d00b      	beq.n	80122b6 <mem_malloc+0x162>
 801229e:	4b29      	ldr	r3, [pc, #164]	; (8012344 <mem_malloc+0x1f0>)
 80122a0:	681b      	ldr	r3, [r3, #0]
 80122a2:	791b      	ldrb	r3, [r3, #4]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d006      	beq.n	80122b6 <mem_malloc+0x162>
 80122a8:	4b27      	ldr	r3, [pc, #156]	; (8012348 <mem_malloc+0x1f4>)
 80122aa:	f240 32b5 	movw	r2, #949	; 0x3b5
 80122ae:	492a      	ldr	r1, [pc, #168]	; (8012358 <mem_malloc+0x204>)
 80122b0:	4827      	ldr	r0, [pc, #156]	; (8012350 <mem_malloc+0x1fc>)
 80122b2:	f008 fc59 	bl	801ab68 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 80122b6:	4822      	ldr	r0, [pc, #136]	; (8012340 <mem_malloc+0x1ec>)
 80122b8:	f001 fb85 	bl	80139c6 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80122bc:	8bba      	ldrh	r2, [r7, #28]
 80122be:	697b      	ldr	r3, [r7, #20]
 80122c0:	4413      	add	r3, r2
 80122c2:	3308      	adds	r3, #8
 80122c4:	4a23      	ldr	r2, [pc, #140]	; (8012354 <mem_malloc+0x200>)
 80122c6:	6812      	ldr	r2, [r2, #0]
 80122c8:	4293      	cmp	r3, r2
 80122ca:	d906      	bls.n	80122da <mem_malloc+0x186>
 80122cc:	4b1e      	ldr	r3, [pc, #120]	; (8012348 <mem_malloc+0x1f4>)
 80122ce:	f240 32ba 	movw	r2, #954	; 0x3ba
 80122d2:	4922      	ldr	r1, [pc, #136]	; (801235c <mem_malloc+0x208>)
 80122d4:	481e      	ldr	r0, [pc, #120]	; (8012350 <mem_malloc+0x1fc>)
 80122d6:	f008 fc47 	bl	801ab68 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80122da:	697b      	ldr	r3, [r7, #20]
 80122dc:	f003 0303 	and.w	r3, r3, #3
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	d006      	beq.n	80122f2 <mem_malloc+0x19e>
 80122e4:	4b18      	ldr	r3, [pc, #96]	; (8012348 <mem_malloc+0x1f4>)
 80122e6:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 80122ea:	491d      	ldr	r1, [pc, #116]	; (8012360 <mem_malloc+0x20c>)
 80122ec:	4818      	ldr	r0, [pc, #96]	; (8012350 <mem_malloc+0x1fc>)
 80122ee:	f008 fc3b 	bl	801ab68 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80122f2:	697b      	ldr	r3, [r7, #20]
 80122f4:	f003 0303 	and.w	r3, r3, #3
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d006      	beq.n	801230a <mem_malloc+0x1b6>
 80122fc:	4b12      	ldr	r3, [pc, #72]	; (8012348 <mem_malloc+0x1f4>)
 80122fe:	f240 32be 	movw	r2, #958	; 0x3be
 8012302:	4918      	ldr	r1, [pc, #96]	; (8012364 <mem_malloc+0x210>)
 8012304:	4812      	ldr	r0, [pc, #72]	; (8012350 <mem_malloc+0x1fc>)
 8012306:	f008 fc2f 	bl	801ab68 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 801230a:	697b      	ldr	r3, [r7, #20]
 801230c:	3308      	adds	r3, #8
 801230e:	e012      	b.n	8012336 <mem_malloc+0x1e2>
         ptr = ptr_to_mem(ptr)->next) {
 8012310:	8bfb      	ldrh	r3, [r7, #30]
 8012312:	4618      	mov	r0, r3
 8012314:	f7ff fc28 	bl	8011b68 <ptr_to_mem>
 8012318:	4603      	mov	r3, r0
 801231a:	881b      	ldrh	r3, [r3, #0]
 801231c:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801231e:	8bfa      	ldrh	r2, [r7, #30]
 8012320:	8bb9      	ldrh	r1, [r7, #28]
 8012322:	f643 73e8 	movw	r3, #16360	; 0x3fe8
 8012326:	1a5b      	subs	r3, r3, r1
 8012328:	429a      	cmp	r2, r3
 801232a:	f4ff af3e 	bcc.w	80121aa <mem_malloc+0x56>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 801232e:	4804      	ldr	r0, [pc, #16]	; (8012340 <mem_malloc+0x1ec>)
 8012330:	f001 fb49 	bl	80139c6 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8012334:	2300      	movs	r3, #0
}
 8012336:	4618      	mov	r0, r3
 8012338:	3720      	adds	r7, #32
 801233a:	46bd      	mov	sp, r7
 801233c:	bd80      	pop	{r7, pc}
 801233e:	bf00      	nop
 8012340:	240048e4 	.word	0x240048e4
 8012344:	240048e8 	.word	0x240048e8
 8012348:	0801d8a0 	.word	0x0801d8a0
 801234c:	0801da80 	.word	0x0801da80
 8012350:	0801d904 	.word	0x0801d904
 8012354:	240048e0 	.word	0x240048e0
 8012358:	0801da94 	.word	0x0801da94
 801235c:	0801dab0 	.word	0x0801dab0
 8012360:	0801dae0 	.word	0x0801dae0
 8012364:	0801db10 	.word	0x0801db10

08012368 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8012368:	b480      	push	{r7}
 801236a:	b085      	sub	sp, #20
 801236c:	af00      	add	r7, sp, #0
 801236e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	689b      	ldr	r3, [r3, #8]
 8012374:	2200      	movs	r2, #0
 8012376:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	685b      	ldr	r3, [r3, #4]
 801237c:	3303      	adds	r3, #3
 801237e:	f023 0303 	bic.w	r3, r3, #3
 8012382:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8012384:	2300      	movs	r3, #0
 8012386:	60fb      	str	r3, [r7, #12]
 8012388:	e011      	b.n	80123ae <memp_init_pool+0x46>
    memp->next = *desc->tab;
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	689b      	ldr	r3, [r3, #8]
 801238e:	681a      	ldr	r2, [r3, #0]
 8012390:	68bb      	ldr	r3, [r7, #8]
 8012392:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	689b      	ldr	r3, [r3, #8]
 8012398:	68ba      	ldr	r2, [r7, #8]
 801239a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	881b      	ldrh	r3, [r3, #0]
 80123a0:	461a      	mov	r2, r3
 80123a2:	68bb      	ldr	r3, [r7, #8]
 80123a4:	4413      	add	r3, r2
 80123a6:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	3301      	adds	r3, #1
 80123ac:	60fb      	str	r3, [r7, #12]
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	885b      	ldrh	r3, [r3, #2]
 80123b2:	461a      	mov	r2, r3
 80123b4:	68fb      	ldr	r3, [r7, #12]
 80123b6:	4293      	cmp	r3, r2
 80123b8:	dbe7      	blt.n	801238a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80123ba:	bf00      	nop
 80123bc:	3714      	adds	r7, #20
 80123be:	46bd      	mov	sp, r7
 80123c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123c4:	4770      	bx	lr
	...

080123c8 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80123c8:	b580      	push	{r7, lr}
 80123ca:	b082      	sub	sp, #8
 80123cc:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80123ce:	2300      	movs	r3, #0
 80123d0:	80fb      	strh	r3, [r7, #6]
 80123d2:	e009      	b.n	80123e8 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80123d4:	88fb      	ldrh	r3, [r7, #6]
 80123d6:	4a08      	ldr	r2, [pc, #32]	; (80123f8 <memp_init+0x30>)
 80123d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80123dc:	4618      	mov	r0, r3
 80123de:	f7ff ffc3 	bl	8012368 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80123e2:	88fb      	ldrh	r3, [r7, #6]
 80123e4:	3301      	adds	r3, #1
 80123e6:	80fb      	strh	r3, [r7, #6]
 80123e8:	88fb      	ldrh	r3, [r7, #6]
 80123ea:	2b0c      	cmp	r3, #12
 80123ec:	d9f2      	bls.n	80123d4 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80123ee:	bf00      	nop
 80123f0:	3708      	adds	r7, #8
 80123f2:	46bd      	mov	sp, r7
 80123f4:	bd80      	pop	{r7, pc}
 80123f6:	bf00      	nop
 80123f8:	0801ff00 	.word	0x0801ff00

080123fc <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80123fc:	b580      	push	{r7, lr}
 80123fe:	b084      	sub	sp, #16
 8012400:	af00      	add	r7, sp, #0
 8012402:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8012404:	f001 fb12 	bl	8013a2c <sys_arch_protect>
 8012408:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	689b      	ldr	r3, [r3, #8]
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8012412:	68bb      	ldr	r3, [r7, #8]
 8012414:	2b00      	cmp	r3, #0
 8012416:	d015      	beq.n	8012444 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	689b      	ldr	r3, [r3, #8]
 801241c:	68ba      	ldr	r2, [r7, #8]
 801241e:	6812      	ldr	r2, [r2, #0]
 8012420:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8012422:	68bb      	ldr	r3, [r7, #8]
 8012424:	f003 0303 	and.w	r3, r3, #3
 8012428:	2b00      	cmp	r3, #0
 801242a:	d006      	beq.n	801243a <do_memp_malloc_pool+0x3e>
 801242c:	4b09      	ldr	r3, [pc, #36]	; (8012454 <do_memp_malloc_pool+0x58>)
 801242e:	f240 1219 	movw	r2, #281	; 0x119
 8012432:	4909      	ldr	r1, [pc, #36]	; (8012458 <do_memp_malloc_pool+0x5c>)
 8012434:	4809      	ldr	r0, [pc, #36]	; (801245c <do_memp_malloc_pool+0x60>)
 8012436:	f008 fb97 	bl	801ab68 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801243a:	68f8      	ldr	r0, [r7, #12]
 801243c:	f001 fb04 	bl	8013a48 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8012440:	68bb      	ldr	r3, [r7, #8]
 8012442:	e003      	b.n	801244c <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8012444:	68f8      	ldr	r0, [r7, #12]
 8012446:	f001 faff 	bl	8013a48 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 801244a:	2300      	movs	r3, #0
}
 801244c:	4618      	mov	r0, r3
 801244e:	3710      	adds	r7, #16
 8012450:	46bd      	mov	sp, r7
 8012452:	bd80      	pop	{r7, pc}
 8012454:	0801db34 	.word	0x0801db34
 8012458:	0801db84 	.word	0x0801db84
 801245c:	0801dba8 	.word	0x0801dba8

08012460 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8012460:	b580      	push	{r7, lr}
 8012462:	b082      	sub	sp, #8
 8012464:	af00      	add	r7, sp, #0
 8012466:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	2b00      	cmp	r3, #0
 801246c:	d106      	bne.n	801247c <memp_malloc_pool+0x1c>
 801246e:	4b0a      	ldr	r3, [pc, #40]	; (8012498 <memp_malloc_pool+0x38>)
 8012470:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8012474:	4909      	ldr	r1, [pc, #36]	; (801249c <memp_malloc_pool+0x3c>)
 8012476:	480a      	ldr	r0, [pc, #40]	; (80124a0 <memp_malloc_pool+0x40>)
 8012478:	f008 fb76 	bl	801ab68 <iprintf>
  if (desc == NULL) {
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	2b00      	cmp	r3, #0
 8012480:	d101      	bne.n	8012486 <memp_malloc_pool+0x26>
    return NULL;
 8012482:	2300      	movs	r3, #0
 8012484:	e003      	b.n	801248e <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8012486:	6878      	ldr	r0, [r7, #4]
 8012488:	f7ff ffb8 	bl	80123fc <do_memp_malloc_pool>
 801248c:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 801248e:	4618      	mov	r0, r3
 8012490:	3708      	adds	r7, #8
 8012492:	46bd      	mov	sp, r7
 8012494:	bd80      	pop	{r7, pc}
 8012496:	bf00      	nop
 8012498:	0801db34 	.word	0x0801db34
 801249c:	0801dbd0 	.word	0x0801dbd0
 80124a0:	0801dba8 	.word	0x0801dba8

080124a4 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 80124a4:	b580      	push	{r7, lr}
 80124a6:	b084      	sub	sp, #16
 80124a8:	af00      	add	r7, sp, #0
 80124aa:	4603      	mov	r3, r0
 80124ac:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80124ae:	79fb      	ldrb	r3, [r7, #7]
 80124b0:	2b0c      	cmp	r3, #12
 80124b2:	d908      	bls.n	80124c6 <memp_malloc+0x22>
 80124b4:	4b0a      	ldr	r3, [pc, #40]	; (80124e0 <memp_malloc+0x3c>)
 80124b6:	f240 1257 	movw	r2, #343	; 0x157
 80124ba:	490a      	ldr	r1, [pc, #40]	; (80124e4 <memp_malloc+0x40>)
 80124bc:	480a      	ldr	r0, [pc, #40]	; (80124e8 <memp_malloc+0x44>)
 80124be:	f008 fb53 	bl	801ab68 <iprintf>
 80124c2:	2300      	movs	r3, #0
 80124c4:	e008      	b.n	80124d8 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80124c6:	79fb      	ldrb	r3, [r7, #7]
 80124c8:	4a08      	ldr	r2, [pc, #32]	; (80124ec <memp_malloc+0x48>)
 80124ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80124ce:	4618      	mov	r0, r3
 80124d0:	f7ff ff94 	bl	80123fc <do_memp_malloc_pool>
 80124d4:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80124d6:	68fb      	ldr	r3, [r7, #12]
}
 80124d8:	4618      	mov	r0, r3
 80124da:	3710      	adds	r7, #16
 80124dc:	46bd      	mov	sp, r7
 80124de:	bd80      	pop	{r7, pc}
 80124e0:	0801db34 	.word	0x0801db34
 80124e4:	0801dbe4 	.word	0x0801dbe4
 80124e8:	0801dba8 	.word	0x0801dba8
 80124ec:	0801ff00 	.word	0x0801ff00

080124f0 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80124f0:	b580      	push	{r7, lr}
 80124f2:	b084      	sub	sp, #16
 80124f4:	af00      	add	r7, sp, #0
 80124f6:	6078      	str	r0, [r7, #4]
 80124f8:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80124fa:	683b      	ldr	r3, [r7, #0]
 80124fc:	f003 0303 	and.w	r3, r3, #3
 8012500:	2b00      	cmp	r3, #0
 8012502:	d006      	beq.n	8012512 <do_memp_free_pool+0x22>
 8012504:	4b0d      	ldr	r3, [pc, #52]	; (801253c <do_memp_free_pool+0x4c>)
 8012506:	f240 126d 	movw	r2, #365	; 0x16d
 801250a:	490d      	ldr	r1, [pc, #52]	; (8012540 <do_memp_free_pool+0x50>)
 801250c:	480d      	ldr	r0, [pc, #52]	; (8012544 <do_memp_free_pool+0x54>)
 801250e:	f008 fb2b 	bl	801ab68 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8012512:	683b      	ldr	r3, [r7, #0]
 8012514:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8012516:	f001 fa89 	bl	8013a2c <sys_arch_protect>
 801251a:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	689b      	ldr	r3, [r3, #8]
 8012520:	681a      	ldr	r2, [r3, #0]
 8012522:	68fb      	ldr	r3, [r7, #12]
 8012524:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	689b      	ldr	r3, [r3, #8]
 801252a:	68fa      	ldr	r2, [r7, #12]
 801252c:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801252e:	68b8      	ldr	r0, [r7, #8]
 8012530:	f001 fa8a 	bl	8013a48 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8012534:	bf00      	nop
 8012536:	3710      	adds	r7, #16
 8012538:	46bd      	mov	sp, r7
 801253a:	bd80      	pop	{r7, pc}
 801253c:	0801db34 	.word	0x0801db34
 8012540:	0801dc04 	.word	0x0801dc04
 8012544:	0801dba8 	.word	0x0801dba8

08012548 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8012548:	b580      	push	{r7, lr}
 801254a:	b082      	sub	sp, #8
 801254c:	af00      	add	r7, sp, #0
 801254e:	6078      	str	r0, [r7, #4]
 8012550:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	2b00      	cmp	r3, #0
 8012556:	d106      	bne.n	8012566 <memp_free_pool+0x1e>
 8012558:	4b0a      	ldr	r3, [pc, #40]	; (8012584 <memp_free_pool+0x3c>)
 801255a:	f240 1295 	movw	r2, #405	; 0x195
 801255e:	490a      	ldr	r1, [pc, #40]	; (8012588 <memp_free_pool+0x40>)
 8012560:	480a      	ldr	r0, [pc, #40]	; (801258c <memp_free_pool+0x44>)
 8012562:	f008 fb01 	bl	801ab68 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	2b00      	cmp	r3, #0
 801256a:	d007      	beq.n	801257c <memp_free_pool+0x34>
 801256c:	683b      	ldr	r3, [r7, #0]
 801256e:	2b00      	cmp	r3, #0
 8012570:	d004      	beq.n	801257c <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8012572:	6839      	ldr	r1, [r7, #0]
 8012574:	6878      	ldr	r0, [r7, #4]
 8012576:	f7ff ffbb 	bl	80124f0 <do_memp_free_pool>
 801257a:	e000      	b.n	801257e <memp_free_pool+0x36>
    return;
 801257c:	bf00      	nop
}
 801257e:	3708      	adds	r7, #8
 8012580:	46bd      	mov	sp, r7
 8012582:	bd80      	pop	{r7, pc}
 8012584:	0801db34 	.word	0x0801db34
 8012588:	0801dbd0 	.word	0x0801dbd0
 801258c:	0801dba8 	.word	0x0801dba8

08012590 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8012590:	b580      	push	{r7, lr}
 8012592:	b082      	sub	sp, #8
 8012594:	af00      	add	r7, sp, #0
 8012596:	4603      	mov	r3, r0
 8012598:	6039      	str	r1, [r7, #0]
 801259a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801259c:	79fb      	ldrb	r3, [r7, #7]
 801259e:	2b0c      	cmp	r3, #12
 80125a0:	d907      	bls.n	80125b2 <memp_free+0x22>
 80125a2:	4b0c      	ldr	r3, [pc, #48]	; (80125d4 <memp_free+0x44>)
 80125a4:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 80125a8:	490b      	ldr	r1, [pc, #44]	; (80125d8 <memp_free+0x48>)
 80125aa:	480c      	ldr	r0, [pc, #48]	; (80125dc <memp_free+0x4c>)
 80125ac:	f008 fadc 	bl	801ab68 <iprintf>
 80125b0:	e00c      	b.n	80125cc <memp_free+0x3c>

  if (mem == NULL) {
 80125b2:	683b      	ldr	r3, [r7, #0]
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d008      	beq.n	80125ca <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80125b8:	79fb      	ldrb	r3, [r7, #7]
 80125ba:	4a09      	ldr	r2, [pc, #36]	; (80125e0 <memp_free+0x50>)
 80125bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80125c0:	6839      	ldr	r1, [r7, #0]
 80125c2:	4618      	mov	r0, r3
 80125c4:	f7ff ff94 	bl	80124f0 <do_memp_free_pool>
 80125c8:	e000      	b.n	80125cc <memp_free+0x3c>
    return;
 80125ca:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80125cc:	3708      	adds	r7, #8
 80125ce:	46bd      	mov	sp, r7
 80125d0:	bd80      	pop	{r7, pc}
 80125d2:	bf00      	nop
 80125d4:	0801db34 	.word	0x0801db34
 80125d8:	0801dc24 	.word	0x0801dc24
 80125dc:	0801dba8 	.word	0x0801dba8
 80125e0:	0801ff00 	.word	0x0801ff00

080125e4 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80125e4:	b480      	push	{r7}
 80125e6:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80125e8:	bf00      	nop
 80125ea:	46bd      	mov	sp, r7
 80125ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125f0:	4770      	bx	lr
	...

080125f4 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80125f4:	b580      	push	{r7, lr}
 80125f6:	b086      	sub	sp, #24
 80125f8:	af00      	add	r7, sp, #0
 80125fa:	60f8      	str	r0, [r7, #12]
 80125fc:	60b9      	str	r1, [r7, #8]
 80125fe:	607a      	str	r2, [r7, #4]
 8012600:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8012602:	68fb      	ldr	r3, [r7, #12]
 8012604:	2b00      	cmp	r3, #0
 8012606:	d108      	bne.n	801261a <netif_add+0x26>
 8012608:	4b5b      	ldr	r3, [pc, #364]	; (8012778 <netif_add+0x184>)
 801260a:	f240 1227 	movw	r2, #295	; 0x127
 801260e:	495b      	ldr	r1, [pc, #364]	; (801277c <netif_add+0x188>)
 8012610:	485b      	ldr	r0, [pc, #364]	; (8012780 <netif_add+0x18c>)
 8012612:	f008 faa9 	bl	801ab68 <iprintf>
 8012616:	2300      	movs	r3, #0
 8012618:	e0a9      	b.n	801276e <netif_add+0x17a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801261a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801261c:	2b00      	cmp	r3, #0
 801261e:	d108      	bne.n	8012632 <netif_add+0x3e>
 8012620:	4b55      	ldr	r3, [pc, #340]	; (8012778 <netif_add+0x184>)
 8012622:	f44f 7294 	mov.w	r2, #296	; 0x128
 8012626:	4957      	ldr	r1, [pc, #348]	; (8012784 <netif_add+0x190>)
 8012628:	4855      	ldr	r0, [pc, #340]	; (8012780 <netif_add+0x18c>)
 801262a:	f008 fa9d 	bl	801ab68 <iprintf>
 801262e:	2300      	movs	r3, #0
 8012630:	e09d      	b.n	801276e <netif_add+0x17a>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8012632:	68bb      	ldr	r3, [r7, #8]
 8012634:	2b00      	cmp	r3, #0
 8012636:	d101      	bne.n	801263c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8012638:	4b53      	ldr	r3, [pc, #332]	; (8012788 <netif_add+0x194>)
 801263a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	2b00      	cmp	r3, #0
 8012640:	d101      	bne.n	8012646 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8012642:	4b51      	ldr	r3, [pc, #324]	; (8012788 <netif_add+0x194>)
 8012644:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8012646:	683b      	ldr	r3, [r7, #0]
 8012648:	2b00      	cmp	r3, #0
 801264a:	d101      	bne.n	8012650 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 801264c:	4b4e      	ldr	r3, [pc, #312]	; (8012788 <netif_add+0x194>)
 801264e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8012650:	68fb      	ldr	r3, [r7, #12]
 8012652:	2200      	movs	r2, #0
 8012654:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8012656:	68fb      	ldr	r3, [r7, #12]
 8012658:	2200      	movs	r2, #0
 801265a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 801265c:	68fb      	ldr	r3, [r7, #12]
 801265e:	2200      	movs	r2, #0
 8012660:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8012662:	68fb      	ldr	r3, [r7, #12]
 8012664:	4a49      	ldr	r2, [pc, #292]	; (801278c <netif_add+0x198>)
 8012666:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	2200      	movs	r2, #0
 801266c:	851a      	strh	r2, [r3, #40]	; 0x28
  netif->flags = 0;
 801266e:	68fb      	ldr	r3, [r7, #12]
 8012670:	2200      	movs	r2, #0
 8012672:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 8012676:	68fb      	ldr	r3, [r7, #12]
 8012678:	3324      	adds	r3, #36	; 0x24
 801267a:	2204      	movs	r2, #4
 801267c:	2100      	movs	r1, #0
 801267e:	4618      	mov	r0, r3
 8012680:	f007 fe2f 	bl	801a2e2 <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	2200      	movs	r2, #0
 8012688:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	6a3a      	ldr	r2, [r7, #32]
 801268e:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8012690:	4b3f      	ldr	r3, [pc, #252]	; (8012790 <netif_add+0x19c>)
 8012692:	781a      	ldrb	r2, [r3, #0]
 8012694:	68fb      	ldr	r3, [r7, #12]
 8012696:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  netif->input = input;
 801269a:	68fb      	ldr	r3, [r7, #12]
 801269c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801269e:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 80126a0:	683b      	ldr	r3, [r7, #0]
 80126a2:	687a      	ldr	r2, [r7, #4]
 80126a4:	68b9      	ldr	r1, [r7, #8]
 80126a6:	68f8      	ldr	r0, [r7, #12]
 80126a8:	f000 f914 	bl	80128d4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 80126ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126ae:	68f8      	ldr	r0, [r7, #12]
 80126b0:	4798      	blx	r3
 80126b2:	4603      	mov	r3, r0
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d001      	beq.n	80126bc <netif_add+0xc8>
    return NULL;
 80126b8:	2300      	movs	r3, #0
 80126ba:	e058      	b.n	801276e <netif_add+0x17a>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80126bc:	68fb      	ldr	r3, [r7, #12]
 80126be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80126c2:	2bff      	cmp	r3, #255	; 0xff
 80126c4:	d103      	bne.n	80126ce <netif_add+0xda>
        netif->num = 0;
 80126c6:	68fb      	ldr	r3, [r7, #12]
 80126c8:	2200      	movs	r2, #0
 80126ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }
      num_netifs = 0;
 80126ce:	2300      	movs	r3, #0
 80126d0:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80126d2:	4b30      	ldr	r3, [pc, #192]	; (8012794 <netif_add+0x1a0>)
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	617b      	str	r3, [r7, #20]
 80126d8:	e02b      	b.n	8012732 <netif_add+0x13e>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80126da:	697a      	ldr	r2, [r7, #20]
 80126dc:	68fb      	ldr	r3, [r7, #12]
 80126de:	429a      	cmp	r2, r3
 80126e0:	d106      	bne.n	80126f0 <netif_add+0xfc>
 80126e2:	4b25      	ldr	r3, [pc, #148]	; (8012778 <netif_add+0x184>)
 80126e4:	f240 128b 	movw	r2, #395	; 0x18b
 80126e8:	492b      	ldr	r1, [pc, #172]	; (8012798 <netif_add+0x1a4>)
 80126ea:	4825      	ldr	r0, [pc, #148]	; (8012780 <netif_add+0x18c>)
 80126ec:	f008 fa3c 	bl	801ab68 <iprintf>
        num_netifs++;
 80126f0:	693b      	ldr	r3, [r7, #16]
 80126f2:	3301      	adds	r3, #1
 80126f4:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80126f6:	693b      	ldr	r3, [r7, #16]
 80126f8:	2bff      	cmp	r3, #255	; 0xff
 80126fa:	dd06      	ble.n	801270a <netif_add+0x116>
 80126fc:	4b1e      	ldr	r3, [pc, #120]	; (8012778 <netif_add+0x184>)
 80126fe:	f240 128d 	movw	r2, #397	; 0x18d
 8012702:	4926      	ldr	r1, [pc, #152]	; (801279c <netif_add+0x1a8>)
 8012704:	481e      	ldr	r0, [pc, #120]	; (8012780 <netif_add+0x18c>)
 8012706:	f008 fa2f 	bl	801ab68 <iprintf>
        if (netif2->num == netif->num) {
 801270a:	697b      	ldr	r3, [r7, #20]
 801270c:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8012710:	68fb      	ldr	r3, [r7, #12]
 8012712:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012716:	429a      	cmp	r2, r3
 8012718:	d108      	bne.n	801272c <netif_add+0x138>
          netif->num++;
 801271a:	68fb      	ldr	r3, [r7, #12]
 801271c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012720:	3301      	adds	r3, #1
 8012722:	b2da      	uxtb	r2, r3
 8012724:	68fb      	ldr	r3, [r7, #12]
 8012726:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          break;
 801272a:	e005      	b.n	8012738 <netif_add+0x144>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801272c:	697b      	ldr	r3, [r7, #20]
 801272e:	681b      	ldr	r3, [r3, #0]
 8012730:	617b      	str	r3, [r7, #20]
 8012732:	697b      	ldr	r3, [r7, #20]
 8012734:	2b00      	cmp	r3, #0
 8012736:	d1d0      	bne.n	80126da <netif_add+0xe6>
        }
      }
    } while (netif2 != NULL);
 8012738:	697b      	ldr	r3, [r7, #20]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d1be      	bne.n	80126bc <netif_add+0xc8>
  }
  if (netif->num == 254) {
 801273e:	68fb      	ldr	r3, [r7, #12]
 8012740:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012744:	2bfe      	cmp	r3, #254	; 0xfe
 8012746:	d103      	bne.n	8012750 <netif_add+0x15c>
    netif_num = 0;
 8012748:	4b11      	ldr	r3, [pc, #68]	; (8012790 <netif_add+0x19c>)
 801274a:	2200      	movs	r2, #0
 801274c:	701a      	strb	r2, [r3, #0]
 801274e:	e006      	b.n	801275e <netif_add+0x16a>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8012750:	68fb      	ldr	r3, [r7, #12]
 8012752:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012756:	3301      	adds	r3, #1
 8012758:	b2da      	uxtb	r2, r3
 801275a:	4b0d      	ldr	r3, [pc, #52]	; (8012790 <netif_add+0x19c>)
 801275c:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801275e:	4b0d      	ldr	r3, [pc, #52]	; (8012794 <netif_add+0x1a0>)
 8012760:	681a      	ldr	r2, [r3, #0]
 8012762:	68fb      	ldr	r3, [r7, #12]
 8012764:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8012766:	4a0b      	ldr	r2, [pc, #44]	; (8012794 <netif_add+0x1a0>)
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 801276c:	68fb      	ldr	r3, [r7, #12]
}
 801276e:	4618      	mov	r0, r3
 8012770:	3718      	adds	r7, #24
 8012772:	46bd      	mov	sp, r7
 8012774:	bd80      	pop	{r7, pc}
 8012776:	bf00      	nop
 8012778:	0801dc40 	.word	0x0801dc40
 801277c:	0801dcf0 	.word	0x0801dcf0
 8012780:	0801dcac 	.word	0x0801dcac
 8012784:	0801dd0c 	.word	0x0801dd0c
 8012788:	0801fe5c 	.word	0x0801fe5c
 801278c:	08012bb7 	.word	0x08012bb7
 8012790:	24004920 	.word	0x24004920
 8012794:	24008a30 	.word	0x24008a30
 8012798:	0801dd30 	.word	0x0801dd30
 801279c:	0801dd44 	.word	0x0801dd44

080127a0 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80127a0:	b580      	push	{r7, lr}
 80127a2:	b082      	sub	sp, #8
 80127a4:	af00      	add	r7, sp, #0
 80127a6:	6078      	str	r0, [r7, #4]
 80127a8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 80127aa:	6839      	ldr	r1, [r7, #0]
 80127ac:	6878      	ldr	r0, [r7, #4]
 80127ae:	f002 fc97 	bl	80150e0 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 80127b2:	6839      	ldr	r1, [r7, #0]
 80127b4:	6878      	ldr	r0, [r7, #4]
 80127b6:	f007 fa55 	bl	8019c64 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80127ba:	bf00      	nop
 80127bc:	3708      	adds	r7, #8
 80127be:	46bd      	mov	sp, r7
 80127c0:	bd80      	pop	{r7, pc}
	...

080127c4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80127c4:	b580      	push	{r7, lr}
 80127c6:	b086      	sub	sp, #24
 80127c8:	af00      	add	r7, sp, #0
 80127ca:	60f8      	str	r0, [r7, #12]
 80127cc:	60b9      	str	r1, [r7, #8]
 80127ce:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80127d0:	68bb      	ldr	r3, [r7, #8]
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d106      	bne.n	80127e4 <netif_do_set_ipaddr+0x20>
 80127d6:	4b1d      	ldr	r3, [pc, #116]	; (801284c <netif_do_set_ipaddr+0x88>)
 80127d8:	f240 12cb 	movw	r2, #459	; 0x1cb
 80127dc:	491c      	ldr	r1, [pc, #112]	; (8012850 <netif_do_set_ipaddr+0x8c>)
 80127de:	481d      	ldr	r0, [pc, #116]	; (8012854 <netif_do_set_ipaddr+0x90>)
 80127e0:	f008 f9c2 	bl	801ab68 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d106      	bne.n	80127f8 <netif_do_set_ipaddr+0x34>
 80127ea:	4b18      	ldr	r3, [pc, #96]	; (801284c <netif_do_set_ipaddr+0x88>)
 80127ec:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 80127f0:	4917      	ldr	r1, [pc, #92]	; (8012850 <netif_do_set_ipaddr+0x8c>)
 80127f2:	4818      	ldr	r0, [pc, #96]	; (8012854 <netif_do_set_ipaddr+0x90>)
 80127f4:	f008 f9b8 	bl	801ab68 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80127f8:	68bb      	ldr	r3, [r7, #8]
 80127fa:	681a      	ldr	r2, [r3, #0]
 80127fc:	68fb      	ldr	r3, [r7, #12]
 80127fe:	3304      	adds	r3, #4
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	429a      	cmp	r2, r3
 8012804:	d01c      	beq.n	8012840 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8012806:	68bb      	ldr	r3, [r7, #8]
 8012808:	681b      	ldr	r3, [r3, #0]
 801280a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	3304      	adds	r3, #4
 8012810:	681a      	ldr	r2, [r3, #0]
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8012816:	f107 0314 	add.w	r3, r7, #20
 801281a:	4619      	mov	r1, r3
 801281c:	6878      	ldr	r0, [r7, #4]
 801281e:	f7ff ffbf 	bl	80127a0 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8012822:	68bb      	ldr	r3, [r7, #8]
 8012824:	2b00      	cmp	r3, #0
 8012826:	d002      	beq.n	801282e <netif_do_set_ipaddr+0x6a>
 8012828:	68bb      	ldr	r3, [r7, #8]
 801282a:	681b      	ldr	r3, [r3, #0]
 801282c:	e000      	b.n	8012830 <netif_do_set_ipaddr+0x6c>
 801282e:	2300      	movs	r3, #0
 8012830:	68fa      	ldr	r2, [r7, #12]
 8012832:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8012834:	2101      	movs	r1, #1
 8012836:	68f8      	ldr	r0, [r7, #12]
 8012838:	f000 f8d2 	bl	80129e0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 801283c:	2301      	movs	r3, #1
 801283e:	e000      	b.n	8012842 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8012840:	2300      	movs	r3, #0
}
 8012842:	4618      	mov	r0, r3
 8012844:	3718      	adds	r7, #24
 8012846:	46bd      	mov	sp, r7
 8012848:	bd80      	pop	{r7, pc}
 801284a:	bf00      	nop
 801284c:	0801dc40 	.word	0x0801dc40
 8012850:	0801dd74 	.word	0x0801dd74
 8012854:	0801dcac 	.word	0x0801dcac

08012858 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8012858:	b480      	push	{r7}
 801285a:	b085      	sub	sp, #20
 801285c:	af00      	add	r7, sp, #0
 801285e:	60f8      	str	r0, [r7, #12]
 8012860:	60b9      	str	r1, [r7, #8]
 8012862:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8012864:	68bb      	ldr	r3, [r7, #8]
 8012866:	681a      	ldr	r2, [r3, #0]
 8012868:	68fb      	ldr	r3, [r7, #12]
 801286a:	3308      	adds	r3, #8
 801286c:	681b      	ldr	r3, [r3, #0]
 801286e:	429a      	cmp	r2, r3
 8012870:	d00a      	beq.n	8012888 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8012872:	68bb      	ldr	r3, [r7, #8]
 8012874:	2b00      	cmp	r3, #0
 8012876:	d002      	beq.n	801287e <netif_do_set_netmask+0x26>
 8012878:	68bb      	ldr	r3, [r7, #8]
 801287a:	681b      	ldr	r3, [r3, #0]
 801287c:	e000      	b.n	8012880 <netif_do_set_netmask+0x28>
 801287e:	2300      	movs	r3, #0
 8012880:	68fa      	ldr	r2, [r7, #12]
 8012882:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8012884:	2301      	movs	r3, #1
 8012886:	e000      	b.n	801288a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8012888:	2300      	movs	r3, #0
}
 801288a:	4618      	mov	r0, r3
 801288c:	3714      	adds	r7, #20
 801288e:	46bd      	mov	sp, r7
 8012890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012894:	4770      	bx	lr

08012896 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8012896:	b480      	push	{r7}
 8012898:	b085      	sub	sp, #20
 801289a:	af00      	add	r7, sp, #0
 801289c:	60f8      	str	r0, [r7, #12]
 801289e:	60b9      	str	r1, [r7, #8]
 80128a0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80128a2:	68bb      	ldr	r3, [r7, #8]
 80128a4:	681a      	ldr	r2, [r3, #0]
 80128a6:	68fb      	ldr	r3, [r7, #12]
 80128a8:	330c      	adds	r3, #12
 80128aa:	681b      	ldr	r3, [r3, #0]
 80128ac:	429a      	cmp	r2, r3
 80128ae:	d00a      	beq.n	80128c6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80128b0:	68bb      	ldr	r3, [r7, #8]
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d002      	beq.n	80128bc <netif_do_set_gw+0x26>
 80128b6:	68bb      	ldr	r3, [r7, #8]
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	e000      	b.n	80128be <netif_do_set_gw+0x28>
 80128bc:	2300      	movs	r3, #0
 80128be:	68fa      	ldr	r2, [r7, #12]
 80128c0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80128c2:	2301      	movs	r3, #1
 80128c4:	e000      	b.n	80128c8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80128c6:	2300      	movs	r3, #0
}
 80128c8:	4618      	mov	r0, r3
 80128ca:	3714      	adds	r7, #20
 80128cc:	46bd      	mov	sp, r7
 80128ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128d2:	4770      	bx	lr

080128d4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80128d4:	b580      	push	{r7, lr}
 80128d6:	b088      	sub	sp, #32
 80128d8:	af00      	add	r7, sp, #0
 80128da:	60f8      	str	r0, [r7, #12]
 80128dc:	60b9      	str	r1, [r7, #8]
 80128de:	607a      	str	r2, [r7, #4]
 80128e0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80128e2:	2300      	movs	r3, #0
 80128e4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80128e6:	2300      	movs	r3, #0
 80128e8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80128ea:	68bb      	ldr	r3, [r7, #8]
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d101      	bne.n	80128f4 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80128f0:	4b1c      	ldr	r3, [pc, #112]	; (8012964 <netif_set_addr+0x90>)
 80128f2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d101      	bne.n	80128fe <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80128fa:	4b1a      	ldr	r3, [pc, #104]	; (8012964 <netif_set_addr+0x90>)
 80128fc:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80128fe:	683b      	ldr	r3, [r7, #0]
 8012900:	2b00      	cmp	r3, #0
 8012902:	d101      	bne.n	8012908 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8012904:	4b17      	ldr	r3, [pc, #92]	; (8012964 <netif_set_addr+0x90>)
 8012906:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8012908:	68bb      	ldr	r3, [r7, #8]
 801290a:	2b00      	cmp	r3, #0
 801290c:	d003      	beq.n	8012916 <netif_set_addr+0x42>
 801290e:	68bb      	ldr	r3, [r7, #8]
 8012910:	681b      	ldr	r3, [r3, #0]
 8012912:	2b00      	cmp	r3, #0
 8012914:	d101      	bne.n	801291a <netif_set_addr+0x46>
 8012916:	2301      	movs	r3, #1
 8012918:	e000      	b.n	801291c <netif_set_addr+0x48>
 801291a:	2300      	movs	r3, #0
 801291c:	617b      	str	r3, [r7, #20]
  if (remove) {
 801291e:	697b      	ldr	r3, [r7, #20]
 8012920:	2b00      	cmp	r3, #0
 8012922:	d006      	beq.n	8012932 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8012924:	f107 0310 	add.w	r3, r7, #16
 8012928:	461a      	mov	r2, r3
 801292a:	68b9      	ldr	r1, [r7, #8]
 801292c:	68f8      	ldr	r0, [r7, #12]
 801292e:	f7ff ff49 	bl	80127c4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8012932:	69fa      	ldr	r2, [r7, #28]
 8012934:	6879      	ldr	r1, [r7, #4]
 8012936:	68f8      	ldr	r0, [r7, #12]
 8012938:	f7ff ff8e 	bl	8012858 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 801293c:	69ba      	ldr	r2, [r7, #24]
 801293e:	6839      	ldr	r1, [r7, #0]
 8012940:	68f8      	ldr	r0, [r7, #12]
 8012942:	f7ff ffa8 	bl	8012896 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8012946:	697b      	ldr	r3, [r7, #20]
 8012948:	2b00      	cmp	r3, #0
 801294a:	d106      	bne.n	801295a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801294c:	f107 0310 	add.w	r3, r7, #16
 8012950:	461a      	mov	r2, r3
 8012952:	68b9      	ldr	r1, [r7, #8]
 8012954:	68f8      	ldr	r0, [r7, #12]
 8012956:	f7ff ff35 	bl	80127c4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 801295a:	bf00      	nop
 801295c:	3720      	adds	r7, #32
 801295e:	46bd      	mov	sp, r7
 8012960:	bd80      	pop	{r7, pc}
 8012962:	bf00      	nop
 8012964:	0801fe5c 	.word	0x0801fe5c

08012968 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8012968:	b480      	push	{r7}
 801296a:	b083      	sub	sp, #12
 801296c:	af00      	add	r7, sp, #0
 801296e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8012970:	4a04      	ldr	r2, [pc, #16]	; (8012984 <netif_set_default+0x1c>)
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8012976:	bf00      	nop
 8012978:	370c      	adds	r7, #12
 801297a:	46bd      	mov	sp, r7
 801297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012980:	4770      	bx	lr
 8012982:	bf00      	nop
 8012984:	24008a34 	.word	0x24008a34

08012988 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8012988:	b580      	push	{r7, lr}
 801298a:	b082      	sub	sp, #8
 801298c:	af00      	add	r7, sp, #0
 801298e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	2b00      	cmp	r3, #0
 8012994:	d107      	bne.n	80129a6 <netif_set_up+0x1e>
 8012996:	4b0f      	ldr	r3, [pc, #60]	; (80129d4 <netif_set_up+0x4c>)
 8012998:	f44f 7254 	mov.w	r2, #848	; 0x350
 801299c:	490e      	ldr	r1, [pc, #56]	; (80129d8 <netif_set_up+0x50>)
 801299e:	480f      	ldr	r0, [pc, #60]	; (80129dc <netif_set_up+0x54>)
 80129a0:	f008 f8e2 	bl	801ab68 <iprintf>
 80129a4:	e013      	b.n	80129ce <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80129ac:	f003 0301 	and.w	r3, r3, #1
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	d10c      	bne.n	80129ce <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80129ba:	f043 0301 	orr.w	r3, r3, #1
 80129be:	b2da      	uxtb	r2, r3
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80129c6:	2103      	movs	r1, #3
 80129c8:	6878      	ldr	r0, [r7, #4]
 80129ca:	f000 f809 	bl	80129e0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80129ce:	3708      	adds	r7, #8
 80129d0:	46bd      	mov	sp, r7
 80129d2:	bd80      	pop	{r7, pc}
 80129d4:	0801dc40 	.word	0x0801dc40
 80129d8:	0801dde4 	.word	0x0801dde4
 80129dc:	0801dcac 	.word	0x0801dcac

080129e0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80129e0:	b580      	push	{r7, lr}
 80129e2:	b082      	sub	sp, #8
 80129e4:	af00      	add	r7, sp, #0
 80129e6:	6078      	str	r0, [r7, #4]
 80129e8:	460b      	mov	r3, r1
 80129ea:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d106      	bne.n	8012a00 <netif_issue_reports+0x20>
 80129f2:	4b18      	ldr	r3, [pc, #96]	; (8012a54 <netif_issue_reports+0x74>)
 80129f4:	f240 326d 	movw	r2, #877	; 0x36d
 80129f8:	4917      	ldr	r1, [pc, #92]	; (8012a58 <netif_issue_reports+0x78>)
 80129fa:	4818      	ldr	r0, [pc, #96]	; (8012a5c <netif_issue_reports+0x7c>)
 80129fc:	f008 f8b4 	bl	801ab68 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012a06:	f003 0304 	and.w	r3, r3, #4
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	d01e      	beq.n	8012a4c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012a14:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8012a18:	2b00      	cmp	r3, #0
 8012a1a:	d017      	beq.n	8012a4c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8012a1c:	78fb      	ldrb	r3, [r7, #3]
 8012a1e:	f003 0301 	and.w	r3, r3, #1
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d013      	beq.n	8012a4e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	3304      	adds	r3, #4
 8012a2a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d00e      	beq.n	8012a4e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012a36:	f003 0308 	and.w	r3, r3, #8
 8012a3a:	2b00      	cmp	r3, #0
 8012a3c:	d007      	beq.n	8012a4e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	3304      	adds	r3, #4
 8012a42:	4619      	mov	r1, r3
 8012a44:	6878      	ldr	r0, [r7, #4]
 8012a46:	f7fd fbf7 	bl	8010238 <etharp_request>
 8012a4a:	e000      	b.n	8012a4e <netif_issue_reports+0x6e>
    return;
 8012a4c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8012a4e:	3708      	adds	r7, #8
 8012a50:	46bd      	mov	sp, r7
 8012a52:	bd80      	pop	{r7, pc}
 8012a54:	0801dc40 	.word	0x0801dc40
 8012a58:	0801de00 	.word	0x0801de00
 8012a5c:	0801dcac 	.word	0x0801dcac

08012a60 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8012a60:	b580      	push	{r7, lr}
 8012a62:	b082      	sub	sp, #8
 8012a64:	af00      	add	r7, sp, #0
 8012a66:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d107      	bne.n	8012a7e <netif_set_down+0x1e>
 8012a6e:	4b12      	ldr	r3, [pc, #72]	; (8012ab8 <netif_set_down+0x58>)
 8012a70:	f240 329b 	movw	r2, #923	; 0x39b
 8012a74:	4911      	ldr	r1, [pc, #68]	; (8012abc <netif_set_down+0x5c>)
 8012a76:	4812      	ldr	r0, [pc, #72]	; (8012ac0 <netif_set_down+0x60>)
 8012a78:	f008 f876 	bl	801ab68 <iprintf>
 8012a7c:	e019      	b.n	8012ab2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012a84:	f003 0301 	and.w	r3, r3, #1
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d012      	beq.n	8012ab2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012a92:	f023 0301 	bic.w	r3, r3, #1
 8012a96:	b2da      	uxtb	r2, r3
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012aa4:	f003 0308 	and.w	r3, r3, #8
 8012aa8:	2b00      	cmp	r3, #0
 8012aaa:	d002      	beq.n	8012ab2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8012aac:	6878      	ldr	r0, [r7, #4]
 8012aae:	f7fc ff7d 	bl	800f9ac <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8012ab2:	3708      	adds	r7, #8
 8012ab4:	46bd      	mov	sp, r7
 8012ab6:	bd80      	pop	{r7, pc}
 8012ab8:	0801dc40 	.word	0x0801dc40
 8012abc:	0801de24 	.word	0x0801de24
 8012ac0:	0801dcac 	.word	0x0801dcac

08012ac4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8012ac4:	b580      	push	{r7, lr}
 8012ac6:	b082      	sub	sp, #8
 8012ac8:	af00      	add	r7, sp, #0
 8012aca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	2b00      	cmp	r3, #0
 8012ad0:	d107      	bne.n	8012ae2 <netif_set_link_up+0x1e>
 8012ad2:	4b15      	ldr	r3, [pc, #84]	; (8012b28 <netif_set_link_up+0x64>)
 8012ad4:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8012ad8:	4914      	ldr	r1, [pc, #80]	; (8012b2c <netif_set_link_up+0x68>)
 8012ada:	4815      	ldr	r0, [pc, #84]	; (8012b30 <netif_set_link_up+0x6c>)
 8012adc:	f008 f844 	bl	801ab68 <iprintf>
 8012ae0:	e01e      	b.n	8012b20 <netif_set_link_up+0x5c>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012ae8:	f003 0304 	and.w	r3, r3, #4
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d117      	bne.n	8012b20 <netif_set_link_up+0x5c>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012af6:	f043 0304 	orr.w	r3, r3, #4
 8012afa:	b2da      	uxtb	r2, r3
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if LWIP_DHCP
    dhcp_network_changed(netif);
 8012b02:	6878      	ldr	r0, [r7, #4]
 8012b04:	f7fb f9b2 	bl	800de6c <dhcp_network_changed>

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8012b08:	2103      	movs	r1, #3
 8012b0a:	6878      	ldr	r0, [r7, #4]
 8012b0c:	f7ff ff68 	bl	80129e0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	69db      	ldr	r3, [r3, #28]
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d003      	beq.n	8012b20 <netif_set_link_up+0x5c>
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	69db      	ldr	r3, [r3, #28]
 8012b1c:	6878      	ldr	r0, [r7, #4]
 8012b1e:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8012b20:	3708      	adds	r7, #8
 8012b22:	46bd      	mov	sp, r7
 8012b24:	bd80      	pop	{r7, pc}
 8012b26:	bf00      	nop
 8012b28:	0801dc40 	.word	0x0801dc40
 8012b2c:	0801de44 	.word	0x0801de44
 8012b30:	0801dcac 	.word	0x0801dcac

08012b34 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8012b34:	b580      	push	{r7, lr}
 8012b36:	b082      	sub	sp, #8
 8012b38:	af00      	add	r7, sp, #0
 8012b3a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	2b00      	cmp	r3, #0
 8012b40:	d107      	bne.n	8012b52 <netif_set_link_down+0x1e>
 8012b42:	4b11      	ldr	r3, [pc, #68]	; (8012b88 <netif_set_link_down+0x54>)
 8012b44:	f240 4206 	movw	r2, #1030	; 0x406
 8012b48:	4910      	ldr	r1, [pc, #64]	; (8012b8c <netif_set_link_down+0x58>)
 8012b4a:	4811      	ldr	r0, [pc, #68]	; (8012b90 <netif_set_link_down+0x5c>)
 8012b4c:	f008 f80c 	bl	801ab68 <iprintf>
 8012b50:	e017      	b.n	8012b82 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012b58:	f003 0304 	and.w	r3, r3, #4
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d010      	beq.n	8012b82 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8012b60:	687b      	ldr	r3, [r7, #4]
 8012b62:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012b66:	f023 0304 	bic.w	r3, r3, #4
 8012b6a:	b2da      	uxtb	r2, r3
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    NETIF_LINK_CALLBACK(netif);
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	69db      	ldr	r3, [r3, #28]
 8012b76:	2b00      	cmp	r3, #0
 8012b78:	d003      	beq.n	8012b82 <netif_set_link_down+0x4e>
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	69db      	ldr	r3, [r3, #28]
 8012b7e:	6878      	ldr	r0, [r7, #4]
 8012b80:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8012b82:	3708      	adds	r7, #8
 8012b84:	46bd      	mov	sp, r7
 8012b86:	bd80      	pop	{r7, pc}
 8012b88:	0801dc40 	.word	0x0801dc40
 8012b8c:	0801de68 	.word	0x0801de68
 8012b90:	0801dcac 	.word	0x0801dcac

08012b94 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8012b94:	b480      	push	{r7}
 8012b96:	b083      	sub	sp, #12
 8012b98:	af00      	add	r7, sp, #0
 8012b9a:	6078      	str	r0, [r7, #4]
 8012b9c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	2b00      	cmp	r3, #0
 8012ba2:	d002      	beq.n	8012baa <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	683a      	ldr	r2, [r7, #0]
 8012ba8:	61da      	str	r2, [r3, #28]
  }
}
 8012baa:	bf00      	nop
 8012bac:	370c      	adds	r7, #12
 8012bae:	46bd      	mov	sp, r7
 8012bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bb4:	4770      	bx	lr

08012bb6 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8012bb6:	b480      	push	{r7}
 8012bb8:	b085      	sub	sp, #20
 8012bba:	af00      	add	r7, sp, #0
 8012bbc:	60f8      	str	r0, [r7, #12]
 8012bbe:	60b9      	str	r1, [r7, #8]
 8012bc0:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8012bc2:	f06f 030b 	mvn.w	r3, #11
}
 8012bc6:	4618      	mov	r0, r3
 8012bc8:	3714      	adds	r7, #20
 8012bca:	46bd      	mov	sp, r7
 8012bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bd0:	4770      	bx	lr
	...

08012bd4 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8012bd4:	b480      	push	{r7}
 8012bd6:	b085      	sub	sp, #20
 8012bd8:	af00      	add	r7, sp, #0
 8012bda:	4603      	mov	r3, r0
 8012bdc:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8012bde:	79fb      	ldrb	r3, [r7, #7]
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d013      	beq.n	8012c0c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8012be4:	4b0d      	ldr	r3, [pc, #52]	; (8012c1c <netif_get_by_index+0x48>)
 8012be6:	681b      	ldr	r3, [r3, #0]
 8012be8:	60fb      	str	r3, [r7, #12]
 8012bea:	e00c      	b.n	8012c06 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8012bec:	68fb      	ldr	r3, [r7, #12]
 8012bee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012bf2:	3301      	adds	r3, #1
 8012bf4:	b2db      	uxtb	r3, r3
 8012bf6:	79fa      	ldrb	r2, [r7, #7]
 8012bf8:	429a      	cmp	r2, r3
 8012bfa:	d101      	bne.n	8012c00 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8012bfc:	68fb      	ldr	r3, [r7, #12]
 8012bfe:	e006      	b.n	8012c0e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8012c00:	68fb      	ldr	r3, [r7, #12]
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	60fb      	str	r3, [r7, #12]
 8012c06:	68fb      	ldr	r3, [r7, #12]
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	d1ef      	bne.n	8012bec <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8012c0c:	2300      	movs	r3, #0
}
 8012c0e:	4618      	mov	r0, r3
 8012c10:	3714      	adds	r7, #20
 8012c12:	46bd      	mov	sp, r7
 8012c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c18:	4770      	bx	lr
 8012c1a:	bf00      	nop
 8012c1c:	24008a30 	.word	0x24008a30

08012c20 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8012c20:	b580      	push	{r7, lr}
 8012c22:	b082      	sub	sp, #8
 8012c24:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8012c26:	f000 ff01 	bl	8013a2c <sys_arch_protect>
 8012c2a:	6038      	str	r0, [r7, #0]
 8012c2c:	4b0d      	ldr	r3, [pc, #52]	; (8012c64 <pbuf_free_ooseq+0x44>)
 8012c2e:	2200      	movs	r2, #0
 8012c30:	701a      	strb	r2, [r3, #0]
 8012c32:	6838      	ldr	r0, [r7, #0]
 8012c34:	f000 ff08 	bl	8013a48 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8012c38:	4b0b      	ldr	r3, [pc, #44]	; (8012c68 <pbuf_free_ooseq+0x48>)
 8012c3a:	681b      	ldr	r3, [r3, #0]
 8012c3c:	607b      	str	r3, [r7, #4]
 8012c3e:	e00a      	b.n	8012c56 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d003      	beq.n	8012c50 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8012c48:	6878      	ldr	r0, [r7, #4]
 8012c4a:	f002 fa87 	bl	801515c <tcp_free_ooseq>
      return;
 8012c4e:	e005      	b.n	8012c5c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	68db      	ldr	r3, [r3, #12]
 8012c54:	607b      	str	r3, [r7, #4]
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	d1f1      	bne.n	8012c40 <pbuf_free_ooseq+0x20>
    }
  }
}
 8012c5c:	3708      	adds	r7, #8
 8012c5e:	46bd      	mov	sp, r7
 8012c60:	bd80      	pop	{r7, pc}
 8012c62:	bf00      	nop
 8012c64:	24008a38 	.word	0x24008a38
 8012c68:	24008a48 	.word	0x24008a48

08012c6c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8012c6c:	b580      	push	{r7, lr}
 8012c6e:	b082      	sub	sp, #8
 8012c70:	af00      	add	r7, sp, #0
 8012c72:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8012c74:	f7ff ffd4 	bl	8012c20 <pbuf_free_ooseq>
}
 8012c78:	bf00      	nop
 8012c7a:	3708      	adds	r7, #8
 8012c7c:	46bd      	mov	sp, r7
 8012c7e:	bd80      	pop	{r7, pc}

08012c80 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8012c80:	b580      	push	{r7, lr}
 8012c82:	b082      	sub	sp, #8
 8012c84:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8012c86:	f000 fed1 	bl	8013a2c <sys_arch_protect>
 8012c8a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8012c8c:	4b0f      	ldr	r3, [pc, #60]	; (8012ccc <pbuf_pool_is_empty+0x4c>)
 8012c8e:	781b      	ldrb	r3, [r3, #0]
 8012c90:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8012c92:	4b0e      	ldr	r3, [pc, #56]	; (8012ccc <pbuf_pool_is_empty+0x4c>)
 8012c94:	2201      	movs	r2, #1
 8012c96:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8012c98:	6878      	ldr	r0, [r7, #4]
 8012c9a:	f000 fed5 	bl	8013a48 <sys_arch_unprotect>

  if (!queued) {
 8012c9e:	78fb      	ldrb	r3, [r7, #3]
 8012ca0:	2b00      	cmp	r3, #0
 8012ca2:	d10f      	bne.n	8012cc4 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8012ca4:	2100      	movs	r1, #0
 8012ca6:	480a      	ldr	r0, [pc, #40]	; (8012cd0 <pbuf_pool_is_empty+0x50>)
 8012ca8:	f006 f92a 	bl	8018f00 <tcpip_try_callback>
 8012cac:	4603      	mov	r3, r0
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	d008      	beq.n	8012cc4 <pbuf_pool_is_empty+0x44>
 8012cb2:	f000 febb 	bl	8013a2c <sys_arch_protect>
 8012cb6:	6078      	str	r0, [r7, #4]
 8012cb8:	4b04      	ldr	r3, [pc, #16]	; (8012ccc <pbuf_pool_is_empty+0x4c>)
 8012cba:	2200      	movs	r2, #0
 8012cbc:	701a      	strb	r2, [r3, #0]
 8012cbe:	6878      	ldr	r0, [r7, #4]
 8012cc0:	f000 fec2 	bl	8013a48 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8012cc4:	bf00      	nop
 8012cc6:	3708      	adds	r7, #8
 8012cc8:	46bd      	mov	sp, r7
 8012cca:	bd80      	pop	{r7, pc}
 8012ccc:	24008a38 	.word	0x24008a38
 8012cd0:	08012c6d 	.word	0x08012c6d

08012cd4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8012cd4:	b480      	push	{r7}
 8012cd6:	b085      	sub	sp, #20
 8012cd8:	af00      	add	r7, sp, #0
 8012cda:	60f8      	str	r0, [r7, #12]
 8012cdc:	60b9      	str	r1, [r7, #8]
 8012cde:	4611      	mov	r1, r2
 8012ce0:	461a      	mov	r2, r3
 8012ce2:	460b      	mov	r3, r1
 8012ce4:	80fb      	strh	r3, [r7, #6]
 8012ce6:	4613      	mov	r3, r2
 8012ce8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8012cea:	68fb      	ldr	r3, [r7, #12]
 8012cec:	2200      	movs	r2, #0
 8012cee:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8012cf0:	68fb      	ldr	r3, [r7, #12]
 8012cf2:	68ba      	ldr	r2, [r7, #8]
 8012cf4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8012cf6:	68fb      	ldr	r3, [r7, #12]
 8012cf8:	88fa      	ldrh	r2, [r7, #6]
 8012cfa:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	88ba      	ldrh	r2, [r7, #4]
 8012d00:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8012d02:	8b3b      	ldrh	r3, [r7, #24]
 8012d04:	b2da      	uxtb	r2, r3
 8012d06:	68fb      	ldr	r3, [r7, #12]
 8012d08:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	7f3a      	ldrb	r2, [r7, #28]
 8012d0e:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8012d10:	68fb      	ldr	r3, [r7, #12]
 8012d12:	2201      	movs	r2, #1
 8012d14:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8012d16:	68fb      	ldr	r3, [r7, #12]
 8012d18:	2200      	movs	r2, #0
 8012d1a:	73da      	strb	r2, [r3, #15]
}
 8012d1c:	bf00      	nop
 8012d1e:	3714      	adds	r7, #20
 8012d20:	46bd      	mov	sp, r7
 8012d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d26:	4770      	bx	lr

08012d28 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8012d28:	b580      	push	{r7, lr}
 8012d2a:	b08c      	sub	sp, #48	; 0x30
 8012d2c:	af02      	add	r7, sp, #8
 8012d2e:	4603      	mov	r3, r0
 8012d30:	71fb      	strb	r3, [r7, #7]
 8012d32:	460b      	mov	r3, r1
 8012d34:	80bb      	strh	r3, [r7, #4]
 8012d36:	4613      	mov	r3, r2
 8012d38:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8012d3a:	79fb      	ldrb	r3, [r7, #7]
 8012d3c:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8012d3e:	887b      	ldrh	r3, [r7, #2]
 8012d40:	2b41      	cmp	r3, #65	; 0x41
 8012d42:	d00b      	beq.n	8012d5c <pbuf_alloc+0x34>
 8012d44:	2b41      	cmp	r3, #65	; 0x41
 8012d46:	dc02      	bgt.n	8012d4e <pbuf_alloc+0x26>
 8012d48:	2b01      	cmp	r3, #1
 8012d4a:	d007      	beq.n	8012d5c <pbuf_alloc+0x34>
 8012d4c:	e0c2      	b.n	8012ed4 <pbuf_alloc+0x1ac>
 8012d4e:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8012d52:	d00b      	beq.n	8012d6c <pbuf_alloc+0x44>
 8012d54:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8012d58:	d070      	beq.n	8012e3c <pbuf_alloc+0x114>
 8012d5a:	e0bb      	b.n	8012ed4 <pbuf_alloc+0x1ac>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8012d5c:	887a      	ldrh	r2, [r7, #2]
 8012d5e:	88bb      	ldrh	r3, [r7, #4]
 8012d60:	4619      	mov	r1, r3
 8012d62:	2000      	movs	r0, #0
 8012d64:	f000 f8d2 	bl	8012f0c <pbuf_alloc_reference>
 8012d68:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8012d6a:	e0bd      	b.n	8012ee8 <pbuf_alloc+0x1c0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8012d6c:	2300      	movs	r3, #0
 8012d6e:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8012d70:	2300      	movs	r3, #0
 8012d72:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8012d74:	88bb      	ldrh	r3, [r7, #4]
 8012d76:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8012d78:	200c      	movs	r0, #12
 8012d7a:	f7ff fb93 	bl	80124a4 <memp_malloc>
 8012d7e:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8012d80:	693b      	ldr	r3, [r7, #16]
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d109      	bne.n	8012d9a <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 8012d86:	f7ff ff7b 	bl	8012c80 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8012d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d002      	beq.n	8012d96 <pbuf_alloc+0x6e>
            pbuf_free(p);
 8012d90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012d92:	f000 faa9 	bl	80132e8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8012d96:	2300      	movs	r3, #0
 8012d98:	e0a7      	b.n	8012eea <pbuf_alloc+0x1c2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8012d9a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012d9c:	3303      	adds	r3, #3
 8012d9e:	b29b      	uxth	r3, r3
 8012da0:	f023 0303 	bic.w	r3, r3, #3
 8012da4:	b29b      	uxth	r3, r3
 8012da6:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 8012daa:	b29b      	uxth	r3, r3
 8012dac:	8b7a      	ldrh	r2, [r7, #26]
 8012dae:	4293      	cmp	r3, r2
 8012db0:	bf28      	it	cs
 8012db2:	4613      	movcs	r3, r2
 8012db4:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8012db6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012db8:	3310      	adds	r3, #16
 8012dba:	693a      	ldr	r2, [r7, #16]
 8012dbc:	4413      	add	r3, r2
 8012dbe:	3303      	adds	r3, #3
 8012dc0:	f023 0303 	bic.w	r3, r3, #3
 8012dc4:	4618      	mov	r0, r3
 8012dc6:	89f9      	ldrh	r1, [r7, #14]
 8012dc8:	8b7a      	ldrh	r2, [r7, #26]
 8012dca:	2300      	movs	r3, #0
 8012dcc:	9301      	str	r3, [sp, #4]
 8012dce:	887b      	ldrh	r3, [r7, #2]
 8012dd0:	9300      	str	r3, [sp, #0]
 8012dd2:	460b      	mov	r3, r1
 8012dd4:	4601      	mov	r1, r0
 8012dd6:	6938      	ldr	r0, [r7, #16]
 8012dd8:	f7ff ff7c 	bl	8012cd4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8012ddc:	693b      	ldr	r3, [r7, #16]
 8012dde:	685b      	ldr	r3, [r3, #4]
 8012de0:	f003 0303 	and.w	r3, r3, #3
 8012de4:	2b00      	cmp	r3, #0
 8012de6:	d006      	beq.n	8012df6 <pbuf_alloc+0xce>
 8012de8:	4b42      	ldr	r3, [pc, #264]	; (8012ef4 <pbuf_alloc+0x1cc>)
 8012dea:	f240 1201 	movw	r2, #257	; 0x101
 8012dee:	4942      	ldr	r1, [pc, #264]	; (8012ef8 <pbuf_alloc+0x1d0>)
 8012df0:	4842      	ldr	r0, [pc, #264]	; (8012efc <pbuf_alloc+0x1d4>)
 8012df2:	f007 feb9 	bl	801ab68 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8012df6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012df8:	3303      	adds	r3, #3
 8012dfa:	f023 0303 	bic.w	r3, r3, #3
 8012dfe:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8012e02:	d106      	bne.n	8012e12 <pbuf_alloc+0xea>
 8012e04:	4b3b      	ldr	r3, [pc, #236]	; (8012ef4 <pbuf_alloc+0x1cc>)
 8012e06:	f240 1203 	movw	r2, #259	; 0x103
 8012e0a:	493d      	ldr	r1, [pc, #244]	; (8012f00 <pbuf_alloc+0x1d8>)
 8012e0c:	483b      	ldr	r0, [pc, #236]	; (8012efc <pbuf_alloc+0x1d4>)
 8012e0e:	f007 feab 	bl	801ab68 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8012e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e14:	2b00      	cmp	r3, #0
 8012e16:	d102      	bne.n	8012e1e <pbuf_alloc+0xf6>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8012e18:	693b      	ldr	r3, [r7, #16]
 8012e1a:	627b      	str	r3, [r7, #36]	; 0x24
 8012e1c:	e002      	b.n	8012e24 <pbuf_alloc+0xfc>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8012e1e:	69fb      	ldr	r3, [r7, #28]
 8012e20:	693a      	ldr	r2, [r7, #16]
 8012e22:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8012e24:	693b      	ldr	r3, [r7, #16]
 8012e26:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8012e28:	8b7a      	ldrh	r2, [r7, #26]
 8012e2a:	89fb      	ldrh	r3, [r7, #14]
 8012e2c:	1ad3      	subs	r3, r2, r3
 8012e2e:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8012e30:	2300      	movs	r3, #0
 8012e32:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8012e34:	8b7b      	ldrh	r3, [r7, #26]
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d19e      	bne.n	8012d78 <pbuf_alloc+0x50>
      break;
 8012e3a:	e055      	b.n	8012ee8 <pbuf_alloc+0x1c0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8012e3c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012e3e:	3303      	adds	r3, #3
 8012e40:	b29b      	uxth	r3, r3
 8012e42:	f023 0303 	bic.w	r3, r3, #3
 8012e46:	b29a      	uxth	r2, r3
 8012e48:	88bb      	ldrh	r3, [r7, #4]
 8012e4a:	3303      	adds	r3, #3
 8012e4c:	b29b      	uxth	r3, r3
 8012e4e:	f023 0303 	bic.w	r3, r3, #3
 8012e52:	b29b      	uxth	r3, r3
 8012e54:	4413      	add	r3, r2
 8012e56:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8012e58:	8b3b      	ldrh	r3, [r7, #24]
 8012e5a:	3310      	adds	r3, #16
 8012e5c:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8012e5e:	8b3a      	ldrh	r2, [r7, #24]
 8012e60:	88bb      	ldrh	r3, [r7, #4]
 8012e62:	3303      	adds	r3, #3
 8012e64:	f023 0303 	bic.w	r3, r3, #3
 8012e68:	429a      	cmp	r2, r3
 8012e6a:	d306      	bcc.n	8012e7a <pbuf_alloc+0x152>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8012e6c:	8afa      	ldrh	r2, [r7, #22]
 8012e6e:	88bb      	ldrh	r3, [r7, #4]
 8012e70:	3303      	adds	r3, #3
 8012e72:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8012e76:	429a      	cmp	r2, r3
 8012e78:	d201      	bcs.n	8012e7e <pbuf_alloc+0x156>
        return NULL;
 8012e7a:	2300      	movs	r3, #0
 8012e7c:	e035      	b.n	8012eea <pbuf_alloc+0x1c2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8012e7e:	8afb      	ldrh	r3, [r7, #22]
 8012e80:	4618      	mov	r0, r3
 8012e82:	f7ff f967 	bl	8012154 <mem_malloc>
 8012e86:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8012e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d101      	bne.n	8012e92 <pbuf_alloc+0x16a>
        return NULL;
 8012e8e:	2300      	movs	r3, #0
 8012e90:	e02b      	b.n	8012eea <pbuf_alloc+0x1c2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8012e92:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012e94:	3310      	adds	r3, #16
 8012e96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012e98:	4413      	add	r3, r2
 8012e9a:	3303      	adds	r3, #3
 8012e9c:	f023 0303 	bic.w	r3, r3, #3
 8012ea0:	4618      	mov	r0, r3
 8012ea2:	88b9      	ldrh	r1, [r7, #4]
 8012ea4:	88ba      	ldrh	r2, [r7, #4]
 8012ea6:	2300      	movs	r3, #0
 8012ea8:	9301      	str	r3, [sp, #4]
 8012eaa:	887b      	ldrh	r3, [r7, #2]
 8012eac:	9300      	str	r3, [sp, #0]
 8012eae:	460b      	mov	r3, r1
 8012eb0:	4601      	mov	r1, r0
 8012eb2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012eb4:	f7ff ff0e 	bl	8012cd4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8012eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012eba:	685b      	ldr	r3, [r3, #4]
 8012ebc:	f003 0303 	and.w	r3, r3, #3
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d010      	beq.n	8012ee6 <pbuf_alloc+0x1be>
 8012ec4:	4b0b      	ldr	r3, [pc, #44]	; (8012ef4 <pbuf_alloc+0x1cc>)
 8012ec6:	f240 1223 	movw	r2, #291	; 0x123
 8012eca:	490e      	ldr	r1, [pc, #56]	; (8012f04 <pbuf_alloc+0x1dc>)
 8012ecc:	480b      	ldr	r0, [pc, #44]	; (8012efc <pbuf_alloc+0x1d4>)
 8012ece:	f007 fe4b 	bl	801ab68 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8012ed2:	e008      	b.n	8012ee6 <pbuf_alloc+0x1be>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8012ed4:	4b07      	ldr	r3, [pc, #28]	; (8012ef4 <pbuf_alloc+0x1cc>)
 8012ed6:	f240 1227 	movw	r2, #295	; 0x127
 8012eda:	490b      	ldr	r1, [pc, #44]	; (8012f08 <pbuf_alloc+0x1e0>)
 8012edc:	4807      	ldr	r0, [pc, #28]	; (8012efc <pbuf_alloc+0x1d4>)
 8012ede:	f007 fe43 	bl	801ab68 <iprintf>
      return NULL;
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	e001      	b.n	8012eea <pbuf_alloc+0x1c2>
      break;
 8012ee6:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8012ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012eea:	4618      	mov	r0, r3
 8012eec:	3728      	adds	r7, #40	; 0x28
 8012eee:	46bd      	mov	sp, r7
 8012ef0:	bd80      	pop	{r7, pc}
 8012ef2:	bf00      	nop
 8012ef4:	0801de8c 	.word	0x0801de8c
 8012ef8:	0801dedc 	.word	0x0801dedc
 8012efc:	0801df0c 	.word	0x0801df0c
 8012f00:	0801df34 	.word	0x0801df34
 8012f04:	0801df68 	.word	0x0801df68
 8012f08:	0801df94 	.word	0x0801df94

08012f0c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8012f0c:	b580      	push	{r7, lr}
 8012f0e:	b086      	sub	sp, #24
 8012f10:	af02      	add	r7, sp, #8
 8012f12:	6078      	str	r0, [r7, #4]
 8012f14:	460b      	mov	r3, r1
 8012f16:	807b      	strh	r3, [r7, #2]
 8012f18:	4613      	mov	r3, r2
 8012f1a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8012f1c:	883b      	ldrh	r3, [r7, #0]
 8012f1e:	2b41      	cmp	r3, #65	; 0x41
 8012f20:	d009      	beq.n	8012f36 <pbuf_alloc_reference+0x2a>
 8012f22:	883b      	ldrh	r3, [r7, #0]
 8012f24:	2b01      	cmp	r3, #1
 8012f26:	d006      	beq.n	8012f36 <pbuf_alloc_reference+0x2a>
 8012f28:	4b0f      	ldr	r3, [pc, #60]	; (8012f68 <pbuf_alloc_reference+0x5c>)
 8012f2a:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8012f2e:	490f      	ldr	r1, [pc, #60]	; (8012f6c <pbuf_alloc_reference+0x60>)
 8012f30:	480f      	ldr	r0, [pc, #60]	; (8012f70 <pbuf_alloc_reference+0x64>)
 8012f32:	f007 fe19 	bl	801ab68 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8012f36:	200b      	movs	r0, #11
 8012f38:	f7ff fab4 	bl	80124a4 <memp_malloc>
 8012f3c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	2b00      	cmp	r3, #0
 8012f42:	d101      	bne.n	8012f48 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8012f44:	2300      	movs	r3, #0
 8012f46:	e00b      	b.n	8012f60 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8012f48:	8879      	ldrh	r1, [r7, #2]
 8012f4a:	887a      	ldrh	r2, [r7, #2]
 8012f4c:	2300      	movs	r3, #0
 8012f4e:	9301      	str	r3, [sp, #4]
 8012f50:	883b      	ldrh	r3, [r7, #0]
 8012f52:	9300      	str	r3, [sp, #0]
 8012f54:	460b      	mov	r3, r1
 8012f56:	6879      	ldr	r1, [r7, #4]
 8012f58:	68f8      	ldr	r0, [r7, #12]
 8012f5a:	f7ff febb 	bl	8012cd4 <pbuf_init_alloced_pbuf>
  return p;
 8012f5e:	68fb      	ldr	r3, [r7, #12]
}
 8012f60:	4618      	mov	r0, r3
 8012f62:	3710      	adds	r7, #16
 8012f64:	46bd      	mov	sp, r7
 8012f66:	bd80      	pop	{r7, pc}
 8012f68:	0801de8c 	.word	0x0801de8c
 8012f6c:	0801dfb0 	.word	0x0801dfb0
 8012f70:	0801df0c 	.word	0x0801df0c

08012f74 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8012f74:	b580      	push	{r7, lr}
 8012f76:	b088      	sub	sp, #32
 8012f78:	af02      	add	r7, sp, #8
 8012f7a:	607b      	str	r3, [r7, #4]
 8012f7c:	4603      	mov	r3, r0
 8012f7e:	73fb      	strb	r3, [r7, #15]
 8012f80:	460b      	mov	r3, r1
 8012f82:	81bb      	strh	r3, [r7, #12]
 8012f84:	4613      	mov	r3, r2
 8012f86:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8012f88:	7bfb      	ldrb	r3, [r7, #15]
 8012f8a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8012f8c:	8a7b      	ldrh	r3, [r7, #18]
 8012f8e:	3303      	adds	r3, #3
 8012f90:	f023 0203 	bic.w	r2, r3, #3
 8012f94:	89bb      	ldrh	r3, [r7, #12]
 8012f96:	441a      	add	r2, r3
 8012f98:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012f9a:	429a      	cmp	r2, r3
 8012f9c:	d901      	bls.n	8012fa2 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8012f9e:	2300      	movs	r3, #0
 8012fa0:	e018      	b.n	8012fd4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8012fa2:	6a3b      	ldr	r3, [r7, #32]
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d007      	beq.n	8012fb8 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8012fa8:	8a7b      	ldrh	r3, [r7, #18]
 8012faa:	3303      	adds	r3, #3
 8012fac:	f023 0303 	bic.w	r3, r3, #3
 8012fb0:	6a3a      	ldr	r2, [r7, #32]
 8012fb2:	4413      	add	r3, r2
 8012fb4:	617b      	str	r3, [r7, #20]
 8012fb6:	e001      	b.n	8012fbc <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8012fb8:	2300      	movs	r3, #0
 8012fba:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8012fbc:	6878      	ldr	r0, [r7, #4]
 8012fbe:	89b9      	ldrh	r1, [r7, #12]
 8012fc0:	89ba      	ldrh	r2, [r7, #12]
 8012fc2:	2302      	movs	r3, #2
 8012fc4:	9301      	str	r3, [sp, #4]
 8012fc6:	897b      	ldrh	r3, [r7, #10]
 8012fc8:	9300      	str	r3, [sp, #0]
 8012fca:	460b      	mov	r3, r1
 8012fcc:	6979      	ldr	r1, [r7, #20]
 8012fce:	f7ff fe81 	bl	8012cd4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8012fd2:	687b      	ldr	r3, [r7, #4]
}
 8012fd4:	4618      	mov	r0, r3
 8012fd6:	3718      	adds	r7, #24
 8012fd8:	46bd      	mov	sp, r7
 8012fda:	bd80      	pop	{r7, pc}

08012fdc <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8012fdc:	b580      	push	{r7, lr}
 8012fde:	b084      	sub	sp, #16
 8012fe0:	af00      	add	r7, sp, #0
 8012fe2:	6078      	str	r0, [r7, #4]
 8012fe4:	460b      	mov	r3, r1
 8012fe6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	d106      	bne.n	8012ffc <pbuf_realloc+0x20>
 8012fee:	4b3a      	ldr	r3, [pc, #232]	; (80130d8 <pbuf_realloc+0xfc>)
 8012ff0:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8012ff4:	4939      	ldr	r1, [pc, #228]	; (80130dc <pbuf_realloc+0x100>)
 8012ff6:	483a      	ldr	r0, [pc, #232]	; (80130e0 <pbuf_realloc+0x104>)
 8012ff8:	f007 fdb6 	bl	801ab68 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	891b      	ldrh	r3, [r3, #8]
 8013000:	887a      	ldrh	r2, [r7, #2]
 8013002:	429a      	cmp	r2, r3
 8013004:	d264      	bcs.n	80130d0 <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	891a      	ldrh	r2, [r3, #8]
 801300a:	887b      	ldrh	r3, [r7, #2]
 801300c:	1ad3      	subs	r3, r2, r3
 801300e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8013010:	887b      	ldrh	r3, [r7, #2]
 8013012:	817b      	strh	r3, [r7, #10]
  q = p;
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8013018:	e018      	b.n	801304c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801301a:	68fb      	ldr	r3, [r7, #12]
 801301c:	895b      	ldrh	r3, [r3, #10]
 801301e:	897a      	ldrh	r2, [r7, #10]
 8013020:	1ad3      	subs	r3, r2, r3
 8013022:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	891a      	ldrh	r2, [r3, #8]
 8013028:	893b      	ldrh	r3, [r7, #8]
 801302a:	1ad3      	subs	r3, r2, r3
 801302c:	b29a      	uxth	r2, r3
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8013032:	68fb      	ldr	r3, [r7, #12]
 8013034:	681b      	ldr	r3, [r3, #0]
 8013036:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8013038:	68fb      	ldr	r3, [r7, #12]
 801303a:	2b00      	cmp	r3, #0
 801303c:	d106      	bne.n	801304c <pbuf_realloc+0x70>
 801303e:	4b26      	ldr	r3, [pc, #152]	; (80130d8 <pbuf_realloc+0xfc>)
 8013040:	f240 12af 	movw	r2, #431	; 0x1af
 8013044:	4927      	ldr	r1, [pc, #156]	; (80130e4 <pbuf_realloc+0x108>)
 8013046:	4826      	ldr	r0, [pc, #152]	; (80130e0 <pbuf_realloc+0x104>)
 8013048:	f007 fd8e 	bl	801ab68 <iprintf>
  while (rem_len > q->len) {
 801304c:	68fb      	ldr	r3, [r7, #12]
 801304e:	895b      	ldrh	r3, [r3, #10]
 8013050:	897a      	ldrh	r2, [r7, #10]
 8013052:	429a      	cmp	r2, r3
 8013054:	d8e1      	bhi.n	801301a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8013056:	68fb      	ldr	r3, [r7, #12]
 8013058:	7b1b      	ldrb	r3, [r3, #12]
 801305a:	f003 030f 	and.w	r3, r3, #15
 801305e:	2b00      	cmp	r3, #0
 8013060:	d122      	bne.n	80130a8 <pbuf_realloc+0xcc>
 8013062:	68fb      	ldr	r3, [r7, #12]
 8013064:	895b      	ldrh	r3, [r3, #10]
 8013066:	897a      	ldrh	r2, [r7, #10]
 8013068:	429a      	cmp	r2, r3
 801306a:	d01d      	beq.n	80130a8 <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801306c:	68fb      	ldr	r3, [r7, #12]
 801306e:	7b5b      	ldrb	r3, [r3, #13]
 8013070:	f003 0302 	and.w	r3, r3, #2
 8013074:	2b00      	cmp	r3, #0
 8013076:	d117      	bne.n	80130a8 <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8013078:	68fb      	ldr	r3, [r7, #12]
 801307a:	685b      	ldr	r3, [r3, #4]
 801307c:	461a      	mov	r2, r3
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	1ad3      	subs	r3, r2, r3
 8013082:	b29a      	uxth	r2, r3
 8013084:	897b      	ldrh	r3, [r7, #10]
 8013086:	4413      	add	r3, r2
 8013088:	b29b      	uxth	r3, r3
 801308a:	4619      	mov	r1, r3
 801308c:	68f8      	ldr	r0, [r7, #12]
 801308e:	f7fe ff51 	bl	8011f34 <mem_trim>
 8013092:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8013094:	68fb      	ldr	r3, [r7, #12]
 8013096:	2b00      	cmp	r3, #0
 8013098:	d106      	bne.n	80130a8 <pbuf_realloc+0xcc>
 801309a:	4b0f      	ldr	r3, [pc, #60]	; (80130d8 <pbuf_realloc+0xfc>)
 801309c:	f240 12bd 	movw	r2, #445	; 0x1bd
 80130a0:	4911      	ldr	r1, [pc, #68]	; (80130e8 <pbuf_realloc+0x10c>)
 80130a2:	480f      	ldr	r0, [pc, #60]	; (80130e0 <pbuf_realloc+0x104>)
 80130a4:	f007 fd60 	bl	801ab68 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80130a8:	68fb      	ldr	r3, [r7, #12]
 80130aa:	897a      	ldrh	r2, [r7, #10]
 80130ac:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80130ae:	68fb      	ldr	r3, [r7, #12]
 80130b0:	895a      	ldrh	r2, [r3, #10]
 80130b2:	68fb      	ldr	r3, [r7, #12]
 80130b4:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80130b6:	68fb      	ldr	r3, [r7, #12]
 80130b8:	681b      	ldr	r3, [r3, #0]
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	d004      	beq.n	80130c8 <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80130be:	68fb      	ldr	r3, [r7, #12]
 80130c0:	681b      	ldr	r3, [r3, #0]
 80130c2:	4618      	mov	r0, r3
 80130c4:	f000 f910 	bl	80132e8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	2200      	movs	r2, #0
 80130cc:	601a      	str	r2, [r3, #0]
 80130ce:	e000      	b.n	80130d2 <pbuf_realloc+0xf6>
    return;
 80130d0:	bf00      	nop

}
 80130d2:	3710      	adds	r7, #16
 80130d4:	46bd      	mov	sp, r7
 80130d6:	bd80      	pop	{r7, pc}
 80130d8:	0801de8c 	.word	0x0801de8c
 80130dc:	0801dfc4 	.word	0x0801dfc4
 80130e0:	0801df0c 	.word	0x0801df0c
 80130e4:	0801dfdc 	.word	0x0801dfdc
 80130e8:	0801dff4 	.word	0x0801dff4

080130ec <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80130ec:	b580      	push	{r7, lr}
 80130ee:	b086      	sub	sp, #24
 80130f0:	af00      	add	r7, sp, #0
 80130f2:	60f8      	str	r0, [r7, #12]
 80130f4:	60b9      	str	r1, [r7, #8]
 80130f6:	4613      	mov	r3, r2
 80130f8:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80130fa:	68fb      	ldr	r3, [r7, #12]
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d106      	bne.n	801310e <pbuf_add_header_impl+0x22>
 8013100:	4b2b      	ldr	r3, [pc, #172]	; (80131b0 <pbuf_add_header_impl+0xc4>)
 8013102:	f240 12df 	movw	r2, #479	; 0x1df
 8013106:	492b      	ldr	r1, [pc, #172]	; (80131b4 <pbuf_add_header_impl+0xc8>)
 8013108:	482b      	ldr	r0, [pc, #172]	; (80131b8 <pbuf_add_header_impl+0xcc>)
 801310a:	f007 fd2d 	bl	801ab68 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 801310e:	68fb      	ldr	r3, [r7, #12]
 8013110:	2b00      	cmp	r3, #0
 8013112:	d003      	beq.n	801311c <pbuf_add_header_impl+0x30>
 8013114:	68bb      	ldr	r3, [r7, #8]
 8013116:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801311a:	d301      	bcc.n	8013120 <pbuf_add_header_impl+0x34>
    return 1;
 801311c:	2301      	movs	r3, #1
 801311e:	e043      	b.n	80131a8 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8013120:	68bb      	ldr	r3, [r7, #8]
 8013122:	2b00      	cmp	r3, #0
 8013124:	d101      	bne.n	801312a <pbuf_add_header_impl+0x3e>
    return 0;
 8013126:	2300      	movs	r3, #0
 8013128:	e03e      	b.n	80131a8 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801312a:	68bb      	ldr	r3, [r7, #8]
 801312c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801312e:	68fb      	ldr	r3, [r7, #12]
 8013130:	891a      	ldrh	r2, [r3, #8]
 8013132:	8a7b      	ldrh	r3, [r7, #18]
 8013134:	4413      	add	r3, r2
 8013136:	b29b      	uxth	r3, r3
 8013138:	8a7a      	ldrh	r2, [r7, #18]
 801313a:	429a      	cmp	r2, r3
 801313c:	d901      	bls.n	8013142 <pbuf_add_header_impl+0x56>
    return 1;
 801313e:	2301      	movs	r3, #1
 8013140:	e032      	b.n	80131a8 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8013142:	68fb      	ldr	r3, [r7, #12]
 8013144:	7b1b      	ldrb	r3, [r3, #12]
 8013146:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8013148:	8a3b      	ldrh	r3, [r7, #16]
 801314a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801314e:	2b00      	cmp	r3, #0
 8013150:	d00c      	beq.n	801316c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8013152:	68fb      	ldr	r3, [r7, #12]
 8013154:	685a      	ldr	r2, [r3, #4]
 8013156:	68bb      	ldr	r3, [r7, #8]
 8013158:	425b      	negs	r3, r3
 801315a:	4413      	add	r3, r2
 801315c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	3310      	adds	r3, #16
 8013162:	697a      	ldr	r2, [r7, #20]
 8013164:	429a      	cmp	r2, r3
 8013166:	d20d      	bcs.n	8013184 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8013168:	2301      	movs	r3, #1
 801316a:	e01d      	b.n	80131a8 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 801316c:	79fb      	ldrb	r3, [r7, #7]
 801316e:	2b00      	cmp	r3, #0
 8013170:	d006      	beq.n	8013180 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8013172:	68fb      	ldr	r3, [r7, #12]
 8013174:	685a      	ldr	r2, [r3, #4]
 8013176:	68bb      	ldr	r3, [r7, #8]
 8013178:	425b      	negs	r3, r3
 801317a:	4413      	add	r3, r2
 801317c:	617b      	str	r3, [r7, #20]
 801317e:	e001      	b.n	8013184 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8013180:	2301      	movs	r3, #1
 8013182:	e011      	b.n	80131a8 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8013184:	68fb      	ldr	r3, [r7, #12]
 8013186:	697a      	ldr	r2, [r7, #20]
 8013188:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801318a:	68fb      	ldr	r3, [r7, #12]
 801318c:	895a      	ldrh	r2, [r3, #10]
 801318e:	8a7b      	ldrh	r3, [r7, #18]
 8013190:	4413      	add	r3, r2
 8013192:	b29a      	uxth	r2, r3
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8013198:	68fb      	ldr	r3, [r7, #12]
 801319a:	891a      	ldrh	r2, [r3, #8]
 801319c:	8a7b      	ldrh	r3, [r7, #18]
 801319e:	4413      	add	r3, r2
 80131a0:	b29a      	uxth	r2, r3
 80131a2:	68fb      	ldr	r3, [r7, #12]
 80131a4:	811a      	strh	r2, [r3, #8]


  return 0;
 80131a6:	2300      	movs	r3, #0
}
 80131a8:	4618      	mov	r0, r3
 80131aa:	3718      	adds	r7, #24
 80131ac:	46bd      	mov	sp, r7
 80131ae:	bd80      	pop	{r7, pc}
 80131b0:	0801de8c 	.word	0x0801de8c
 80131b4:	0801e010 	.word	0x0801e010
 80131b8:	0801df0c 	.word	0x0801df0c

080131bc <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80131bc:	b580      	push	{r7, lr}
 80131be:	b082      	sub	sp, #8
 80131c0:	af00      	add	r7, sp, #0
 80131c2:	6078      	str	r0, [r7, #4]
 80131c4:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80131c6:	2200      	movs	r2, #0
 80131c8:	6839      	ldr	r1, [r7, #0]
 80131ca:	6878      	ldr	r0, [r7, #4]
 80131cc:	f7ff ff8e 	bl	80130ec <pbuf_add_header_impl>
 80131d0:	4603      	mov	r3, r0
}
 80131d2:	4618      	mov	r0, r3
 80131d4:	3708      	adds	r7, #8
 80131d6:	46bd      	mov	sp, r7
 80131d8:	bd80      	pop	{r7, pc}
	...

080131dc <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80131dc:	b580      	push	{r7, lr}
 80131de:	b084      	sub	sp, #16
 80131e0:	af00      	add	r7, sp, #0
 80131e2:	6078      	str	r0, [r7, #4]
 80131e4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	d106      	bne.n	80131fa <pbuf_remove_header+0x1e>
 80131ec:	4b20      	ldr	r3, [pc, #128]	; (8013270 <pbuf_remove_header+0x94>)
 80131ee:	f240 224b 	movw	r2, #587	; 0x24b
 80131f2:	4920      	ldr	r1, [pc, #128]	; (8013274 <pbuf_remove_header+0x98>)
 80131f4:	4820      	ldr	r0, [pc, #128]	; (8013278 <pbuf_remove_header+0x9c>)
 80131f6:	f007 fcb7 	bl	801ab68 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d003      	beq.n	8013208 <pbuf_remove_header+0x2c>
 8013200:	683b      	ldr	r3, [r7, #0]
 8013202:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013206:	d301      	bcc.n	801320c <pbuf_remove_header+0x30>
    return 1;
 8013208:	2301      	movs	r3, #1
 801320a:	e02c      	b.n	8013266 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 801320c:	683b      	ldr	r3, [r7, #0]
 801320e:	2b00      	cmp	r3, #0
 8013210:	d101      	bne.n	8013216 <pbuf_remove_header+0x3a>
    return 0;
 8013212:	2300      	movs	r3, #0
 8013214:	e027      	b.n	8013266 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8013216:	683b      	ldr	r3, [r7, #0]
 8013218:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	895b      	ldrh	r3, [r3, #10]
 801321e:	89fa      	ldrh	r2, [r7, #14]
 8013220:	429a      	cmp	r2, r3
 8013222:	d908      	bls.n	8013236 <pbuf_remove_header+0x5a>
 8013224:	4b12      	ldr	r3, [pc, #72]	; (8013270 <pbuf_remove_header+0x94>)
 8013226:	f240 2255 	movw	r2, #597	; 0x255
 801322a:	4914      	ldr	r1, [pc, #80]	; (801327c <pbuf_remove_header+0xa0>)
 801322c:	4812      	ldr	r0, [pc, #72]	; (8013278 <pbuf_remove_header+0x9c>)
 801322e:	f007 fc9b 	bl	801ab68 <iprintf>
 8013232:	2301      	movs	r3, #1
 8013234:	e017      	b.n	8013266 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	685b      	ldr	r3, [r3, #4]
 801323a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	685a      	ldr	r2, [r3, #4]
 8013240:	683b      	ldr	r3, [r7, #0]
 8013242:	441a      	add	r2, r3
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	895a      	ldrh	r2, [r3, #10]
 801324c:	89fb      	ldrh	r3, [r7, #14]
 801324e:	1ad3      	subs	r3, r2, r3
 8013250:	b29a      	uxth	r2, r3
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	891a      	ldrh	r2, [r3, #8]
 801325a:	89fb      	ldrh	r3, [r7, #14]
 801325c:	1ad3      	subs	r3, r2, r3
 801325e:	b29a      	uxth	r2, r3
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8013264:	2300      	movs	r3, #0
}
 8013266:	4618      	mov	r0, r3
 8013268:	3710      	adds	r7, #16
 801326a:	46bd      	mov	sp, r7
 801326c:	bd80      	pop	{r7, pc}
 801326e:	bf00      	nop
 8013270:	0801de8c 	.word	0x0801de8c
 8013274:	0801e010 	.word	0x0801e010
 8013278:	0801df0c 	.word	0x0801df0c
 801327c:	0801e01c 	.word	0x0801e01c

08013280 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8013280:	b580      	push	{r7, lr}
 8013282:	b082      	sub	sp, #8
 8013284:	af00      	add	r7, sp, #0
 8013286:	6078      	str	r0, [r7, #4]
 8013288:	460b      	mov	r3, r1
 801328a:	807b      	strh	r3, [r7, #2]
 801328c:	4613      	mov	r3, r2
 801328e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8013290:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013294:	2b00      	cmp	r3, #0
 8013296:	da08      	bge.n	80132aa <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8013298:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801329c:	425b      	negs	r3, r3
 801329e:	4619      	mov	r1, r3
 80132a0:	6878      	ldr	r0, [r7, #4]
 80132a2:	f7ff ff9b 	bl	80131dc <pbuf_remove_header>
 80132a6:	4603      	mov	r3, r0
 80132a8:	e007      	b.n	80132ba <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80132aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80132ae:	787a      	ldrb	r2, [r7, #1]
 80132b0:	4619      	mov	r1, r3
 80132b2:	6878      	ldr	r0, [r7, #4]
 80132b4:	f7ff ff1a 	bl	80130ec <pbuf_add_header_impl>
 80132b8:	4603      	mov	r3, r0
  }
}
 80132ba:	4618      	mov	r0, r3
 80132bc:	3708      	adds	r7, #8
 80132be:	46bd      	mov	sp, r7
 80132c0:	bd80      	pop	{r7, pc}

080132c2 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80132c2:	b580      	push	{r7, lr}
 80132c4:	b082      	sub	sp, #8
 80132c6:	af00      	add	r7, sp, #0
 80132c8:	6078      	str	r0, [r7, #4]
 80132ca:	460b      	mov	r3, r1
 80132cc:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80132ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80132d2:	2201      	movs	r2, #1
 80132d4:	4619      	mov	r1, r3
 80132d6:	6878      	ldr	r0, [r7, #4]
 80132d8:	f7ff ffd2 	bl	8013280 <pbuf_header_impl>
 80132dc:	4603      	mov	r3, r0
}
 80132de:	4618      	mov	r0, r3
 80132e0:	3708      	adds	r7, #8
 80132e2:	46bd      	mov	sp, r7
 80132e4:	bd80      	pop	{r7, pc}
	...

080132e8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80132e8:	b580      	push	{r7, lr}
 80132ea:	b088      	sub	sp, #32
 80132ec:	af00      	add	r7, sp, #0
 80132ee:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d10b      	bne.n	801330e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d106      	bne.n	801330a <pbuf_free+0x22>
 80132fc:	4b3b      	ldr	r3, [pc, #236]	; (80133ec <pbuf_free+0x104>)
 80132fe:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8013302:	493b      	ldr	r1, [pc, #236]	; (80133f0 <pbuf_free+0x108>)
 8013304:	483b      	ldr	r0, [pc, #236]	; (80133f4 <pbuf_free+0x10c>)
 8013306:	f007 fc2f 	bl	801ab68 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801330a:	2300      	movs	r3, #0
 801330c:	e069      	b.n	80133e2 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 801330e:	2300      	movs	r3, #0
 8013310:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8013312:	e062      	b.n	80133da <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8013314:	f000 fb8a 	bl	8013a2c <sys_arch_protect>
 8013318:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801331a:	687b      	ldr	r3, [r7, #4]
 801331c:	7b9b      	ldrb	r3, [r3, #14]
 801331e:	2b00      	cmp	r3, #0
 8013320:	d106      	bne.n	8013330 <pbuf_free+0x48>
 8013322:	4b32      	ldr	r3, [pc, #200]	; (80133ec <pbuf_free+0x104>)
 8013324:	f240 22f1 	movw	r2, #753	; 0x2f1
 8013328:	4933      	ldr	r1, [pc, #204]	; (80133f8 <pbuf_free+0x110>)
 801332a:	4832      	ldr	r0, [pc, #200]	; (80133f4 <pbuf_free+0x10c>)
 801332c:	f007 fc1c 	bl	801ab68 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	7b9b      	ldrb	r3, [r3, #14]
 8013334:	3b01      	subs	r3, #1
 8013336:	b2da      	uxtb	r2, r3
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	739a      	strb	r2, [r3, #14]
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	7b9b      	ldrb	r3, [r3, #14]
 8013340:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8013342:	69b8      	ldr	r0, [r7, #24]
 8013344:	f000 fb80 	bl	8013a48 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8013348:	7dfb      	ldrb	r3, [r7, #23]
 801334a:	2b00      	cmp	r3, #0
 801334c:	d143      	bne.n	80133d6 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801334e:	687b      	ldr	r3, [r7, #4]
 8013350:	681b      	ldr	r3, [r3, #0]
 8013352:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	7b1b      	ldrb	r3, [r3, #12]
 8013358:	f003 030f 	and.w	r3, r3, #15
 801335c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	7b5b      	ldrb	r3, [r3, #13]
 8013362:	f003 0302 	and.w	r3, r3, #2
 8013366:	2b00      	cmp	r3, #0
 8013368:	d011      	beq.n	801338e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801336e:	68bb      	ldr	r3, [r7, #8]
 8013370:	691b      	ldr	r3, [r3, #16]
 8013372:	2b00      	cmp	r3, #0
 8013374:	d106      	bne.n	8013384 <pbuf_free+0x9c>
 8013376:	4b1d      	ldr	r3, [pc, #116]	; (80133ec <pbuf_free+0x104>)
 8013378:	f240 22ff 	movw	r2, #767	; 0x2ff
 801337c:	491f      	ldr	r1, [pc, #124]	; (80133fc <pbuf_free+0x114>)
 801337e:	481d      	ldr	r0, [pc, #116]	; (80133f4 <pbuf_free+0x10c>)
 8013380:	f007 fbf2 	bl	801ab68 <iprintf>
        pc->custom_free_function(p);
 8013384:	68bb      	ldr	r3, [r7, #8]
 8013386:	691b      	ldr	r3, [r3, #16]
 8013388:	6878      	ldr	r0, [r7, #4]
 801338a:	4798      	blx	r3
 801338c:	e01d      	b.n	80133ca <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801338e:	7bfb      	ldrb	r3, [r7, #15]
 8013390:	2b02      	cmp	r3, #2
 8013392:	d104      	bne.n	801339e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8013394:	6879      	ldr	r1, [r7, #4]
 8013396:	200c      	movs	r0, #12
 8013398:	f7ff f8fa 	bl	8012590 <memp_free>
 801339c:	e015      	b.n	80133ca <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801339e:	7bfb      	ldrb	r3, [r7, #15]
 80133a0:	2b01      	cmp	r3, #1
 80133a2:	d104      	bne.n	80133ae <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 80133a4:	6879      	ldr	r1, [r7, #4]
 80133a6:	200b      	movs	r0, #11
 80133a8:	f7ff f8f2 	bl	8012590 <memp_free>
 80133ac:	e00d      	b.n	80133ca <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80133ae:	7bfb      	ldrb	r3, [r7, #15]
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	d103      	bne.n	80133bc <pbuf_free+0xd4>
          mem_free(p);
 80133b4:	6878      	ldr	r0, [r7, #4]
 80133b6:	f7fe fd2d 	bl	8011e14 <mem_free>
 80133ba:	e006      	b.n	80133ca <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80133bc:	4b0b      	ldr	r3, [pc, #44]	; (80133ec <pbuf_free+0x104>)
 80133be:	f240 320f 	movw	r2, #783	; 0x30f
 80133c2:	490f      	ldr	r1, [pc, #60]	; (8013400 <pbuf_free+0x118>)
 80133c4:	480b      	ldr	r0, [pc, #44]	; (80133f4 <pbuf_free+0x10c>)
 80133c6:	f007 fbcf 	bl	801ab68 <iprintf>
        }
      }
      count++;
 80133ca:	7ffb      	ldrb	r3, [r7, #31]
 80133cc:	3301      	adds	r3, #1
 80133ce:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80133d0:	693b      	ldr	r3, [r7, #16]
 80133d2:	607b      	str	r3, [r7, #4]
 80133d4:	e001      	b.n	80133da <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80133d6:	2300      	movs	r3, #0
 80133d8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80133da:	687b      	ldr	r3, [r7, #4]
 80133dc:	2b00      	cmp	r3, #0
 80133de:	d199      	bne.n	8013314 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80133e0:	7ffb      	ldrb	r3, [r7, #31]
}
 80133e2:	4618      	mov	r0, r3
 80133e4:	3720      	adds	r7, #32
 80133e6:	46bd      	mov	sp, r7
 80133e8:	bd80      	pop	{r7, pc}
 80133ea:	bf00      	nop
 80133ec:	0801de8c 	.word	0x0801de8c
 80133f0:	0801e010 	.word	0x0801e010
 80133f4:	0801df0c 	.word	0x0801df0c
 80133f8:	0801e03c 	.word	0x0801e03c
 80133fc:	0801e054 	.word	0x0801e054
 8013400:	0801e078 	.word	0x0801e078

08013404 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8013404:	b480      	push	{r7}
 8013406:	b085      	sub	sp, #20
 8013408:	af00      	add	r7, sp, #0
 801340a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 801340c:	2300      	movs	r3, #0
 801340e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8013410:	e005      	b.n	801341e <pbuf_clen+0x1a>
    ++len;
 8013412:	89fb      	ldrh	r3, [r7, #14]
 8013414:	3301      	adds	r3, #1
 8013416:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	681b      	ldr	r3, [r3, #0]
 801341c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	2b00      	cmp	r3, #0
 8013422:	d1f6      	bne.n	8013412 <pbuf_clen+0xe>
  }
  return len;
 8013424:	89fb      	ldrh	r3, [r7, #14]
}
 8013426:	4618      	mov	r0, r3
 8013428:	3714      	adds	r7, #20
 801342a:	46bd      	mov	sp, r7
 801342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013430:	4770      	bx	lr
	...

08013434 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8013434:	b580      	push	{r7, lr}
 8013436:	b084      	sub	sp, #16
 8013438:	af00      	add	r7, sp, #0
 801343a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	2b00      	cmp	r3, #0
 8013440:	d016      	beq.n	8013470 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8013442:	f000 faf3 	bl	8013a2c <sys_arch_protect>
 8013446:	60f8      	str	r0, [r7, #12]
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	7b9b      	ldrb	r3, [r3, #14]
 801344c:	3301      	adds	r3, #1
 801344e:	b2da      	uxtb	r2, r3
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	739a      	strb	r2, [r3, #14]
 8013454:	68f8      	ldr	r0, [r7, #12]
 8013456:	f000 faf7 	bl	8013a48 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	7b9b      	ldrb	r3, [r3, #14]
 801345e:	2b00      	cmp	r3, #0
 8013460:	d106      	bne.n	8013470 <pbuf_ref+0x3c>
 8013462:	4b05      	ldr	r3, [pc, #20]	; (8013478 <pbuf_ref+0x44>)
 8013464:	f240 3242 	movw	r2, #834	; 0x342
 8013468:	4904      	ldr	r1, [pc, #16]	; (801347c <pbuf_ref+0x48>)
 801346a:	4805      	ldr	r0, [pc, #20]	; (8013480 <pbuf_ref+0x4c>)
 801346c:	f007 fb7c 	bl	801ab68 <iprintf>
  }
}
 8013470:	bf00      	nop
 8013472:	3710      	adds	r7, #16
 8013474:	46bd      	mov	sp, r7
 8013476:	bd80      	pop	{r7, pc}
 8013478:	0801de8c 	.word	0x0801de8c
 801347c:	0801e08c 	.word	0x0801e08c
 8013480:	0801df0c 	.word	0x0801df0c

08013484 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8013484:	b580      	push	{r7, lr}
 8013486:	b084      	sub	sp, #16
 8013488:	af00      	add	r7, sp, #0
 801348a:	6078      	str	r0, [r7, #4]
 801348c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	2b00      	cmp	r3, #0
 8013492:	d002      	beq.n	801349a <pbuf_cat+0x16>
 8013494:	683b      	ldr	r3, [r7, #0]
 8013496:	2b00      	cmp	r3, #0
 8013498:	d107      	bne.n	80134aa <pbuf_cat+0x26>
 801349a:	4b20      	ldr	r3, [pc, #128]	; (801351c <pbuf_cat+0x98>)
 801349c:	f240 325a 	movw	r2, #858	; 0x35a
 80134a0:	491f      	ldr	r1, [pc, #124]	; (8013520 <pbuf_cat+0x9c>)
 80134a2:	4820      	ldr	r0, [pc, #128]	; (8013524 <pbuf_cat+0xa0>)
 80134a4:	f007 fb60 	bl	801ab68 <iprintf>
 80134a8:	e034      	b.n	8013514 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80134aa:	687b      	ldr	r3, [r7, #4]
 80134ac:	60fb      	str	r3, [r7, #12]
 80134ae:	e00a      	b.n	80134c6 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80134b0:	68fb      	ldr	r3, [r7, #12]
 80134b2:	891a      	ldrh	r2, [r3, #8]
 80134b4:	683b      	ldr	r3, [r7, #0]
 80134b6:	891b      	ldrh	r3, [r3, #8]
 80134b8:	4413      	add	r3, r2
 80134ba:	b29a      	uxth	r2, r3
 80134bc:	68fb      	ldr	r3, [r7, #12]
 80134be:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80134c0:	68fb      	ldr	r3, [r7, #12]
 80134c2:	681b      	ldr	r3, [r3, #0]
 80134c4:	60fb      	str	r3, [r7, #12]
 80134c6:	68fb      	ldr	r3, [r7, #12]
 80134c8:	681b      	ldr	r3, [r3, #0]
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	d1f0      	bne.n	80134b0 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80134ce:	68fb      	ldr	r3, [r7, #12]
 80134d0:	891a      	ldrh	r2, [r3, #8]
 80134d2:	68fb      	ldr	r3, [r7, #12]
 80134d4:	895b      	ldrh	r3, [r3, #10]
 80134d6:	429a      	cmp	r2, r3
 80134d8:	d006      	beq.n	80134e8 <pbuf_cat+0x64>
 80134da:	4b10      	ldr	r3, [pc, #64]	; (801351c <pbuf_cat+0x98>)
 80134dc:	f240 3262 	movw	r2, #866	; 0x362
 80134e0:	4911      	ldr	r1, [pc, #68]	; (8013528 <pbuf_cat+0xa4>)
 80134e2:	4810      	ldr	r0, [pc, #64]	; (8013524 <pbuf_cat+0xa0>)
 80134e4:	f007 fb40 	bl	801ab68 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80134e8:	68fb      	ldr	r3, [r7, #12]
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d006      	beq.n	80134fe <pbuf_cat+0x7a>
 80134f0:	4b0a      	ldr	r3, [pc, #40]	; (801351c <pbuf_cat+0x98>)
 80134f2:	f240 3263 	movw	r2, #867	; 0x363
 80134f6:	490d      	ldr	r1, [pc, #52]	; (801352c <pbuf_cat+0xa8>)
 80134f8:	480a      	ldr	r0, [pc, #40]	; (8013524 <pbuf_cat+0xa0>)
 80134fa:	f007 fb35 	bl	801ab68 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80134fe:	68fb      	ldr	r3, [r7, #12]
 8013500:	891a      	ldrh	r2, [r3, #8]
 8013502:	683b      	ldr	r3, [r7, #0]
 8013504:	891b      	ldrh	r3, [r3, #8]
 8013506:	4413      	add	r3, r2
 8013508:	b29a      	uxth	r2, r3
 801350a:	68fb      	ldr	r3, [r7, #12]
 801350c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801350e:	68fb      	ldr	r3, [r7, #12]
 8013510:	683a      	ldr	r2, [r7, #0]
 8013512:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8013514:	3710      	adds	r7, #16
 8013516:	46bd      	mov	sp, r7
 8013518:	bd80      	pop	{r7, pc}
 801351a:	bf00      	nop
 801351c:	0801de8c 	.word	0x0801de8c
 8013520:	0801e0a0 	.word	0x0801e0a0
 8013524:	0801df0c 	.word	0x0801df0c
 8013528:	0801e0d8 	.word	0x0801e0d8
 801352c:	0801e108 	.word	0x0801e108

08013530 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8013530:	b580      	push	{r7, lr}
 8013532:	b082      	sub	sp, #8
 8013534:	af00      	add	r7, sp, #0
 8013536:	6078      	str	r0, [r7, #4]
 8013538:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 801353a:	6839      	ldr	r1, [r7, #0]
 801353c:	6878      	ldr	r0, [r7, #4]
 801353e:	f7ff ffa1 	bl	8013484 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8013542:	6838      	ldr	r0, [r7, #0]
 8013544:	f7ff ff76 	bl	8013434 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8013548:	bf00      	nop
 801354a:	3708      	adds	r7, #8
 801354c:	46bd      	mov	sp, r7
 801354e:	bd80      	pop	{r7, pc}

08013550 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8013550:	b580      	push	{r7, lr}
 8013552:	b086      	sub	sp, #24
 8013554:	af00      	add	r7, sp, #0
 8013556:	6078      	str	r0, [r7, #4]
 8013558:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 801355a:	2300      	movs	r3, #0
 801355c:	617b      	str	r3, [r7, #20]
 801355e:	2300      	movs	r3, #0
 8013560:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	2b00      	cmp	r3, #0
 8013566:	d008      	beq.n	801357a <pbuf_copy+0x2a>
 8013568:	683b      	ldr	r3, [r7, #0]
 801356a:	2b00      	cmp	r3, #0
 801356c:	d005      	beq.n	801357a <pbuf_copy+0x2a>
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	891a      	ldrh	r2, [r3, #8]
 8013572:	683b      	ldr	r3, [r7, #0]
 8013574:	891b      	ldrh	r3, [r3, #8]
 8013576:	429a      	cmp	r2, r3
 8013578:	d209      	bcs.n	801358e <pbuf_copy+0x3e>
 801357a:	4b57      	ldr	r3, [pc, #348]	; (80136d8 <pbuf_copy+0x188>)
 801357c:	f240 32ca 	movw	r2, #970	; 0x3ca
 8013580:	4956      	ldr	r1, [pc, #344]	; (80136dc <pbuf_copy+0x18c>)
 8013582:	4857      	ldr	r0, [pc, #348]	; (80136e0 <pbuf_copy+0x190>)
 8013584:	f007 faf0 	bl	801ab68 <iprintf>
 8013588:	f06f 030f 	mvn.w	r3, #15
 801358c:	e09f      	b.n	80136ce <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801358e:	687b      	ldr	r3, [r7, #4]
 8013590:	895b      	ldrh	r3, [r3, #10]
 8013592:	461a      	mov	r2, r3
 8013594:	697b      	ldr	r3, [r7, #20]
 8013596:	1ad2      	subs	r2, r2, r3
 8013598:	683b      	ldr	r3, [r7, #0]
 801359a:	895b      	ldrh	r3, [r3, #10]
 801359c:	4619      	mov	r1, r3
 801359e:	693b      	ldr	r3, [r7, #16]
 80135a0:	1acb      	subs	r3, r1, r3
 80135a2:	429a      	cmp	r2, r3
 80135a4:	d306      	bcc.n	80135b4 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 80135a6:	683b      	ldr	r3, [r7, #0]
 80135a8:	895b      	ldrh	r3, [r3, #10]
 80135aa:	461a      	mov	r2, r3
 80135ac:	693b      	ldr	r3, [r7, #16]
 80135ae:	1ad3      	subs	r3, r2, r3
 80135b0:	60fb      	str	r3, [r7, #12]
 80135b2:	e005      	b.n	80135c0 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	895b      	ldrh	r3, [r3, #10]
 80135b8:	461a      	mov	r2, r3
 80135ba:	697b      	ldr	r3, [r7, #20]
 80135bc:	1ad3      	subs	r3, r2, r3
 80135be:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	685a      	ldr	r2, [r3, #4]
 80135c4:	697b      	ldr	r3, [r7, #20]
 80135c6:	18d0      	adds	r0, r2, r3
 80135c8:	683b      	ldr	r3, [r7, #0]
 80135ca:	685a      	ldr	r2, [r3, #4]
 80135cc:	693b      	ldr	r3, [r7, #16]
 80135ce:	4413      	add	r3, r2
 80135d0:	68fa      	ldr	r2, [r7, #12]
 80135d2:	4619      	mov	r1, r3
 80135d4:	f006 fe61 	bl	801a29a <memcpy>
    offset_to += len;
 80135d8:	697a      	ldr	r2, [r7, #20]
 80135da:	68fb      	ldr	r3, [r7, #12]
 80135dc:	4413      	add	r3, r2
 80135de:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80135e0:	693a      	ldr	r2, [r7, #16]
 80135e2:	68fb      	ldr	r3, [r7, #12]
 80135e4:	4413      	add	r3, r2
 80135e6:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	895b      	ldrh	r3, [r3, #10]
 80135ec:	461a      	mov	r2, r3
 80135ee:	697b      	ldr	r3, [r7, #20]
 80135f0:	4293      	cmp	r3, r2
 80135f2:	d906      	bls.n	8013602 <pbuf_copy+0xb2>
 80135f4:	4b38      	ldr	r3, [pc, #224]	; (80136d8 <pbuf_copy+0x188>)
 80135f6:	f240 32d9 	movw	r2, #985	; 0x3d9
 80135fa:	493a      	ldr	r1, [pc, #232]	; (80136e4 <pbuf_copy+0x194>)
 80135fc:	4838      	ldr	r0, [pc, #224]	; (80136e0 <pbuf_copy+0x190>)
 80135fe:	f007 fab3 	bl	801ab68 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8013602:	683b      	ldr	r3, [r7, #0]
 8013604:	895b      	ldrh	r3, [r3, #10]
 8013606:	461a      	mov	r2, r3
 8013608:	693b      	ldr	r3, [r7, #16]
 801360a:	4293      	cmp	r3, r2
 801360c:	d906      	bls.n	801361c <pbuf_copy+0xcc>
 801360e:	4b32      	ldr	r3, [pc, #200]	; (80136d8 <pbuf_copy+0x188>)
 8013610:	f240 32da 	movw	r2, #986	; 0x3da
 8013614:	4934      	ldr	r1, [pc, #208]	; (80136e8 <pbuf_copy+0x198>)
 8013616:	4832      	ldr	r0, [pc, #200]	; (80136e0 <pbuf_copy+0x190>)
 8013618:	f007 faa6 	bl	801ab68 <iprintf>
    if (offset_from >= p_from->len) {
 801361c:	683b      	ldr	r3, [r7, #0]
 801361e:	895b      	ldrh	r3, [r3, #10]
 8013620:	461a      	mov	r2, r3
 8013622:	693b      	ldr	r3, [r7, #16]
 8013624:	4293      	cmp	r3, r2
 8013626:	d304      	bcc.n	8013632 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8013628:	2300      	movs	r3, #0
 801362a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 801362c:	683b      	ldr	r3, [r7, #0]
 801362e:	681b      	ldr	r3, [r3, #0]
 8013630:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	895b      	ldrh	r3, [r3, #10]
 8013636:	461a      	mov	r2, r3
 8013638:	697b      	ldr	r3, [r7, #20]
 801363a:	4293      	cmp	r3, r2
 801363c:	d114      	bne.n	8013668 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 801363e:	2300      	movs	r3, #0
 8013640:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	2b00      	cmp	r3, #0
 801364c:	d10c      	bne.n	8013668 <pbuf_copy+0x118>
 801364e:	683b      	ldr	r3, [r7, #0]
 8013650:	2b00      	cmp	r3, #0
 8013652:	d009      	beq.n	8013668 <pbuf_copy+0x118>
 8013654:	4b20      	ldr	r3, [pc, #128]	; (80136d8 <pbuf_copy+0x188>)
 8013656:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 801365a:	4924      	ldr	r1, [pc, #144]	; (80136ec <pbuf_copy+0x19c>)
 801365c:	4820      	ldr	r0, [pc, #128]	; (80136e0 <pbuf_copy+0x190>)
 801365e:	f007 fa83 	bl	801ab68 <iprintf>
 8013662:	f06f 030f 	mvn.w	r3, #15
 8013666:	e032      	b.n	80136ce <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8013668:	683b      	ldr	r3, [r7, #0]
 801366a:	2b00      	cmp	r3, #0
 801366c:	d013      	beq.n	8013696 <pbuf_copy+0x146>
 801366e:	683b      	ldr	r3, [r7, #0]
 8013670:	895a      	ldrh	r2, [r3, #10]
 8013672:	683b      	ldr	r3, [r7, #0]
 8013674:	891b      	ldrh	r3, [r3, #8]
 8013676:	429a      	cmp	r2, r3
 8013678:	d10d      	bne.n	8013696 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801367a:	683b      	ldr	r3, [r7, #0]
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	2b00      	cmp	r3, #0
 8013680:	d009      	beq.n	8013696 <pbuf_copy+0x146>
 8013682:	4b15      	ldr	r3, [pc, #84]	; (80136d8 <pbuf_copy+0x188>)
 8013684:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8013688:	4919      	ldr	r1, [pc, #100]	; (80136f0 <pbuf_copy+0x1a0>)
 801368a:	4815      	ldr	r0, [pc, #84]	; (80136e0 <pbuf_copy+0x190>)
 801368c:	f007 fa6c 	bl	801ab68 <iprintf>
 8013690:	f06f 0305 	mvn.w	r3, #5
 8013694:	e01b      	b.n	80136ce <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	2b00      	cmp	r3, #0
 801369a:	d013      	beq.n	80136c4 <pbuf_copy+0x174>
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	895a      	ldrh	r2, [r3, #10]
 80136a0:	687b      	ldr	r3, [r7, #4]
 80136a2:	891b      	ldrh	r3, [r3, #8]
 80136a4:	429a      	cmp	r2, r3
 80136a6:	d10d      	bne.n	80136c4 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	681b      	ldr	r3, [r3, #0]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d009      	beq.n	80136c4 <pbuf_copy+0x174>
 80136b0:	4b09      	ldr	r3, [pc, #36]	; (80136d8 <pbuf_copy+0x188>)
 80136b2:	f240 32ef 	movw	r2, #1007	; 0x3ef
 80136b6:	490e      	ldr	r1, [pc, #56]	; (80136f0 <pbuf_copy+0x1a0>)
 80136b8:	4809      	ldr	r0, [pc, #36]	; (80136e0 <pbuf_copy+0x190>)
 80136ba:	f007 fa55 	bl	801ab68 <iprintf>
 80136be:	f06f 0305 	mvn.w	r3, #5
 80136c2:	e004      	b.n	80136ce <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 80136c4:	683b      	ldr	r3, [r7, #0]
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	f47f af61 	bne.w	801358e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80136cc:	2300      	movs	r3, #0
}
 80136ce:	4618      	mov	r0, r3
 80136d0:	3718      	adds	r7, #24
 80136d2:	46bd      	mov	sp, r7
 80136d4:	bd80      	pop	{r7, pc}
 80136d6:	bf00      	nop
 80136d8:	0801de8c 	.word	0x0801de8c
 80136dc:	0801e154 	.word	0x0801e154
 80136e0:	0801df0c 	.word	0x0801df0c
 80136e4:	0801e184 	.word	0x0801e184
 80136e8:	0801e19c 	.word	0x0801e19c
 80136ec:	0801e1b8 	.word	0x0801e1b8
 80136f0:	0801e1c8 	.word	0x0801e1c8

080136f4 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80136f4:	b580      	push	{r7, lr}
 80136f6:	b088      	sub	sp, #32
 80136f8:	af00      	add	r7, sp, #0
 80136fa:	60f8      	str	r0, [r7, #12]
 80136fc:	60b9      	str	r1, [r7, #8]
 80136fe:	4611      	mov	r1, r2
 8013700:	461a      	mov	r2, r3
 8013702:	460b      	mov	r3, r1
 8013704:	80fb      	strh	r3, [r7, #6]
 8013706:	4613      	mov	r3, r2
 8013708:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 801370a:	2300      	movs	r3, #0
 801370c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801370e:	2300      	movs	r3, #0
 8013710:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8013712:	68fb      	ldr	r3, [r7, #12]
 8013714:	2b00      	cmp	r3, #0
 8013716:	d108      	bne.n	801372a <pbuf_copy_partial+0x36>
 8013718:	4b2b      	ldr	r3, [pc, #172]	; (80137c8 <pbuf_copy_partial+0xd4>)
 801371a:	f240 420a 	movw	r2, #1034	; 0x40a
 801371e:	492b      	ldr	r1, [pc, #172]	; (80137cc <pbuf_copy_partial+0xd8>)
 8013720:	482b      	ldr	r0, [pc, #172]	; (80137d0 <pbuf_copy_partial+0xdc>)
 8013722:	f007 fa21 	bl	801ab68 <iprintf>
 8013726:	2300      	movs	r3, #0
 8013728:	e04a      	b.n	80137c0 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801372a:	68bb      	ldr	r3, [r7, #8]
 801372c:	2b00      	cmp	r3, #0
 801372e:	d108      	bne.n	8013742 <pbuf_copy_partial+0x4e>
 8013730:	4b25      	ldr	r3, [pc, #148]	; (80137c8 <pbuf_copy_partial+0xd4>)
 8013732:	f240 420b 	movw	r2, #1035	; 0x40b
 8013736:	4927      	ldr	r1, [pc, #156]	; (80137d4 <pbuf_copy_partial+0xe0>)
 8013738:	4825      	ldr	r0, [pc, #148]	; (80137d0 <pbuf_copy_partial+0xdc>)
 801373a:	f007 fa15 	bl	801ab68 <iprintf>
 801373e:	2300      	movs	r3, #0
 8013740:	e03e      	b.n	80137c0 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013742:	68fb      	ldr	r3, [r7, #12]
 8013744:	61fb      	str	r3, [r7, #28]
 8013746:	e034      	b.n	80137b2 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8013748:	88bb      	ldrh	r3, [r7, #4]
 801374a:	2b00      	cmp	r3, #0
 801374c:	d00a      	beq.n	8013764 <pbuf_copy_partial+0x70>
 801374e:	69fb      	ldr	r3, [r7, #28]
 8013750:	895b      	ldrh	r3, [r3, #10]
 8013752:	88ba      	ldrh	r2, [r7, #4]
 8013754:	429a      	cmp	r2, r3
 8013756:	d305      	bcc.n	8013764 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8013758:	69fb      	ldr	r3, [r7, #28]
 801375a:	895b      	ldrh	r3, [r3, #10]
 801375c:	88ba      	ldrh	r2, [r7, #4]
 801375e:	1ad3      	subs	r3, r2, r3
 8013760:	80bb      	strh	r3, [r7, #4]
 8013762:	e023      	b.n	80137ac <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8013764:	69fb      	ldr	r3, [r7, #28]
 8013766:	895a      	ldrh	r2, [r3, #10]
 8013768:	88bb      	ldrh	r3, [r7, #4]
 801376a:	1ad3      	subs	r3, r2, r3
 801376c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801376e:	8b3a      	ldrh	r2, [r7, #24]
 8013770:	88fb      	ldrh	r3, [r7, #6]
 8013772:	429a      	cmp	r2, r3
 8013774:	d901      	bls.n	801377a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8013776:	88fb      	ldrh	r3, [r7, #6]
 8013778:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801377a:	8b7b      	ldrh	r3, [r7, #26]
 801377c:	68ba      	ldr	r2, [r7, #8]
 801377e:	18d0      	adds	r0, r2, r3
 8013780:	69fb      	ldr	r3, [r7, #28]
 8013782:	685a      	ldr	r2, [r3, #4]
 8013784:	88bb      	ldrh	r3, [r7, #4]
 8013786:	4413      	add	r3, r2
 8013788:	8b3a      	ldrh	r2, [r7, #24]
 801378a:	4619      	mov	r1, r3
 801378c:	f006 fd85 	bl	801a29a <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8013790:	8afa      	ldrh	r2, [r7, #22]
 8013792:	8b3b      	ldrh	r3, [r7, #24]
 8013794:	4413      	add	r3, r2
 8013796:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8013798:	8b7a      	ldrh	r2, [r7, #26]
 801379a:	8b3b      	ldrh	r3, [r7, #24]
 801379c:	4413      	add	r3, r2
 801379e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 80137a0:	88fa      	ldrh	r2, [r7, #6]
 80137a2:	8b3b      	ldrh	r3, [r7, #24]
 80137a4:	1ad3      	subs	r3, r2, r3
 80137a6:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 80137a8:	2300      	movs	r3, #0
 80137aa:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80137ac:	69fb      	ldr	r3, [r7, #28]
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	61fb      	str	r3, [r7, #28]
 80137b2:	88fb      	ldrh	r3, [r7, #6]
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d002      	beq.n	80137be <pbuf_copy_partial+0xca>
 80137b8:	69fb      	ldr	r3, [r7, #28]
 80137ba:	2b00      	cmp	r3, #0
 80137bc:	d1c4      	bne.n	8013748 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80137be:	8afb      	ldrh	r3, [r7, #22]
}
 80137c0:	4618      	mov	r0, r3
 80137c2:	3720      	adds	r7, #32
 80137c4:	46bd      	mov	sp, r7
 80137c6:	bd80      	pop	{r7, pc}
 80137c8:	0801de8c 	.word	0x0801de8c
 80137cc:	0801e1f4 	.word	0x0801e1f4
 80137d0:	0801df0c 	.word	0x0801df0c
 80137d4:	0801e214 	.word	0x0801e214

080137d8 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80137d8:	b580      	push	{r7, lr}
 80137da:	b084      	sub	sp, #16
 80137dc:	af00      	add	r7, sp, #0
 80137de:	4603      	mov	r3, r0
 80137e0:	603a      	str	r2, [r7, #0]
 80137e2:	71fb      	strb	r3, [r7, #7]
 80137e4:	460b      	mov	r3, r1
 80137e6:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80137e8:	683b      	ldr	r3, [r7, #0]
 80137ea:	8919      	ldrh	r1, [r3, #8]
 80137ec:	88ba      	ldrh	r2, [r7, #4]
 80137ee:	79fb      	ldrb	r3, [r7, #7]
 80137f0:	4618      	mov	r0, r3
 80137f2:	f7ff fa99 	bl	8012d28 <pbuf_alloc>
 80137f6:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	2b00      	cmp	r3, #0
 80137fc:	d101      	bne.n	8013802 <pbuf_clone+0x2a>
    return NULL;
 80137fe:	2300      	movs	r3, #0
 8013800:	e011      	b.n	8013826 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8013802:	6839      	ldr	r1, [r7, #0]
 8013804:	68f8      	ldr	r0, [r7, #12]
 8013806:	f7ff fea3 	bl	8013550 <pbuf_copy>
 801380a:	4603      	mov	r3, r0
 801380c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801380e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8013812:	2b00      	cmp	r3, #0
 8013814:	d006      	beq.n	8013824 <pbuf_clone+0x4c>
 8013816:	4b06      	ldr	r3, [pc, #24]	; (8013830 <pbuf_clone+0x58>)
 8013818:	f240 5224 	movw	r2, #1316	; 0x524
 801381c:	4905      	ldr	r1, [pc, #20]	; (8013834 <pbuf_clone+0x5c>)
 801381e:	4806      	ldr	r0, [pc, #24]	; (8013838 <pbuf_clone+0x60>)
 8013820:	f007 f9a2 	bl	801ab68 <iprintf>
  return q;
 8013824:	68fb      	ldr	r3, [r7, #12]
}
 8013826:	4618      	mov	r0, r3
 8013828:	3710      	adds	r7, #16
 801382a:	46bd      	mov	sp, r7
 801382c:	bd80      	pop	{r7, pc}
 801382e:	bf00      	nop
 8013830:	0801de8c 	.word	0x0801de8c
 8013834:	0801e320 	.word	0x0801e320
 8013838:	0801df0c 	.word	0x0801df0c

0801383c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801383c:	b580      	push	{r7, lr}
 801383e:	b086      	sub	sp, #24
 8013840:	af00      	add	r7, sp, #0
 8013842:	6078      	str	r0, [r7, #4]
 8013844:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8013846:	683b      	ldr	r3, [r7, #0]
 8013848:	60bb      	str	r3, [r7, #8]
 801384a:	2304      	movs	r3, #4
 801384c:	60fb      	str	r3, [r7, #12]
 801384e:	2300      	movs	r3, #0
 8013850:	613b      	str	r3, [r7, #16]
 8013852:	2300      	movs	r3, #0
 8013854:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8013856:	f107 0308 	add.w	r3, r7, #8
 801385a:	2100      	movs	r1, #0
 801385c:	4618      	mov	r0, r3
 801385e:	f7f7 f9ff 	bl	800ac60 <osMessageCreate>
 8013862:	4602      	mov	r2, r0
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	681b      	ldr	r3, [r3, #0]
 801386c:	2b00      	cmp	r3, #0
 801386e:	d102      	bne.n	8013876 <sys_mbox_new+0x3a>
    return ERR_MEM;
 8013870:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013874:	e000      	b.n	8013878 <sys_mbox_new+0x3c>

  return ERR_OK;
 8013876:	2300      	movs	r3, #0
}
 8013878:	4618      	mov	r0, r3
 801387a:	3718      	adds	r7, #24
 801387c:	46bd      	mov	sp, r7
 801387e:	bd80      	pop	{r7, pc}

08013880 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8013880:	b580      	push	{r7, lr}
 8013882:	b084      	sub	sp, #16
 8013884:	af00      	add	r7, sp, #0
 8013886:	6078      	str	r0, [r7, #4]
 8013888:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	681b      	ldr	r3, [r3, #0]
 801388e:	6839      	ldr	r1, [r7, #0]
 8013890:	2200      	movs	r2, #0
 8013892:	4618      	mov	r0, r3
 8013894:	f7f7 fa0e 	bl	800acb4 <osMessagePut>
 8013898:	4603      	mov	r3, r0
 801389a:	2b00      	cmp	r3, #0
 801389c:	d102      	bne.n	80138a4 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801389e:	2300      	movs	r3, #0
 80138a0:	73fb      	strb	r3, [r7, #15]
 80138a2:	e001      	b.n	80138a8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 80138a4:	23ff      	movs	r3, #255	; 0xff
 80138a6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 80138a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80138ac:	4618      	mov	r0, r3
 80138ae:	3710      	adds	r7, #16
 80138b0:	46bd      	mov	sp, r7
 80138b2:	bd80      	pop	{r7, pc}

080138b4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 80138b4:	b580      	push	{r7, lr}
 80138b6:	b08c      	sub	sp, #48	; 0x30
 80138b8:	af00      	add	r7, sp, #0
 80138ba:	61f8      	str	r0, [r7, #28]
 80138bc:	61b9      	str	r1, [r7, #24]
 80138be:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 80138c0:	f7f7 f809 	bl	800a8d6 <osKernelSysTick>
 80138c4:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 80138c6:	697b      	ldr	r3, [r7, #20]
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d017      	beq.n	80138fc <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 80138cc:	69fb      	ldr	r3, [r7, #28]
 80138ce:	6819      	ldr	r1, [r3, #0]
 80138d0:	f107 0320 	add.w	r3, r7, #32
 80138d4:	697a      	ldr	r2, [r7, #20]
 80138d6:	4618      	mov	r0, r3
 80138d8:	f7f7 fa2c 	bl	800ad34 <osMessageGet>

    if(event.status == osEventMessage)
 80138dc:	6a3b      	ldr	r3, [r7, #32]
 80138de:	2b10      	cmp	r3, #16
 80138e0:	d109      	bne.n	80138f6 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 80138e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138e4:	461a      	mov	r2, r3
 80138e6:	69bb      	ldr	r3, [r7, #24]
 80138e8:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 80138ea:	f7f6 fff4 	bl	800a8d6 <osKernelSysTick>
 80138ee:	4602      	mov	r2, r0
 80138f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138f2:	1ad3      	subs	r3, r2, r3
 80138f4:	e019      	b.n	801392a <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 80138f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80138fa:	e016      	b.n	801392a <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 80138fc:	69fb      	ldr	r3, [r7, #28]
 80138fe:	6819      	ldr	r1, [r3, #0]
 8013900:	463b      	mov	r3, r7
 8013902:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013906:	4618      	mov	r0, r3
 8013908:	f7f7 fa14 	bl	800ad34 <osMessageGet>
 801390c:	f107 0320 	add.w	r3, r7, #32
 8013910:	463a      	mov	r2, r7
 8013912:	ca07      	ldmia	r2, {r0, r1, r2}
 8013914:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8013918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801391a:	461a      	mov	r2, r3
 801391c:	69bb      	ldr	r3, [r7, #24]
 801391e:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8013920:	f7f6 ffd9 	bl	800a8d6 <osKernelSysTick>
 8013924:	4602      	mov	r2, r0
 8013926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013928:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801392a:	4618      	mov	r0, r3
 801392c:	3730      	adds	r7, #48	; 0x30
 801392e:	46bd      	mov	sp, r7
 8013930:	bd80      	pop	{r7, pc}

08013932 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8013932:	b480      	push	{r7}
 8013934:	b083      	sub	sp, #12
 8013936:	af00      	add	r7, sp, #0
 8013938:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	681b      	ldr	r3, [r3, #0]
 801393e:	2b00      	cmp	r3, #0
 8013940:	d101      	bne.n	8013946 <sys_mbox_valid+0x14>
    return 0;
 8013942:	2300      	movs	r3, #0
 8013944:	e000      	b.n	8013948 <sys_mbox_valid+0x16>
  else
    return 1;
 8013946:	2301      	movs	r3, #1
}
 8013948:	4618      	mov	r0, r3
 801394a:	370c      	adds	r7, #12
 801394c:	46bd      	mov	sp, r7
 801394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013952:	4770      	bx	lr

08013954 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8013954:	b580      	push	{r7, lr}
 8013956:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8013958:	4803      	ldr	r0, [pc, #12]	; (8013968 <sys_init+0x14>)
 801395a:	f7f7 f82c 	bl	800a9b6 <osMutexCreate>
 801395e:	4602      	mov	r2, r0
 8013960:	4b02      	ldr	r3, [pc, #8]	; (801396c <sys_init+0x18>)
 8013962:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8013964:	bf00      	nop
 8013966:	bd80      	pop	{r7, pc}
 8013968:	0801ff34 	.word	0x0801ff34
 801396c:	24008a40 	.word	0x24008a40

08013970 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8013970:	b580      	push	{r7, lr}
 8013972:	b084      	sub	sp, #16
 8013974:	af00      	add	r7, sp, #0
 8013976:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8013978:	2300      	movs	r3, #0
 801397a:	60bb      	str	r3, [r7, #8]
 801397c:	2300      	movs	r3, #0
 801397e:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8013980:	f107 0308 	add.w	r3, r7, #8
 8013984:	4618      	mov	r0, r3
 8013986:	f7f7 f816 	bl	800a9b6 <osMutexCreate>
 801398a:	4602      	mov	r2, r0
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	681b      	ldr	r3, [r3, #0]
 8013994:	2b00      	cmp	r3, #0
 8013996:	d102      	bne.n	801399e <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8013998:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801399c:	e000      	b.n	80139a0 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801399e:	2300      	movs	r3, #0
}
 80139a0:	4618      	mov	r0, r3
 80139a2:	3710      	adds	r7, #16
 80139a4:	46bd      	mov	sp, r7
 80139a6:	bd80      	pop	{r7, pc}

080139a8 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 80139a8:	b580      	push	{r7, lr}
 80139aa:	b082      	sub	sp, #8
 80139ac:	af00      	add	r7, sp, #0
 80139ae:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80139b8:	4618      	mov	r0, r3
 80139ba:	f7f7 f815 	bl	800a9e8 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 80139be:	bf00      	nop
 80139c0:	3708      	adds	r7, #8
 80139c2:	46bd      	mov	sp, r7
 80139c4:	bd80      	pop	{r7, pc}

080139c6 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 80139c6:	b580      	push	{r7, lr}
 80139c8:	b082      	sub	sp, #8
 80139ca:	af00      	add	r7, sp, #0
 80139cc:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	681b      	ldr	r3, [r3, #0]
 80139d2:	4618      	mov	r0, r3
 80139d4:	f7f7 f856 	bl	800aa84 <osMutexRelease>
}
 80139d8:	bf00      	nop
 80139da:	3708      	adds	r7, #8
 80139dc:	46bd      	mov	sp, r7
 80139de:	bd80      	pop	{r7, pc}

080139e0 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 80139e0:	b580      	push	{r7, lr}
 80139e2:	b08c      	sub	sp, #48	; 0x30
 80139e4:	af00      	add	r7, sp, #0
 80139e6:	60f8      	str	r0, [r7, #12]
 80139e8:	60b9      	str	r1, [r7, #8]
 80139ea:	607a      	str	r2, [r7, #4]
 80139ec:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 80139ee:	f107 0314 	add.w	r3, r7, #20
 80139f2:	2200      	movs	r2, #0
 80139f4:	601a      	str	r2, [r3, #0]
 80139f6:	605a      	str	r2, [r3, #4]
 80139f8:	609a      	str	r2, [r3, #8]
 80139fa:	60da      	str	r2, [r3, #12]
 80139fc:	611a      	str	r2, [r3, #16]
 80139fe:	615a      	str	r2, [r3, #20]
 8013a00:	619a      	str	r2, [r3, #24]
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	617b      	str	r3, [r7, #20]
 8013a06:	68bb      	ldr	r3, [r7, #8]
 8013a08:	61bb      	str	r3, [r7, #24]
 8013a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a0c:	b21b      	sxth	r3, r3
 8013a0e:	83bb      	strh	r3, [r7, #28]
 8013a10:	683b      	ldr	r3, [r7, #0]
 8013a12:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 8013a14:	f107 0314 	add.w	r3, r7, #20
 8013a18:	6879      	ldr	r1, [r7, #4]
 8013a1a:	4618      	mov	r0, r3
 8013a1c:	f7f6 ff6b 	bl	800a8f6 <osThreadCreate>
 8013a20:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8013a22:	4618      	mov	r0, r3
 8013a24:	3730      	adds	r7, #48	; 0x30
 8013a26:	46bd      	mov	sp, r7
 8013a28:	bd80      	pop	{r7, pc}
	...

08013a2c <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8013a2c:	b580      	push	{r7, lr}
 8013a2e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8013a30:	4b04      	ldr	r3, [pc, #16]	; (8013a44 <sys_arch_protect+0x18>)
 8013a32:	681b      	ldr	r3, [r3, #0]
 8013a34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8013a38:	4618      	mov	r0, r3
 8013a3a:	f7f6 ffd5 	bl	800a9e8 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8013a3e:	2301      	movs	r3, #1
}
 8013a40:	4618      	mov	r0, r3
 8013a42:	bd80      	pop	{r7, pc}
 8013a44:	24008a40 	.word	0x24008a40

08013a48 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8013a48:	b580      	push	{r7, lr}
 8013a4a:	b082      	sub	sp, #8
 8013a4c:	af00      	add	r7, sp, #0
 8013a4e:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8013a50:	4b04      	ldr	r3, [pc, #16]	; (8013a64 <sys_arch_unprotect+0x1c>)
 8013a52:	681b      	ldr	r3, [r3, #0]
 8013a54:	4618      	mov	r0, r3
 8013a56:	f7f7 f815 	bl	800aa84 <osMutexRelease>
}
 8013a5a:	bf00      	nop
 8013a5c:	3708      	adds	r7, #8
 8013a5e:	46bd      	mov	sp, r7
 8013a60:	bd80      	pop	{r7, pc}
 8013a62:	bf00      	nop
 8013a64:	24008a40 	.word	0x24008a40

08013a68 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8013a68:	b580      	push	{r7, lr}
 8013a6a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8013a6c:	f007 f894 	bl	801ab98 <rand>
 8013a70:	4603      	mov	r3, r0
 8013a72:	b29b      	uxth	r3, r3
 8013a74:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013a78:	b29b      	uxth	r3, r3
 8013a7a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8013a7e:	b29a      	uxth	r2, r3
 8013a80:	4b01      	ldr	r3, [pc, #4]	; (8013a88 <tcp_init+0x20>)
 8013a82:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8013a84:	bf00      	nop
 8013a86:	bd80      	pop	{r7, pc}
 8013a88:	2400002c 	.word	0x2400002c

08013a8c <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8013a8c:	b580      	push	{r7, lr}
 8013a8e:	b082      	sub	sp, #8
 8013a90:	af00      	add	r7, sp, #0
 8013a92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	7d1b      	ldrb	r3, [r3, #20]
 8013a98:	2b01      	cmp	r3, #1
 8013a9a:	d105      	bne.n	8013aa8 <tcp_free+0x1c>
 8013a9c:	4b06      	ldr	r3, [pc, #24]	; (8013ab8 <tcp_free+0x2c>)
 8013a9e:	22d4      	movs	r2, #212	; 0xd4
 8013aa0:	4906      	ldr	r1, [pc, #24]	; (8013abc <tcp_free+0x30>)
 8013aa2:	4807      	ldr	r0, [pc, #28]	; (8013ac0 <tcp_free+0x34>)
 8013aa4:	f007 f860 	bl	801ab68 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8013aa8:	6879      	ldr	r1, [r7, #4]
 8013aaa:	2001      	movs	r0, #1
 8013aac:	f7fe fd70 	bl	8012590 <memp_free>
}
 8013ab0:	bf00      	nop
 8013ab2:	3708      	adds	r7, #8
 8013ab4:	46bd      	mov	sp, r7
 8013ab6:	bd80      	pop	{r7, pc}
 8013ab8:	0801e3ac 	.word	0x0801e3ac
 8013abc:	0801e3f8 	.word	0x0801e3f8
 8013ac0:	0801e40c 	.word	0x0801e40c

08013ac4 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8013ac4:	b580      	push	{r7, lr}
 8013ac6:	b082      	sub	sp, #8
 8013ac8:	af00      	add	r7, sp, #0
 8013aca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	7d1b      	ldrb	r3, [r3, #20]
 8013ad0:	2b01      	cmp	r3, #1
 8013ad2:	d105      	bne.n	8013ae0 <tcp_free_listen+0x1c>
 8013ad4:	4b06      	ldr	r3, [pc, #24]	; (8013af0 <tcp_free_listen+0x2c>)
 8013ad6:	22df      	movs	r2, #223	; 0xdf
 8013ad8:	4906      	ldr	r1, [pc, #24]	; (8013af4 <tcp_free_listen+0x30>)
 8013ada:	4807      	ldr	r0, [pc, #28]	; (8013af8 <tcp_free_listen+0x34>)
 8013adc:	f007 f844 	bl	801ab68 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8013ae0:	6879      	ldr	r1, [r7, #4]
 8013ae2:	2002      	movs	r0, #2
 8013ae4:	f7fe fd54 	bl	8012590 <memp_free>
}
 8013ae8:	bf00      	nop
 8013aea:	3708      	adds	r7, #8
 8013aec:	46bd      	mov	sp, r7
 8013aee:	bd80      	pop	{r7, pc}
 8013af0:	0801e3ac 	.word	0x0801e3ac
 8013af4:	0801e434 	.word	0x0801e434
 8013af8:	0801e40c 	.word	0x0801e40c

08013afc <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8013afc:	b580      	push	{r7, lr}
 8013afe:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8013b00:	f000 fe98 	bl	8014834 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8013b04:	4b07      	ldr	r3, [pc, #28]	; (8013b24 <tcp_tmr+0x28>)
 8013b06:	781b      	ldrb	r3, [r3, #0]
 8013b08:	3301      	adds	r3, #1
 8013b0a:	b2da      	uxtb	r2, r3
 8013b0c:	4b05      	ldr	r3, [pc, #20]	; (8013b24 <tcp_tmr+0x28>)
 8013b0e:	701a      	strb	r2, [r3, #0]
 8013b10:	4b04      	ldr	r3, [pc, #16]	; (8013b24 <tcp_tmr+0x28>)
 8013b12:	781b      	ldrb	r3, [r3, #0]
 8013b14:	f003 0301 	and.w	r3, r3, #1
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	d001      	beq.n	8013b20 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8013b1c:	f000 fb4c 	bl	80141b8 <tcp_slowtmr>
  }
}
 8013b20:	bf00      	nop
 8013b22:	bd80      	pop	{r7, pc}
 8013b24:	24004921 	.word	0x24004921

08013b28 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8013b28:	b580      	push	{r7, lr}
 8013b2a:	b084      	sub	sp, #16
 8013b2c:	af00      	add	r7, sp, #0
 8013b2e:	6078      	str	r0, [r7, #4]
 8013b30:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8013b32:	683b      	ldr	r3, [r7, #0]
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d105      	bne.n	8013b44 <tcp_remove_listener+0x1c>
 8013b38:	4b0d      	ldr	r3, [pc, #52]	; (8013b70 <tcp_remove_listener+0x48>)
 8013b3a:	22ff      	movs	r2, #255	; 0xff
 8013b3c:	490d      	ldr	r1, [pc, #52]	; (8013b74 <tcp_remove_listener+0x4c>)
 8013b3e:	480e      	ldr	r0, [pc, #56]	; (8013b78 <tcp_remove_listener+0x50>)
 8013b40:	f007 f812 	bl	801ab68 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	60fb      	str	r3, [r7, #12]
 8013b48:	e00a      	b.n	8013b60 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8013b4a:	68fb      	ldr	r3, [r7, #12]
 8013b4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013b4e:	683a      	ldr	r2, [r7, #0]
 8013b50:	429a      	cmp	r2, r3
 8013b52:	d102      	bne.n	8013b5a <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8013b54:	68fb      	ldr	r3, [r7, #12]
 8013b56:	2200      	movs	r2, #0
 8013b58:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8013b5a:	68fb      	ldr	r3, [r7, #12]
 8013b5c:	68db      	ldr	r3, [r3, #12]
 8013b5e:	60fb      	str	r3, [r7, #12]
 8013b60:	68fb      	ldr	r3, [r7, #12]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d1f1      	bne.n	8013b4a <tcp_remove_listener+0x22>
    }
  }
}
 8013b66:	bf00      	nop
 8013b68:	3710      	adds	r7, #16
 8013b6a:	46bd      	mov	sp, r7
 8013b6c:	bd80      	pop	{r7, pc}
 8013b6e:	bf00      	nop
 8013b70:	0801e3ac 	.word	0x0801e3ac
 8013b74:	0801e450 	.word	0x0801e450
 8013b78:	0801e40c 	.word	0x0801e40c

08013b7c <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8013b7c:	b580      	push	{r7, lr}
 8013b7e:	b084      	sub	sp, #16
 8013b80:	af00      	add	r7, sp, #0
 8013b82:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	2b00      	cmp	r3, #0
 8013b88:	d106      	bne.n	8013b98 <tcp_listen_closed+0x1c>
 8013b8a:	4b14      	ldr	r3, [pc, #80]	; (8013bdc <tcp_listen_closed+0x60>)
 8013b8c:	f240 1211 	movw	r2, #273	; 0x111
 8013b90:	4913      	ldr	r1, [pc, #76]	; (8013be0 <tcp_listen_closed+0x64>)
 8013b92:	4814      	ldr	r0, [pc, #80]	; (8013be4 <tcp_listen_closed+0x68>)
 8013b94:	f006 ffe8 	bl	801ab68 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	7d1b      	ldrb	r3, [r3, #20]
 8013b9c:	2b01      	cmp	r3, #1
 8013b9e:	d006      	beq.n	8013bae <tcp_listen_closed+0x32>
 8013ba0:	4b0e      	ldr	r3, [pc, #56]	; (8013bdc <tcp_listen_closed+0x60>)
 8013ba2:	f44f 7289 	mov.w	r2, #274	; 0x112
 8013ba6:	4910      	ldr	r1, [pc, #64]	; (8013be8 <tcp_listen_closed+0x6c>)
 8013ba8:	480e      	ldr	r0, [pc, #56]	; (8013be4 <tcp_listen_closed+0x68>)
 8013baa:	f006 ffdd 	bl	801ab68 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8013bae:	2301      	movs	r3, #1
 8013bb0:	60fb      	str	r3, [r7, #12]
 8013bb2:	e00b      	b.n	8013bcc <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8013bb4:	4a0d      	ldr	r2, [pc, #52]	; (8013bec <tcp_listen_closed+0x70>)
 8013bb6:	68fb      	ldr	r3, [r7, #12]
 8013bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013bbc:	681b      	ldr	r3, [r3, #0]
 8013bbe:	6879      	ldr	r1, [r7, #4]
 8013bc0:	4618      	mov	r0, r3
 8013bc2:	f7ff ffb1 	bl	8013b28 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8013bc6:	68fb      	ldr	r3, [r7, #12]
 8013bc8:	3301      	adds	r3, #1
 8013bca:	60fb      	str	r3, [r7, #12]
 8013bcc:	68fb      	ldr	r3, [r7, #12]
 8013bce:	2b03      	cmp	r3, #3
 8013bd0:	d9f0      	bls.n	8013bb4 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8013bd2:	bf00      	nop
 8013bd4:	3710      	adds	r7, #16
 8013bd6:	46bd      	mov	sp, r7
 8013bd8:	bd80      	pop	{r7, pc}
 8013bda:	bf00      	nop
 8013bdc:	0801e3ac 	.word	0x0801e3ac
 8013be0:	0801e478 	.word	0x0801e478
 8013be4:	0801e40c 	.word	0x0801e40c
 8013be8:	0801e484 	.word	0x0801e484
 8013bec:	0801ff54 	.word	0x0801ff54

08013bf0 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8013bf0:	b5b0      	push	{r4, r5, r7, lr}
 8013bf2:	b088      	sub	sp, #32
 8013bf4:	af04      	add	r7, sp, #16
 8013bf6:	6078      	str	r0, [r7, #4]
 8013bf8:	460b      	mov	r3, r1
 8013bfa:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	2b00      	cmp	r3, #0
 8013c00:	d106      	bne.n	8013c10 <tcp_close_shutdown+0x20>
 8013c02:	4b61      	ldr	r3, [pc, #388]	; (8013d88 <tcp_close_shutdown+0x198>)
 8013c04:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8013c08:	4960      	ldr	r1, [pc, #384]	; (8013d8c <tcp_close_shutdown+0x19c>)
 8013c0a:	4861      	ldr	r0, [pc, #388]	; (8013d90 <tcp_close_shutdown+0x1a0>)
 8013c0c:	f006 ffac 	bl	801ab68 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8013c10:	78fb      	ldrb	r3, [r7, #3]
 8013c12:	2b00      	cmp	r3, #0
 8013c14:	d066      	beq.n	8013ce4 <tcp_close_shutdown+0xf4>
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	7d1b      	ldrb	r3, [r3, #20]
 8013c1a:	2b04      	cmp	r3, #4
 8013c1c:	d003      	beq.n	8013c26 <tcp_close_shutdown+0x36>
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	7d1b      	ldrb	r3, [r3, #20]
 8013c22:	2b07      	cmp	r3, #7
 8013c24:	d15e      	bne.n	8013ce4 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8013c26:	687b      	ldr	r3, [r7, #4]
 8013c28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d104      	bne.n	8013c38 <tcp_close_shutdown+0x48>
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013c32:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8013c36:	d055      	beq.n	8013ce4 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	8b5b      	ldrh	r3, [r3, #26]
 8013c3c:	f003 0310 	and.w	r3, r3, #16
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d106      	bne.n	8013c52 <tcp_close_shutdown+0x62>
 8013c44:	4b50      	ldr	r3, [pc, #320]	; (8013d88 <tcp_close_shutdown+0x198>)
 8013c46:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8013c4a:	4952      	ldr	r1, [pc, #328]	; (8013d94 <tcp_close_shutdown+0x1a4>)
 8013c4c:	4850      	ldr	r0, [pc, #320]	; (8013d90 <tcp_close_shutdown+0x1a0>)
 8013c4e:	f006 ff8b 	bl	801ab68 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013c5a:	687d      	ldr	r5, [r7, #4]
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	3304      	adds	r3, #4
 8013c60:	687a      	ldr	r2, [r7, #4]
 8013c62:	8ad2      	ldrh	r2, [r2, #22]
 8013c64:	6879      	ldr	r1, [r7, #4]
 8013c66:	8b09      	ldrh	r1, [r1, #24]
 8013c68:	9102      	str	r1, [sp, #8]
 8013c6a:	9201      	str	r2, [sp, #4]
 8013c6c:	9300      	str	r3, [sp, #0]
 8013c6e:	462b      	mov	r3, r5
 8013c70:	4622      	mov	r2, r4
 8013c72:	4601      	mov	r1, r0
 8013c74:	6878      	ldr	r0, [r7, #4]
 8013c76:	f004 fe91 	bl	801899c <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8013c7a:	6878      	ldr	r0, [r7, #4]
 8013c7c:	f001 f8ba 	bl	8014df4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8013c80:	4b45      	ldr	r3, [pc, #276]	; (8013d98 <tcp_close_shutdown+0x1a8>)
 8013c82:	681b      	ldr	r3, [r3, #0]
 8013c84:	687a      	ldr	r2, [r7, #4]
 8013c86:	429a      	cmp	r2, r3
 8013c88:	d105      	bne.n	8013c96 <tcp_close_shutdown+0xa6>
 8013c8a:	4b43      	ldr	r3, [pc, #268]	; (8013d98 <tcp_close_shutdown+0x1a8>)
 8013c8c:	681b      	ldr	r3, [r3, #0]
 8013c8e:	68db      	ldr	r3, [r3, #12]
 8013c90:	4a41      	ldr	r2, [pc, #260]	; (8013d98 <tcp_close_shutdown+0x1a8>)
 8013c92:	6013      	str	r3, [r2, #0]
 8013c94:	e013      	b.n	8013cbe <tcp_close_shutdown+0xce>
 8013c96:	4b40      	ldr	r3, [pc, #256]	; (8013d98 <tcp_close_shutdown+0x1a8>)
 8013c98:	681b      	ldr	r3, [r3, #0]
 8013c9a:	60fb      	str	r3, [r7, #12]
 8013c9c:	e00c      	b.n	8013cb8 <tcp_close_shutdown+0xc8>
 8013c9e:	68fb      	ldr	r3, [r7, #12]
 8013ca0:	68db      	ldr	r3, [r3, #12]
 8013ca2:	687a      	ldr	r2, [r7, #4]
 8013ca4:	429a      	cmp	r2, r3
 8013ca6:	d104      	bne.n	8013cb2 <tcp_close_shutdown+0xc2>
 8013ca8:	687b      	ldr	r3, [r7, #4]
 8013caa:	68da      	ldr	r2, [r3, #12]
 8013cac:	68fb      	ldr	r3, [r7, #12]
 8013cae:	60da      	str	r2, [r3, #12]
 8013cb0:	e005      	b.n	8013cbe <tcp_close_shutdown+0xce>
 8013cb2:	68fb      	ldr	r3, [r7, #12]
 8013cb4:	68db      	ldr	r3, [r3, #12]
 8013cb6:	60fb      	str	r3, [r7, #12]
 8013cb8:	68fb      	ldr	r3, [r7, #12]
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d1ef      	bne.n	8013c9e <tcp_close_shutdown+0xae>
 8013cbe:	687b      	ldr	r3, [r7, #4]
 8013cc0:	2200      	movs	r2, #0
 8013cc2:	60da      	str	r2, [r3, #12]
 8013cc4:	4b35      	ldr	r3, [pc, #212]	; (8013d9c <tcp_close_shutdown+0x1ac>)
 8013cc6:	2201      	movs	r2, #1
 8013cc8:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8013cca:	4b35      	ldr	r3, [pc, #212]	; (8013da0 <tcp_close_shutdown+0x1b0>)
 8013ccc:	681b      	ldr	r3, [r3, #0]
 8013cce:	687a      	ldr	r2, [r7, #4]
 8013cd0:	429a      	cmp	r2, r3
 8013cd2:	d102      	bne.n	8013cda <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8013cd4:	f003 fd4c 	bl	8017770 <tcp_trigger_input_pcb_close>
 8013cd8:	e002      	b.n	8013ce0 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8013cda:	6878      	ldr	r0, [r7, #4]
 8013cdc:	f7ff fed6 	bl	8013a8c <tcp_free>
      }
      return ERR_OK;
 8013ce0:	2300      	movs	r3, #0
 8013ce2:	e04d      	b.n	8013d80 <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	7d1b      	ldrb	r3, [r3, #20]
 8013ce8:	2b01      	cmp	r3, #1
 8013cea:	d02d      	beq.n	8013d48 <tcp_close_shutdown+0x158>
 8013cec:	2b02      	cmp	r3, #2
 8013cee:	d036      	beq.n	8013d5e <tcp_close_shutdown+0x16e>
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	d13f      	bne.n	8013d74 <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	8adb      	ldrh	r3, [r3, #22]
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	d021      	beq.n	8013d40 <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8013cfc:	4b29      	ldr	r3, [pc, #164]	; (8013da4 <tcp_close_shutdown+0x1b4>)
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	687a      	ldr	r2, [r7, #4]
 8013d02:	429a      	cmp	r2, r3
 8013d04:	d105      	bne.n	8013d12 <tcp_close_shutdown+0x122>
 8013d06:	4b27      	ldr	r3, [pc, #156]	; (8013da4 <tcp_close_shutdown+0x1b4>)
 8013d08:	681b      	ldr	r3, [r3, #0]
 8013d0a:	68db      	ldr	r3, [r3, #12]
 8013d0c:	4a25      	ldr	r2, [pc, #148]	; (8013da4 <tcp_close_shutdown+0x1b4>)
 8013d0e:	6013      	str	r3, [r2, #0]
 8013d10:	e013      	b.n	8013d3a <tcp_close_shutdown+0x14a>
 8013d12:	4b24      	ldr	r3, [pc, #144]	; (8013da4 <tcp_close_shutdown+0x1b4>)
 8013d14:	681b      	ldr	r3, [r3, #0]
 8013d16:	60bb      	str	r3, [r7, #8]
 8013d18:	e00c      	b.n	8013d34 <tcp_close_shutdown+0x144>
 8013d1a:	68bb      	ldr	r3, [r7, #8]
 8013d1c:	68db      	ldr	r3, [r3, #12]
 8013d1e:	687a      	ldr	r2, [r7, #4]
 8013d20:	429a      	cmp	r2, r3
 8013d22:	d104      	bne.n	8013d2e <tcp_close_shutdown+0x13e>
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	68da      	ldr	r2, [r3, #12]
 8013d28:	68bb      	ldr	r3, [r7, #8]
 8013d2a:	60da      	str	r2, [r3, #12]
 8013d2c:	e005      	b.n	8013d3a <tcp_close_shutdown+0x14a>
 8013d2e:	68bb      	ldr	r3, [r7, #8]
 8013d30:	68db      	ldr	r3, [r3, #12]
 8013d32:	60bb      	str	r3, [r7, #8]
 8013d34:	68bb      	ldr	r3, [r7, #8]
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d1ef      	bne.n	8013d1a <tcp_close_shutdown+0x12a>
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	2200      	movs	r2, #0
 8013d3e:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8013d40:	6878      	ldr	r0, [r7, #4]
 8013d42:	f7ff fea3 	bl	8013a8c <tcp_free>
      break;
 8013d46:	e01a      	b.n	8013d7e <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 8013d48:	6878      	ldr	r0, [r7, #4]
 8013d4a:	f7ff ff17 	bl	8013b7c <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8013d4e:	6879      	ldr	r1, [r7, #4]
 8013d50:	4815      	ldr	r0, [pc, #84]	; (8013da8 <tcp_close_shutdown+0x1b8>)
 8013d52:	f001 f89f 	bl	8014e94 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8013d56:	6878      	ldr	r0, [r7, #4]
 8013d58:	f7ff feb4 	bl	8013ac4 <tcp_free_listen>
      break;
 8013d5c:	e00f      	b.n	8013d7e <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8013d5e:	6879      	ldr	r1, [r7, #4]
 8013d60:	480d      	ldr	r0, [pc, #52]	; (8013d98 <tcp_close_shutdown+0x1a8>)
 8013d62:	f001 f897 	bl	8014e94 <tcp_pcb_remove>
 8013d66:	4b0d      	ldr	r3, [pc, #52]	; (8013d9c <tcp_close_shutdown+0x1ac>)
 8013d68:	2201      	movs	r2, #1
 8013d6a:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8013d6c:	6878      	ldr	r0, [r7, #4]
 8013d6e:	f7ff fe8d 	bl	8013a8c <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8013d72:	e004      	b.n	8013d7e <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 8013d74:	6878      	ldr	r0, [r7, #4]
 8013d76:	f000 f819 	bl	8013dac <tcp_close_shutdown_fin>
 8013d7a:	4603      	mov	r3, r0
 8013d7c:	e000      	b.n	8013d80 <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 8013d7e:	2300      	movs	r3, #0
}
 8013d80:	4618      	mov	r0, r3
 8013d82:	3710      	adds	r7, #16
 8013d84:	46bd      	mov	sp, r7
 8013d86:	bdb0      	pop	{r4, r5, r7, pc}
 8013d88:	0801e3ac 	.word	0x0801e3ac
 8013d8c:	0801e49c 	.word	0x0801e49c
 8013d90:	0801e40c 	.word	0x0801e40c
 8013d94:	0801e4bc 	.word	0x0801e4bc
 8013d98:	24008a48 	.word	0x24008a48
 8013d9c:	24008a44 	.word	0x24008a44
 8013da0:	24008a5c 	.word	0x24008a5c
 8013da4:	24008a54 	.word	0x24008a54
 8013da8:	24008a50 	.word	0x24008a50

08013dac <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8013dac:	b580      	push	{r7, lr}
 8013dae:	b084      	sub	sp, #16
 8013db0:	af00      	add	r7, sp, #0
 8013db2:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013db4:	687b      	ldr	r3, [r7, #4]
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d106      	bne.n	8013dc8 <tcp_close_shutdown_fin+0x1c>
 8013dba:	4b2c      	ldr	r3, [pc, #176]	; (8013e6c <tcp_close_shutdown_fin+0xc0>)
 8013dbc:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8013dc0:	492b      	ldr	r1, [pc, #172]	; (8013e70 <tcp_close_shutdown_fin+0xc4>)
 8013dc2:	482c      	ldr	r0, [pc, #176]	; (8013e74 <tcp_close_shutdown_fin+0xc8>)
 8013dc4:	f006 fed0 	bl	801ab68 <iprintf>

  switch (pcb->state) {
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	7d1b      	ldrb	r3, [r3, #20]
 8013dcc:	2b04      	cmp	r3, #4
 8013dce:	d010      	beq.n	8013df2 <tcp_close_shutdown_fin+0x46>
 8013dd0:	2b07      	cmp	r3, #7
 8013dd2:	d01b      	beq.n	8013e0c <tcp_close_shutdown_fin+0x60>
 8013dd4:	2b03      	cmp	r3, #3
 8013dd6:	d126      	bne.n	8013e26 <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8013dd8:	6878      	ldr	r0, [r7, #4]
 8013dda:	f003 fedb 	bl	8017b94 <tcp_send_fin>
 8013dde:	4603      	mov	r3, r0
 8013de0:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013de2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013de6:	2b00      	cmp	r3, #0
 8013de8:	d11f      	bne.n	8013e2a <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	2205      	movs	r2, #5
 8013dee:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013df0:	e01b      	b.n	8013e2a <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8013df2:	6878      	ldr	r0, [r7, #4]
 8013df4:	f003 fece 	bl	8017b94 <tcp_send_fin>
 8013df8:	4603      	mov	r3, r0
 8013dfa:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013dfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d114      	bne.n	8013e2e <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8013e04:	687b      	ldr	r3, [r7, #4]
 8013e06:	2205      	movs	r2, #5
 8013e08:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013e0a:	e010      	b.n	8013e2e <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8013e0c:	6878      	ldr	r0, [r7, #4]
 8013e0e:	f003 fec1 	bl	8017b94 <tcp_send_fin>
 8013e12:	4603      	mov	r3, r0
 8013e14:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	d109      	bne.n	8013e32 <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	2209      	movs	r2, #9
 8013e22:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013e24:	e005      	b.n	8013e32 <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8013e26:	2300      	movs	r3, #0
 8013e28:	e01c      	b.n	8013e64 <tcp_close_shutdown_fin+0xb8>
      break;
 8013e2a:	bf00      	nop
 8013e2c:	e002      	b.n	8013e34 <tcp_close_shutdown_fin+0x88>
      break;
 8013e2e:	bf00      	nop
 8013e30:	e000      	b.n	8013e34 <tcp_close_shutdown_fin+0x88>
      break;
 8013e32:	bf00      	nop
  }

  if (err == ERR_OK) {
 8013e34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d103      	bne.n	8013e44 <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8013e3c:	6878      	ldr	r0, [r7, #4]
 8013e3e:	f003 ffe7 	bl	8017e10 <tcp_output>
 8013e42:	e00d      	b.n	8013e60 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 8013e44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013e48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013e4c:	d108      	bne.n	8013e60 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	8b5b      	ldrh	r3, [r3, #26]
 8013e52:	f043 0308 	orr.w	r3, r3, #8
 8013e56:	b29a      	uxth	r2, r3
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8013e5c:	2300      	movs	r3, #0
 8013e5e:	e001      	b.n	8013e64 <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 8013e60:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013e64:	4618      	mov	r0, r3
 8013e66:	3710      	adds	r7, #16
 8013e68:	46bd      	mov	sp, r7
 8013e6a:	bd80      	pop	{r7, pc}
 8013e6c:	0801e3ac 	.word	0x0801e3ac
 8013e70:	0801e478 	.word	0x0801e478
 8013e74:	0801e40c 	.word	0x0801e40c

08013e78 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8013e78:	b580      	push	{r7, lr}
 8013e7a:	b082      	sub	sp, #8
 8013e7c:	af00      	add	r7, sp, #0
 8013e7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	2b00      	cmp	r3, #0
 8013e84:	d109      	bne.n	8013e9a <tcp_close+0x22>
 8013e86:	4b0f      	ldr	r3, [pc, #60]	; (8013ec4 <tcp_close+0x4c>)
 8013e88:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8013e8c:	490e      	ldr	r1, [pc, #56]	; (8013ec8 <tcp_close+0x50>)
 8013e8e:	480f      	ldr	r0, [pc, #60]	; (8013ecc <tcp_close+0x54>)
 8013e90:	f006 fe6a 	bl	801ab68 <iprintf>
 8013e94:	f06f 030f 	mvn.w	r3, #15
 8013e98:	e00f      	b.n	8013eba <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	7d1b      	ldrb	r3, [r3, #20]
 8013e9e:	2b01      	cmp	r3, #1
 8013ea0:	d006      	beq.n	8013eb0 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	8b5b      	ldrh	r3, [r3, #26]
 8013ea6:	f043 0310 	orr.w	r3, r3, #16
 8013eaa:	b29a      	uxth	r2, r3
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8013eb0:	2101      	movs	r1, #1
 8013eb2:	6878      	ldr	r0, [r7, #4]
 8013eb4:	f7ff fe9c 	bl	8013bf0 <tcp_close_shutdown>
 8013eb8:	4603      	mov	r3, r0
}
 8013eba:	4618      	mov	r0, r3
 8013ebc:	3708      	adds	r7, #8
 8013ebe:	46bd      	mov	sp, r7
 8013ec0:	bd80      	pop	{r7, pc}
 8013ec2:	bf00      	nop
 8013ec4:	0801e3ac 	.word	0x0801e3ac
 8013ec8:	0801e4d8 	.word	0x0801e4d8
 8013ecc:	0801e40c 	.word	0x0801e40c

08013ed0 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8013ed0:	b580      	push	{r7, lr}
 8013ed2:	b08e      	sub	sp, #56	; 0x38
 8013ed4:	af04      	add	r7, sp, #16
 8013ed6:	6078      	str	r0, [r7, #4]
 8013ed8:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	2b00      	cmp	r3, #0
 8013ede:	d107      	bne.n	8013ef0 <tcp_abandon+0x20>
 8013ee0:	4b52      	ldr	r3, [pc, #328]	; (801402c <tcp_abandon+0x15c>)
 8013ee2:	f240 223d 	movw	r2, #573	; 0x23d
 8013ee6:	4952      	ldr	r1, [pc, #328]	; (8014030 <tcp_abandon+0x160>)
 8013ee8:	4852      	ldr	r0, [pc, #328]	; (8014034 <tcp_abandon+0x164>)
 8013eea:	f006 fe3d 	bl	801ab68 <iprintf>
 8013eee:	e099      	b.n	8014024 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	7d1b      	ldrb	r3, [r3, #20]
 8013ef4:	2b01      	cmp	r3, #1
 8013ef6:	d106      	bne.n	8013f06 <tcp_abandon+0x36>
 8013ef8:	4b4c      	ldr	r3, [pc, #304]	; (801402c <tcp_abandon+0x15c>)
 8013efa:	f240 2241 	movw	r2, #577	; 0x241
 8013efe:	494e      	ldr	r1, [pc, #312]	; (8014038 <tcp_abandon+0x168>)
 8013f00:	484c      	ldr	r0, [pc, #304]	; (8014034 <tcp_abandon+0x164>)
 8013f02:	f006 fe31 	bl	801ab68 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	7d1b      	ldrb	r3, [r3, #20]
 8013f0a:	2b0a      	cmp	r3, #10
 8013f0c:	d107      	bne.n	8013f1e <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8013f0e:	6879      	ldr	r1, [r7, #4]
 8013f10:	484a      	ldr	r0, [pc, #296]	; (801403c <tcp_abandon+0x16c>)
 8013f12:	f000 ffbf 	bl	8014e94 <tcp_pcb_remove>
    tcp_free(pcb);
 8013f16:	6878      	ldr	r0, [r7, #4]
 8013f18:	f7ff fdb8 	bl	8013a8c <tcp_free>
 8013f1c:	e082      	b.n	8014024 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8013f1e:	2300      	movs	r3, #0
 8013f20:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8013f22:	2300      	movs	r3, #0
 8013f24:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013f2a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f30:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013f38:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	691b      	ldr	r3, [r3, #16]
 8013f3e:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	7d1b      	ldrb	r3, [r3, #20]
 8013f44:	2b00      	cmp	r3, #0
 8013f46:	d126      	bne.n	8013f96 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8013f48:	687b      	ldr	r3, [r7, #4]
 8013f4a:	8adb      	ldrh	r3, [r3, #22]
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	d02e      	beq.n	8013fae <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8013f50:	4b3b      	ldr	r3, [pc, #236]	; (8014040 <tcp_abandon+0x170>)
 8013f52:	681b      	ldr	r3, [r3, #0]
 8013f54:	687a      	ldr	r2, [r7, #4]
 8013f56:	429a      	cmp	r2, r3
 8013f58:	d105      	bne.n	8013f66 <tcp_abandon+0x96>
 8013f5a:	4b39      	ldr	r3, [pc, #228]	; (8014040 <tcp_abandon+0x170>)
 8013f5c:	681b      	ldr	r3, [r3, #0]
 8013f5e:	68db      	ldr	r3, [r3, #12]
 8013f60:	4a37      	ldr	r2, [pc, #220]	; (8014040 <tcp_abandon+0x170>)
 8013f62:	6013      	str	r3, [r2, #0]
 8013f64:	e013      	b.n	8013f8e <tcp_abandon+0xbe>
 8013f66:	4b36      	ldr	r3, [pc, #216]	; (8014040 <tcp_abandon+0x170>)
 8013f68:	681b      	ldr	r3, [r3, #0]
 8013f6a:	61fb      	str	r3, [r7, #28]
 8013f6c:	e00c      	b.n	8013f88 <tcp_abandon+0xb8>
 8013f6e:	69fb      	ldr	r3, [r7, #28]
 8013f70:	68db      	ldr	r3, [r3, #12]
 8013f72:	687a      	ldr	r2, [r7, #4]
 8013f74:	429a      	cmp	r2, r3
 8013f76:	d104      	bne.n	8013f82 <tcp_abandon+0xb2>
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	68da      	ldr	r2, [r3, #12]
 8013f7c:	69fb      	ldr	r3, [r7, #28]
 8013f7e:	60da      	str	r2, [r3, #12]
 8013f80:	e005      	b.n	8013f8e <tcp_abandon+0xbe>
 8013f82:	69fb      	ldr	r3, [r7, #28]
 8013f84:	68db      	ldr	r3, [r3, #12]
 8013f86:	61fb      	str	r3, [r7, #28]
 8013f88:	69fb      	ldr	r3, [r7, #28]
 8013f8a:	2b00      	cmp	r3, #0
 8013f8c:	d1ef      	bne.n	8013f6e <tcp_abandon+0x9e>
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	2200      	movs	r2, #0
 8013f92:	60da      	str	r2, [r3, #12]
 8013f94:	e00b      	b.n	8013fae <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8013f96:	683b      	ldr	r3, [r7, #0]
 8013f98:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	8adb      	ldrh	r3, [r3, #22]
 8013f9e:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8013fa0:	6879      	ldr	r1, [r7, #4]
 8013fa2:	4828      	ldr	r0, [pc, #160]	; (8014044 <tcp_abandon+0x174>)
 8013fa4:	f000 ff76 	bl	8014e94 <tcp_pcb_remove>
 8013fa8:	4b27      	ldr	r3, [pc, #156]	; (8014048 <tcp_abandon+0x178>)
 8013faa:	2201      	movs	r2, #1
 8013fac:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013fb2:	2b00      	cmp	r3, #0
 8013fb4:	d004      	beq.n	8013fc0 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013fba:	4618      	mov	r0, r3
 8013fbc:	f000 fd1a 	bl	80149f4 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	d004      	beq.n	8013fd2 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013fcc:	4618      	mov	r0, r3
 8013fce:	f000 fd11 	bl	80149f4 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013fd6:	2b00      	cmp	r3, #0
 8013fd8:	d004      	beq.n	8013fe4 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013fde:	4618      	mov	r0, r3
 8013fe0:	f000 fd08 	bl	80149f4 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8013fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	d00e      	beq.n	8014008 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8013fea:	6879      	ldr	r1, [r7, #4]
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	3304      	adds	r3, #4
 8013ff0:	687a      	ldr	r2, [r7, #4]
 8013ff2:	8b12      	ldrh	r2, [r2, #24]
 8013ff4:	9202      	str	r2, [sp, #8]
 8013ff6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013ff8:	9201      	str	r2, [sp, #4]
 8013ffa:	9300      	str	r3, [sp, #0]
 8013ffc:	460b      	mov	r3, r1
 8013ffe:	697a      	ldr	r2, [r7, #20]
 8014000:	69b9      	ldr	r1, [r7, #24]
 8014002:	6878      	ldr	r0, [r7, #4]
 8014004:	f004 fcca 	bl	801899c <tcp_rst>
    }
    last_state = pcb->state;
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	7d1b      	ldrb	r3, [r3, #20]
 801400c:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801400e:	6878      	ldr	r0, [r7, #4]
 8014010:	f7ff fd3c 	bl	8013a8c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8014014:	693b      	ldr	r3, [r7, #16]
 8014016:	2b00      	cmp	r3, #0
 8014018:	d004      	beq.n	8014024 <tcp_abandon+0x154>
 801401a:	693b      	ldr	r3, [r7, #16]
 801401c:	f06f 010c 	mvn.w	r1, #12
 8014020:	68f8      	ldr	r0, [r7, #12]
 8014022:	4798      	blx	r3
  }
}
 8014024:	3728      	adds	r7, #40	; 0x28
 8014026:	46bd      	mov	sp, r7
 8014028:	bd80      	pop	{r7, pc}
 801402a:	bf00      	nop
 801402c:	0801e3ac 	.word	0x0801e3ac
 8014030:	0801e50c 	.word	0x0801e50c
 8014034:	0801e40c 	.word	0x0801e40c
 8014038:	0801e528 	.word	0x0801e528
 801403c:	24008a58 	.word	0x24008a58
 8014040:	24008a54 	.word	0x24008a54
 8014044:	24008a48 	.word	0x24008a48
 8014048:	24008a44 	.word	0x24008a44

0801404c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 801404c:	b580      	push	{r7, lr}
 801404e:	b082      	sub	sp, #8
 8014050:	af00      	add	r7, sp, #0
 8014052:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8014054:	2101      	movs	r1, #1
 8014056:	6878      	ldr	r0, [r7, #4]
 8014058:	f7ff ff3a 	bl	8013ed0 <tcp_abandon>
}
 801405c:	bf00      	nop
 801405e:	3708      	adds	r7, #8
 8014060:	46bd      	mov	sp, r7
 8014062:	bd80      	pop	{r7, pc}

08014064 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8014064:	b580      	push	{r7, lr}
 8014066:	b084      	sub	sp, #16
 8014068:	af00      	add	r7, sp, #0
 801406a:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	2b00      	cmp	r3, #0
 8014070:	d106      	bne.n	8014080 <tcp_update_rcv_ann_wnd+0x1c>
 8014072:	4b25      	ldr	r3, [pc, #148]	; (8014108 <tcp_update_rcv_ann_wnd+0xa4>)
 8014074:	f240 32a6 	movw	r2, #934	; 0x3a6
 8014078:	4924      	ldr	r1, [pc, #144]	; (801410c <tcp_update_rcv_ann_wnd+0xa8>)
 801407a:	4825      	ldr	r0, [pc, #148]	; (8014110 <tcp_update_rcv_ann_wnd+0xac>)
 801407c:	f006 fd74 	bl	801ab68 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014084:	687a      	ldr	r2, [r7, #4]
 8014086:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8014088:	4413      	add	r3, r2
 801408a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014090:	687a      	ldr	r2, [r7, #4]
 8014092:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8014094:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8014098:	bf28      	it	cs
 801409a:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 801409e:	b292      	uxth	r2, r2
 80140a0:	4413      	add	r3, r2
 80140a2:	68fa      	ldr	r2, [r7, #12]
 80140a4:	1ad3      	subs	r3, r2, r3
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	db08      	blt.n	80140bc <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80140aa:	687b      	ldr	r3, [r7, #4]
 80140ac:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80140b6:	68fa      	ldr	r2, [r7, #12]
 80140b8:	1ad3      	subs	r3, r2, r3
 80140ba:	e020      	b.n	80140fe <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80140c0:	687b      	ldr	r3, [r7, #4]
 80140c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80140c4:	1ad3      	subs	r3, r2, r3
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	dd03      	ble.n	80140d2 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	2200      	movs	r2, #0
 80140ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80140d0:	e014      	b.n	80140fc <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80140da:	1ad3      	subs	r3, r2, r3
 80140dc:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80140de:	68bb      	ldr	r3, [r7, #8]
 80140e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80140e4:	d306      	bcc.n	80140f4 <tcp_update_rcv_ann_wnd+0x90>
 80140e6:	4b08      	ldr	r3, [pc, #32]	; (8014108 <tcp_update_rcv_ann_wnd+0xa4>)
 80140e8:	f240 32b6 	movw	r2, #950	; 0x3b6
 80140ec:	4909      	ldr	r1, [pc, #36]	; (8014114 <tcp_update_rcv_ann_wnd+0xb0>)
 80140ee:	4808      	ldr	r0, [pc, #32]	; (8014110 <tcp_update_rcv_ann_wnd+0xac>)
 80140f0:	f006 fd3a 	bl	801ab68 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80140f4:	68bb      	ldr	r3, [r7, #8]
 80140f6:	b29a      	uxth	r2, r3
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 80140fc:	2300      	movs	r3, #0
  }
}
 80140fe:	4618      	mov	r0, r3
 8014100:	3710      	adds	r7, #16
 8014102:	46bd      	mov	sp, r7
 8014104:	bd80      	pop	{r7, pc}
 8014106:	bf00      	nop
 8014108:	0801e3ac 	.word	0x0801e3ac
 801410c:	0801e624 	.word	0x0801e624
 8014110:	0801e40c 	.word	0x0801e40c
 8014114:	0801e648 	.word	0x0801e648

08014118 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8014118:	b580      	push	{r7, lr}
 801411a:	b084      	sub	sp, #16
 801411c:	af00      	add	r7, sp, #0
 801411e:	6078      	str	r0, [r7, #4]
 8014120:	460b      	mov	r3, r1
 8014122:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	2b00      	cmp	r3, #0
 8014128:	d107      	bne.n	801413a <tcp_recved+0x22>
 801412a:	4b1f      	ldr	r3, [pc, #124]	; (80141a8 <tcp_recved+0x90>)
 801412c:	f240 32cf 	movw	r2, #975	; 0x3cf
 8014130:	491e      	ldr	r1, [pc, #120]	; (80141ac <tcp_recved+0x94>)
 8014132:	481f      	ldr	r0, [pc, #124]	; (80141b0 <tcp_recved+0x98>)
 8014134:	f006 fd18 	bl	801ab68 <iprintf>
 8014138:	e032      	b.n	80141a0 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801413a:	687b      	ldr	r3, [r7, #4]
 801413c:	7d1b      	ldrb	r3, [r3, #20]
 801413e:	2b01      	cmp	r3, #1
 8014140:	d106      	bne.n	8014150 <tcp_recved+0x38>
 8014142:	4b19      	ldr	r3, [pc, #100]	; (80141a8 <tcp_recved+0x90>)
 8014144:	f240 32d3 	movw	r2, #979	; 0x3d3
 8014148:	491a      	ldr	r1, [pc, #104]	; (80141b4 <tcp_recved+0x9c>)
 801414a:	4819      	ldr	r0, [pc, #100]	; (80141b0 <tcp_recved+0x98>)
 801414c:	f006 fd0c 	bl	801ab68 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8014150:	687b      	ldr	r3, [r7, #4]
 8014152:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014154:	887b      	ldrh	r3, [r7, #2]
 8014156:	4413      	add	r3, r2
 8014158:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801415a:	89fb      	ldrh	r3, [r7, #14]
 801415c:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8014160:	d804      	bhi.n	801416c <tcp_recved+0x54>
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014166:	89fa      	ldrh	r2, [r7, #14]
 8014168:	429a      	cmp	r2, r3
 801416a:	d204      	bcs.n	8014176 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8014172:	851a      	strh	r2, [r3, #40]	; 0x28
 8014174:	e002      	b.n	801417c <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	89fa      	ldrh	r2, [r7, #14]
 801417a:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 801417c:	6878      	ldr	r0, [r7, #4]
 801417e:	f7ff ff71 	bl	8014064 <tcp_update_rcv_ann_wnd>
 8014182:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8014184:	68bb      	ldr	r3, [r7, #8]
 8014186:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 801418a:	d309      	bcc.n	80141a0 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	8b5b      	ldrh	r3, [r3, #26]
 8014190:	f043 0302 	orr.w	r3, r3, #2
 8014194:	b29a      	uxth	r2, r3
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801419a:	6878      	ldr	r0, [r7, #4]
 801419c:	f003 fe38 	bl	8017e10 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80141a0:	3710      	adds	r7, #16
 80141a2:	46bd      	mov	sp, r7
 80141a4:	bd80      	pop	{r7, pc}
 80141a6:	bf00      	nop
 80141a8:	0801e3ac 	.word	0x0801e3ac
 80141ac:	0801e664 	.word	0x0801e664
 80141b0:	0801e40c 	.word	0x0801e40c
 80141b4:	0801e67c 	.word	0x0801e67c

080141b8 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80141b8:	b5b0      	push	{r4, r5, r7, lr}
 80141ba:	b090      	sub	sp, #64	; 0x40
 80141bc:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80141be:	2300      	movs	r3, #0
 80141c0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 80141c4:	4b94      	ldr	r3, [pc, #592]	; (8014418 <tcp_slowtmr+0x260>)
 80141c6:	681b      	ldr	r3, [r3, #0]
 80141c8:	3301      	adds	r3, #1
 80141ca:	4a93      	ldr	r2, [pc, #588]	; (8014418 <tcp_slowtmr+0x260>)
 80141cc:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80141ce:	4b93      	ldr	r3, [pc, #588]	; (801441c <tcp_slowtmr+0x264>)
 80141d0:	781b      	ldrb	r3, [r3, #0]
 80141d2:	3301      	adds	r3, #1
 80141d4:	b2da      	uxtb	r2, r3
 80141d6:	4b91      	ldr	r3, [pc, #580]	; (801441c <tcp_slowtmr+0x264>)
 80141d8:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80141da:	2300      	movs	r3, #0
 80141dc:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 80141de:	4b90      	ldr	r3, [pc, #576]	; (8014420 <tcp_slowtmr+0x268>)
 80141e0:	681b      	ldr	r3, [r3, #0]
 80141e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80141e4:	e29d      	b.n	8014722 <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80141e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80141e8:	7d1b      	ldrb	r3, [r3, #20]
 80141ea:	2b00      	cmp	r3, #0
 80141ec:	d106      	bne.n	80141fc <tcp_slowtmr+0x44>
 80141ee:	4b8d      	ldr	r3, [pc, #564]	; (8014424 <tcp_slowtmr+0x26c>)
 80141f0:	f240 42be 	movw	r2, #1214	; 0x4be
 80141f4:	498c      	ldr	r1, [pc, #560]	; (8014428 <tcp_slowtmr+0x270>)
 80141f6:	488d      	ldr	r0, [pc, #564]	; (801442c <tcp_slowtmr+0x274>)
 80141f8:	f006 fcb6 	bl	801ab68 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80141fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80141fe:	7d1b      	ldrb	r3, [r3, #20]
 8014200:	2b01      	cmp	r3, #1
 8014202:	d106      	bne.n	8014212 <tcp_slowtmr+0x5a>
 8014204:	4b87      	ldr	r3, [pc, #540]	; (8014424 <tcp_slowtmr+0x26c>)
 8014206:	f240 42bf 	movw	r2, #1215	; 0x4bf
 801420a:	4989      	ldr	r1, [pc, #548]	; (8014430 <tcp_slowtmr+0x278>)
 801420c:	4887      	ldr	r0, [pc, #540]	; (801442c <tcp_slowtmr+0x274>)
 801420e:	f006 fcab 	bl	801ab68 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8014212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014214:	7d1b      	ldrb	r3, [r3, #20]
 8014216:	2b0a      	cmp	r3, #10
 8014218:	d106      	bne.n	8014228 <tcp_slowtmr+0x70>
 801421a:	4b82      	ldr	r3, [pc, #520]	; (8014424 <tcp_slowtmr+0x26c>)
 801421c:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8014220:	4984      	ldr	r1, [pc, #528]	; (8014434 <tcp_slowtmr+0x27c>)
 8014222:	4882      	ldr	r0, [pc, #520]	; (801442c <tcp_slowtmr+0x274>)
 8014224:	f006 fca0 	bl	801ab68 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8014228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801422a:	7f9a      	ldrb	r2, [r3, #30]
 801422c:	4b7b      	ldr	r3, [pc, #492]	; (801441c <tcp_slowtmr+0x264>)
 801422e:	781b      	ldrb	r3, [r3, #0]
 8014230:	429a      	cmp	r2, r3
 8014232:	d105      	bne.n	8014240 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8014234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014236:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8014238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801423a:	68db      	ldr	r3, [r3, #12]
 801423c:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 801423e:	e270      	b.n	8014722 <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 8014240:	4b76      	ldr	r3, [pc, #472]	; (801441c <tcp_slowtmr+0x264>)
 8014242:	781a      	ldrb	r2, [r3, #0]
 8014244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014246:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8014248:	2300      	movs	r3, #0
 801424a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 801424e:	2300      	movs	r3, #0
 8014250:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8014254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014256:	7d1b      	ldrb	r3, [r3, #20]
 8014258:	2b02      	cmp	r3, #2
 801425a:	d10a      	bne.n	8014272 <tcp_slowtmr+0xba>
 801425c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801425e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8014262:	2b05      	cmp	r3, #5
 8014264:	d905      	bls.n	8014272 <tcp_slowtmr+0xba>
      ++pcb_remove;
 8014266:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801426a:	3301      	adds	r3, #1
 801426c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014270:	e11e      	b.n	80144b0 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8014272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014274:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8014278:	2b0b      	cmp	r3, #11
 801427a:	d905      	bls.n	8014288 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 801427c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014280:	3301      	adds	r3, #1
 8014282:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014286:	e113      	b.n	80144b0 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8014288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801428a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801428e:	2b00      	cmp	r3, #0
 8014290:	d075      	beq.n	801437e <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8014292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014296:	2b00      	cmp	r3, #0
 8014298:	d006      	beq.n	80142a8 <tcp_slowtmr+0xf0>
 801429a:	4b62      	ldr	r3, [pc, #392]	; (8014424 <tcp_slowtmr+0x26c>)
 801429c:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80142a0:	4965      	ldr	r1, [pc, #404]	; (8014438 <tcp_slowtmr+0x280>)
 80142a2:	4862      	ldr	r0, [pc, #392]	; (801442c <tcp_slowtmr+0x274>)
 80142a4:	f006 fc60 	bl	801ab68 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80142a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80142ac:	2b00      	cmp	r3, #0
 80142ae:	d106      	bne.n	80142be <tcp_slowtmr+0x106>
 80142b0:	4b5c      	ldr	r3, [pc, #368]	; (8014424 <tcp_slowtmr+0x26c>)
 80142b2:	f240 42d5 	movw	r2, #1237	; 0x4d5
 80142b6:	4961      	ldr	r1, [pc, #388]	; (801443c <tcp_slowtmr+0x284>)
 80142b8:	485c      	ldr	r0, [pc, #368]	; (801442c <tcp_slowtmr+0x274>)
 80142ba:	f006 fc55 	bl	801ab68 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80142be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142c0:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80142c4:	2b0b      	cmp	r3, #11
 80142c6:	d905      	bls.n	80142d4 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 80142c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80142cc:	3301      	adds	r3, #1
 80142ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80142d2:	e0ed      	b.n	80144b0 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80142d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142d6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80142da:	3b01      	subs	r3, #1
 80142dc:	4a58      	ldr	r2, [pc, #352]	; (8014440 <tcp_slowtmr+0x288>)
 80142de:	5cd3      	ldrb	r3, [r2, r3]
 80142e0:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80142e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142e4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80142e8:	7c7a      	ldrb	r2, [r7, #17]
 80142ea:	429a      	cmp	r2, r3
 80142ec:	d907      	bls.n	80142fe <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 80142ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142f0:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80142f4:	3301      	adds	r3, #1
 80142f6:	b2da      	uxtb	r2, r3
 80142f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142fa:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 80142fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014300:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8014304:	7c7a      	ldrb	r2, [r7, #17]
 8014306:	429a      	cmp	r2, r3
 8014308:	f200 80d2 	bhi.w	80144b0 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 801430c:	2301      	movs	r3, #1
 801430e:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8014310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014312:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014316:	2b00      	cmp	r3, #0
 8014318:	d108      	bne.n	801432c <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 801431a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801431c:	f004 fc32 	bl	8018b84 <tcp_zero_window_probe>
 8014320:	4603      	mov	r3, r0
 8014322:	2b00      	cmp	r3, #0
 8014324:	d014      	beq.n	8014350 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8014326:	2300      	movs	r3, #0
 8014328:	623b      	str	r3, [r7, #32]
 801432a:	e011      	b.n	8014350 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 801432c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801432e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014332:	4619      	mov	r1, r3
 8014334:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014336:	f003 fae5 	bl	8017904 <tcp_split_unsent_seg>
 801433a:	4603      	mov	r3, r0
 801433c:	2b00      	cmp	r3, #0
 801433e:	d107      	bne.n	8014350 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8014340:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014342:	f003 fd65 	bl	8017e10 <tcp_output>
 8014346:	4603      	mov	r3, r0
 8014348:	2b00      	cmp	r3, #0
 801434a:	d101      	bne.n	8014350 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 801434c:	2300      	movs	r3, #0
 801434e:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8014350:	6a3b      	ldr	r3, [r7, #32]
 8014352:	2b00      	cmp	r3, #0
 8014354:	f000 80ac 	beq.w	80144b0 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8014358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801435a:	2200      	movs	r2, #0
 801435c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8014360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014362:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8014366:	2b06      	cmp	r3, #6
 8014368:	f200 80a2 	bhi.w	80144b0 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 801436c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801436e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8014372:	3301      	adds	r3, #1
 8014374:	b2da      	uxtb	r2, r3
 8014376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014378:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 801437c:	e098      	b.n	80144b0 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801437e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014380:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8014384:	2b00      	cmp	r3, #0
 8014386:	db0f      	blt.n	80143a8 <tcp_slowtmr+0x1f0>
 8014388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801438a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801438e:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8014392:	4293      	cmp	r3, r2
 8014394:	d008      	beq.n	80143a8 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8014396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014398:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801439c:	b29b      	uxth	r3, r3
 801439e:	3301      	adds	r3, #1
 80143a0:	b29b      	uxth	r3, r3
 80143a2:	b21a      	sxth	r2, r3
 80143a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143a6:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 80143a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143aa:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 80143ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143b0:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80143b4:	429a      	cmp	r2, r3
 80143b6:	db7b      	blt.n	80144b0 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80143b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80143ba:	f004 f821 	bl	8018400 <tcp_rexmit_rto_prepare>
 80143be:	4603      	mov	r3, r0
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d007      	beq.n	80143d4 <tcp_slowtmr+0x21c>
 80143c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80143c8:	2b00      	cmp	r3, #0
 80143ca:	d171      	bne.n	80144b0 <tcp_slowtmr+0x2f8>
 80143cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	d06d      	beq.n	80144b0 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 80143d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143d6:	7d1b      	ldrb	r3, [r3, #20]
 80143d8:	2b02      	cmp	r3, #2
 80143da:	d03a      	beq.n	8014452 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80143dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80143e2:	2b0c      	cmp	r3, #12
 80143e4:	bf28      	it	cs
 80143e6:	230c      	movcs	r3, #12
 80143e8:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80143ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143ec:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80143f0:	10db      	asrs	r3, r3, #3
 80143f2:	b21b      	sxth	r3, r3
 80143f4:	461a      	mov	r2, r3
 80143f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143f8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80143fc:	4413      	add	r3, r2
 80143fe:	7efa      	ldrb	r2, [r7, #27]
 8014400:	4910      	ldr	r1, [pc, #64]	; (8014444 <tcp_slowtmr+0x28c>)
 8014402:	5c8a      	ldrb	r2, [r1, r2]
 8014404:	4093      	lsls	r3, r2
 8014406:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8014408:	697b      	ldr	r3, [r7, #20]
 801440a:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 801440e:	4293      	cmp	r3, r2
 8014410:	dc1a      	bgt.n	8014448 <tcp_slowtmr+0x290>
 8014412:	697b      	ldr	r3, [r7, #20]
 8014414:	b21a      	sxth	r2, r3
 8014416:	e019      	b.n	801444c <tcp_slowtmr+0x294>
 8014418:	24008a4c 	.word	0x24008a4c
 801441c:	24004922 	.word	0x24004922
 8014420:	24008a48 	.word	0x24008a48
 8014424:	0801e3ac 	.word	0x0801e3ac
 8014428:	0801e70c 	.word	0x0801e70c
 801442c:	0801e40c 	.word	0x0801e40c
 8014430:	0801e738 	.word	0x0801e738
 8014434:	0801e764 	.word	0x0801e764
 8014438:	0801e794 	.word	0x0801e794
 801443c:	0801e7c8 	.word	0x0801e7c8
 8014440:	0801ff4c 	.word	0x0801ff4c
 8014444:	0801ff3c 	.word	0x0801ff3c
 8014448:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801444c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801444e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8014452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014454:	2200      	movs	r2, #0
 8014456:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8014458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801445a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801445e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014460:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014464:	4293      	cmp	r3, r2
 8014466:	bf28      	it	cs
 8014468:	4613      	movcs	r3, r2
 801446a:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 801446c:	8a7b      	ldrh	r3, [r7, #18]
 801446e:	085b      	lsrs	r3, r3, #1
 8014470:	b29a      	uxth	r2, r3
 8014472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014474:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8014478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801447a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801447e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014480:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014482:	005b      	lsls	r3, r3, #1
 8014484:	b29b      	uxth	r3, r3
 8014486:	429a      	cmp	r2, r3
 8014488:	d206      	bcs.n	8014498 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801448a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801448c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801448e:	005b      	lsls	r3, r3, #1
 8014490:	b29a      	uxth	r2, r3
 8014492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014494:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8014498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801449a:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 801449c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801449e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 80144a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144a4:	2200      	movs	r2, #0
 80144a6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 80144aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80144ac:	f004 f818 	bl	80184e0 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 80144b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144b2:	7d1b      	ldrb	r3, [r3, #20]
 80144b4:	2b06      	cmp	r3, #6
 80144b6:	d111      	bne.n	80144dc <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 80144b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144ba:	8b5b      	ldrh	r3, [r3, #26]
 80144bc:	f003 0310 	and.w	r3, r3, #16
 80144c0:	2b00      	cmp	r3, #0
 80144c2:	d00b      	beq.n	80144dc <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80144c4:	4b9c      	ldr	r3, [pc, #624]	; (8014738 <tcp_slowtmr+0x580>)
 80144c6:	681a      	ldr	r2, [r3, #0]
 80144c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144ca:	6a1b      	ldr	r3, [r3, #32]
 80144cc:	1ad3      	subs	r3, r2, r3
 80144ce:	2b28      	cmp	r3, #40	; 0x28
 80144d0:	d904      	bls.n	80144dc <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 80144d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80144d6:	3301      	adds	r3, #1
 80144d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80144dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144de:	7a5b      	ldrb	r3, [r3, #9]
 80144e0:	f003 0308 	and.w	r3, r3, #8
 80144e4:	2b00      	cmp	r3, #0
 80144e6:	d04a      	beq.n	801457e <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 80144e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144ea:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80144ec:	2b04      	cmp	r3, #4
 80144ee:	d003      	beq.n	80144f8 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 80144f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144f2:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80144f4:	2b07      	cmp	r3, #7
 80144f6:	d142      	bne.n	801457e <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80144f8:	4b8f      	ldr	r3, [pc, #572]	; (8014738 <tcp_slowtmr+0x580>)
 80144fa:	681a      	ldr	r2, [r3, #0]
 80144fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144fe:	6a1b      	ldr	r3, [r3, #32]
 8014500:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8014502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014504:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8014508:	4b8c      	ldr	r3, [pc, #560]	; (801473c <tcp_slowtmr+0x584>)
 801450a:	440b      	add	r3, r1
 801450c:	498c      	ldr	r1, [pc, #560]	; (8014740 <tcp_slowtmr+0x588>)
 801450e:	fba1 1303 	umull	r1, r3, r1, r3
 8014512:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014514:	429a      	cmp	r2, r3
 8014516:	d90a      	bls.n	801452e <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8014518:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801451c:	3301      	adds	r3, #1
 801451e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8014522:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014526:	3301      	adds	r3, #1
 8014528:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801452c:	e027      	b.n	801457e <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801452e:	4b82      	ldr	r3, [pc, #520]	; (8014738 <tcp_slowtmr+0x580>)
 8014530:	681a      	ldr	r2, [r3, #0]
 8014532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014534:	6a1b      	ldr	r3, [r3, #32]
 8014536:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8014538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801453a:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 801453e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014540:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8014544:	4618      	mov	r0, r3
 8014546:	4b7f      	ldr	r3, [pc, #508]	; (8014744 <tcp_slowtmr+0x58c>)
 8014548:	fb03 f300 	mul.w	r3, r3, r0
 801454c:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 801454e:	497c      	ldr	r1, [pc, #496]	; (8014740 <tcp_slowtmr+0x588>)
 8014550:	fba1 1303 	umull	r1, r3, r1, r3
 8014554:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014556:	429a      	cmp	r2, r3
 8014558:	d911      	bls.n	801457e <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 801455a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801455c:	f004 fad2 	bl	8018b04 <tcp_keepalive>
 8014560:	4603      	mov	r3, r0
 8014562:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8014566:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 801456a:	2b00      	cmp	r3, #0
 801456c:	d107      	bne.n	801457e <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 801456e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014570:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8014574:	3301      	adds	r3, #1
 8014576:	b2da      	uxtb	r2, r3
 8014578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801457a:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 801457e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014580:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014582:	2b00      	cmp	r3, #0
 8014584:	d011      	beq.n	80145aa <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8014586:	4b6c      	ldr	r3, [pc, #432]	; (8014738 <tcp_slowtmr+0x580>)
 8014588:	681a      	ldr	r2, [r3, #0]
 801458a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801458c:	6a1b      	ldr	r3, [r3, #32]
 801458e:	1ad2      	subs	r2, r2, r3
 8014590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014592:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8014596:	4619      	mov	r1, r3
 8014598:	460b      	mov	r3, r1
 801459a:	005b      	lsls	r3, r3, #1
 801459c:	440b      	add	r3, r1
 801459e:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 80145a0:	429a      	cmp	r2, r3
 80145a2:	d302      	bcc.n	80145aa <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 80145a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80145a6:	f000 fdd9 	bl	801515c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 80145aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145ac:	7d1b      	ldrb	r3, [r3, #20]
 80145ae:	2b03      	cmp	r3, #3
 80145b0:	d10b      	bne.n	80145ca <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80145b2:	4b61      	ldr	r3, [pc, #388]	; (8014738 <tcp_slowtmr+0x580>)
 80145b4:	681a      	ldr	r2, [r3, #0]
 80145b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145b8:	6a1b      	ldr	r3, [r3, #32]
 80145ba:	1ad3      	subs	r3, r2, r3
 80145bc:	2b28      	cmp	r3, #40	; 0x28
 80145be:	d904      	bls.n	80145ca <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 80145c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80145c4:	3301      	adds	r3, #1
 80145c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 80145ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145cc:	7d1b      	ldrb	r3, [r3, #20]
 80145ce:	2b09      	cmp	r3, #9
 80145d0:	d10b      	bne.n	80145ea <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80145d2:	4b59      	ldr	r3, [pc, #356]	; (8014738 <tcp_slowtmr+0x580>)
 80145d4:	681a      	ldr	r2, [r3, #0]
 80145d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145d8:	6a1b      	ldr	r3, [r3, #32]
 80145da:	1ad3      	subs	r3, r2, r3
 80145dc:	2bf0      	cmp	r3, #240	; 0xf0
 80145de:	d904      	bls.n	80145ea <tcp_slowtmr+0x432>
        ++pcb_remove;
 80145e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80145e4:	3301      	adds	r3, #1
 80145e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80145ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	d060      	beq.n	80146b4 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 80145f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80145f8:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 80145fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80145fc:	f000 fbfa 	bl	8014df4 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8014600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014602:	2b00      	cmp	r3, #0
 8014604:	d010      	beq.n	8014628 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8014606:	4b50      	ldr	r3, [pc, #320]	; (8014748 <tcp_slowtmr+0x590>)
 8014608:	681b      	ldr	r3, [r3, #0]
 801460a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801460c:	429a      	cmp	r2, r3
 801460e:	d106      	bne.n	801461e <tcp_slowtmr+0x466>
 8014610:	4b4e      	ldr	r3, [pc, #312]	; (801474c <tcp_slowtmr+0x594>)
 8014612:	f240 526d 	movw	r2, #1389	; 0x56d
 8014616:	494e      	ldr	r1, [pc, #312]	; (8014750 <tcp_slowtmr+0x598>)
 8014618:	484e      	ldr	r0, [pc, #312]	; (8014754 <tcp_slowtmr+0x59c>)
 801461a:	f006 faa5 	bl	801ab68 <iprintf>
        prev->next = pcb->next;
 801461e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014620:	68da      	ldr	r2, [r3, #12]
 8014622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014624:	60da      	str	r2, [r3, #12]
 8014626:	e00f      	b.n	8014648 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8014628:	4b47      	ldr	r3, [pc, #284]	; (8014748 <tcp_slowtmr+0x590>)
 801462a:	681b      	ldr	r3, [r3, #0]
 801462c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801462e:	429a      	cmp	r2, r3
 8014630:	d006      	beq.n	8014640 <tcp_slowtmr+0x488>
 8014632:	4b46      	ldr	r3, [pc, #280]	; (801474c <tcp_slowtmr+0x594>)
 8014634:	f240 5271 	movw	r2, #1393	; 0x571
 8014638:	4947      	ldr	r1, [pc, #284]	; (8014758 <tcp_slowtmr+0x5a0>)
 801463a:	4846      	ldr	r0, [pc, #280]	; (8014754 <tcp_slowtmr+0x59c>)
 801463c:	f006 fa94 	bl	801ab68 <iprintf>
        tcp_active_pcbs = pcb->next;
 8014640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014642:	68db      	ldr	r3, [r3, #12]
 8014644:	4a40      	ldr	r2, [pc, #256]	; (8014748 <tcp_slowtmr+0x590>)
 8014646:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8014648:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801464c:	2b00      	cmp	r3, #0
 801464e:	d013      	beq.n	8014678 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8014650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014652:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8014654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014656:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8014658:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 801465a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801465c:	3304      	adds	r3, #4
 801465e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014660:	8ad2      	ldrh	r2, [r2, #22]
 8014662:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014664:	8b09      	ldrh	r1, [r1, #24]
 8014666:	9102      	str	r1, [sp, #8]
 8014668:	9201      	str	r2, [sp, #4]
 801466a:	9300      	str	r3, [sp, #0]
 801466c:	462b      	mov	r3, r5
 801466e:	4622      	mov	r2, r4
 8014670:	4601      	mov	r1, r0
 8014672:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014674:	f004 f992 	bl	801899c <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8014678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801467a:	691b      	ldr	r3, [r3, #16]
 801467c:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 801467e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014680:	7d1b      	ldrb	r3, [r3, #20]
 8014682:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8014684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014686:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8014688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801468a:	68db      	ldr	r3, [r3, #12]
 801468c:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 801468e:	6838      	ldr	r0, [r7, #0]
 8014690:	f7ff f9fc 	bl	8013a8c <tcp_free>

      tcp_active_pcbs_changed = 0;
 8014694:	4b31      	ldr	r3, [pc, #196]	; (801475c <tcp_slowtmr+0x5a4>)
 8014696:	2200      	movs	r2, #0
 8014698:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 801469a:	68fb      	ldr	r3, [r7, #12]
 801469c:	2b00      	cmp	r3, #0
 801469e:	d004      	beq.n	80146aa <tcp_slowtmr+0x4f2>
 80146a0:	68fb      	ldr	r3, [r7, #12]
 80146a2:	f06f 010c 	mvn.w	r1, #12
 80146a6:	68b8      	ldr	r0, [r7, #8]
 80146a8:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80146aa:	4b2c      	ldr	r3, [pc, #176]	; (801475c <tcp_slowtmr+0x5a4>)
 80146ac:	781b      	ldrb	r3, [r3, #0]
 80146ae:	2b00      	cmp	r3, #0
 80146b0:	d037      	beq.n	8014722 <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 80146b2:	e592      	b.n	80141da <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 80146b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146b6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80146b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146ba:	68db      	ldr	r3, [r3, #12]
 80146bc:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 80146be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146c0:	7f1b      	ldrb	r3, [r3, #28]
 80146c2:	3301      	adds	r3, #1
 80146c4:	b2da      	uxtb	r2, r3
 80146c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146c8:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80146ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146cc:	7f1a      	ldrb	r2, [r3, #28]
 80146ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146d0:	7f5b      	ldrb	r3, [r3, #29]
 80146d2:	429a      	cmp	r2, r3
 80146d4:	d325      	bcc.n	8014722 <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 80146d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146d8:	2200      	movs	r2, #0
 80146da:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 80146dc:	4b1f      	ldr	r3, [pc, #124]	; (801475c <tcp_slowtmr+0x5a4>)
 80146de:	2200      	movs	r2, #0
 80146e0:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80146e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	d00b      	beq.n	8014704 <tcp_slowtmr+0x54c>
 80146ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80146f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80146f4:	6912      	ldr	r2, [r2, #16]
 80146f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80146f8:	4610      	mov	r0, r2
 80146fa:	4798      	blx	r3
 80146fc:	4603      	mov	r3, r0
 80146fe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8014702:	e002      	b.n	801470a <tcp_slowtmr+0x552>
 8014704:	2300      	movs	r3, #0
 8014706:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 801470a:	4b14      	ldr	r3, [pc, #80]	; (801475c <tcp_slowtmr+0x5a4>)
 801470c:	781b      	ldrb	r3, [r3, #0]
 801470e:	2b00      	cmp	r3, #0
 8014710:	d000      	beq.n	8014714 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 8014712:	e562      	b.n	80141da <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8014714:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8014718:	2b00      	cmp	r3, #0
 801471a:	d102      	bne.n	8014722 <tcp_slowtmr+0x56a>
          tcp_output(prev);
 801471c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801471e:	f003 fb77 	bl	8017e10 <tcp_output>
  while (pcb != NULL) {
 8014722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014724:	2b00      	cmp	r3, #0
 8014726:	f47f ad5e 	bne.w	80141e6 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 801472a:	2300      	movs	r3, #0
 801472c:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 801472e:	4b0c      	ldr	r3, [pc, #48]	; (8014760 <tcp_slowtmr+0x5a8>)
 8014730:	681b      	ldr	r3, [r3, #0]
 8014732:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8014734:	e069      	b.n	801480a <tcp_slowtmr+0x652>
 8014736:	bf00      	nop
 8014738:	24008a4c 	.word	0x24008a4c
 801473c:	000a4cb8 	.word	0x000a4cb8
 8014740:	10624dd3 	.word	0x10624dd3
 8014744:	000124f8 	.word	0x000124f8
 8014748:	24008a48 	.word	0x24008a48
 801474c:	0801e3ac 	.word	0x0801e3ac
 8014750:	0801e800 	.word	0x0801e800
 8014754:	0801e40c 	.word	0x0801e40c
 8014758:	0801e82c 	.word	0x0801e82c
 801475c:	24008a44 	.word	0x24008a44
 8014760:	24008a58 	.word	0x24008a58
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8014764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014766:	7d1b      	ldrb	r3, [r3, #20]
 8014768:	2b0a      	cmp	r3, #10
 801476a:	d006      	beq.n	801477a <tcp_slowtmr+0x5c2>
 801476c:	4b2a      	ldr	r3, [pc, #168]	; (8014818 <tcp_slowtmr+0x660>)
 801476e:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8014772:	492a      	ldr	r1, [pc, #168]	; (801481c <tcp_slowtmr+0x664>)
 8014774:	482a      	ldr	r0, [pc, #168]	; (8014820 <tcp_slowtmr+0x668>)
 8014776:	f006 f9f7 	bl	801ab68 <iprintf>
    pcb_remove = 0;
 801477a:	2300      	movs	r3, #0
 801477c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014780:	4b28      	ldr	r3, [pc, #160]	; (8014824 <tcp_slowtmr+0x66c>)
 8014782:	681a      	ldr	r2, [r3, #0]
 8014784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014786:	6a1b      	ldr	r3, [r3, #32]
 8014788:	1ad3      	subs	r3, r2, r3
 801478a:	2bf0      	cmp	r3, #240	; 0xf0
 801478c:	d904      	bls.n	8014798 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 801478e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014792:	3301      	adds	r3, #1
 8014794:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8014798:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801479c:	2b00      	cmp	r3, #0
 801479e:	d02f      	beq.n	8014800 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 80147a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80147a2:	f000 fb27 	bl	8014df4 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 80147a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80147a8:	2b00      	cmp	r3, #0
 80147aa:	d010      	beq.n	80147ce <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80147ac:	4b1e      	ldr	r3, [pc, #120]	; (8014828 <tcp_slowtmr+0x670>)
 80147ae:	681b      	ldr	r3, [r3, #0]
 80147b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80147b2:	429a      	cmp	r2, r3
 80147b4:	d106      	bne.n	80147c4 <tcp_slowtmr+0x60c>
 80147b6:	4b18      	ldr	r3, [pc, #96]	; (8014818 <tcp_slowtmr+0x660>)
 80147b8:	f240 52af 	movw	r2, #1455	; 0x5af
 80147bc:	491b      	ldr	r1, [pc, #108]	; (801482c <tcp_slowtmr+0x674>)
 80147be:	4818      	ldr	r0, [pc, #96]	; (8014820 <tcp_slowtmr+0x668>)
 80147c0:	f006 f9d2 	bl	801ab68 <iprintf>
        prev->next = pcb->next;
 80147c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147c6:	68da      	ldr	r2, [r3, #12]
 80147c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80147ca:	60da      	str	r2, [r3, #12]
 80147cc:	e00f      	b.n	80147ee <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80147ce:	4b16      	ldr	r3, [pc, #88]	; (8014828 <tcp_slowtmr+0x670>)
 80147d0:	681b      	ldr	r3, [r3, #0]
 80147d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80147d4:	429a      	cmp	r2, r3
 80147d6:	d006      	beq.n	80147e6 <tcp_slowtmr+0x62e>
 80147d8:	4b0f      	ldr	r3, [pc, #60]	; (8014818 <tcp_slowtmr+0x660>)
 80147da:	f240 52b3 	movw	r2, #1459	; 0x5b3
 80147de:	4914      	ldr	r1, [pc, #80]	; (8014830 <tcp_slowtmr+0x678>)
 80147e0:	480f      	ldr	r0, [pc, #60]	; (8014820 <tcp_slowtmr+0x668>)
 80147e2:	f006 f9c1 	bl	801ab68 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80147e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147e8:	68db      	ldr	r3, [r3, #12]
 80147ea:	4a0f      	ldr	r2, [pc, #60]	; (8014828 <tcp_slowtmr+0x670>)
 80147ec:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80147ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147f0:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80147f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147f4:	68db      	ldr	r3, [r3, #12]
 80147f6:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80147f8:	69f8      	ldr	r0, [r7, #28]
 80147fa:	f7ff f947 	bl	8013a8c <tcp_free>
 80147fe:	e004      	b.n	801480a <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8014800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014802:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8014804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014806:	68db      	ldr	r3, [r3, #12]
 8014808:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 801480a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801480c:	2b00      	cmp	r3, #0
 801480e:	d1a9      	bne.n	8014764 <tcp_slowtmr+0x5ac>
    }
  }
}
 8014810:	bf00      	nop
 8014812:	3730      	adds	r7, #48	; 0x30
 8014814:	46bd      	mov	sp, r7
 8014816:	bdb0      	pop	{r4, r5, r7, pc}
 8014818:	0801e3ac 	.word	0x0801e3ac
 801481c:	0801e858 	.word	0x0801e858
 8014820:	0801e40c 	.word	0x0801e40c
 8014824:	24008a4c 	.word	0x24008a4c
 8014828:	24008a58 	.word	0x24008a58
 801482c:	0801e888 	.word	0x0801e888
 8014830:	0801e8b0 	.word	0x0801e8b0

08014834 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8014834:	b580      	push	{r7, lr}
 8014836:	b082      	sub	sp, #8
 8014838:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 801483a:	4b2d      	ldr	r3, [pc, #180]	; (80148f0 <tcp_fasttmr+0xbc>)
 801483c:	781b      	ldrb	r3, [r3, #0]
 801483e:	3301      	adds	r3, #1
 8014840:	b2da      	uxtb	r2, r3
 8014842:	4b2b      	ldr	r3, [pc, #172]	; (80148f0 <tcp_fasttmr+0xbc>)
 8014844:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8014846:	4b2b      	ldr	r3, [pc, #172]	; (80148f4 <tcp_fasttmr+0xc0>)
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 801484c:	e048      	b.n	80148e0 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 801484e:	687b      	ldr	r3, [r7, #4]
 8014850:	7f9a      	ldrb	r2, [r3, #30]
 8014852:	4b27      	ldr	r3, [pc, #156]	; (80148f0 <tcp_fasttmr+0xbc>)
 8014854:	781b      	ldrb	r3, [r3, #0]
 8014856:	429a      	cmp	r2, r3
 8014858:	d03f      	beq.n	80148da <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 801485a:	4b25      	ldr	r3, [pc, #148]	; (80148f0 <tcp_fasttmr+0xbc>)
 801485c:	781a      	ldrb	r2, [r3, #0]
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	8b5b      	ldrh	r3, [r3, #26]
 8014866:	f003 0301 	and.w	r3, r3, #1
 801486a:	2b00      	cmp	r3, #0
 801486c:	d010      	beq.n	8014890 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801486e:	687b      	ldr	r3, [r7, #4]
 8014870:	8b5b      	ldrh	r3, [r3, #26]
 8014872:	f043 0302 	orr.w	r3, r3, #2
 8014876:	b29a      	uxth	r2, r3
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 801487c:	6878      	ldr	r0, [r7, #4]
 801487e:	f003 fac7 	bl	8017e10 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	8b5b      	ldrh	r3, [r3, #26]
 8014886:	f023 0303 	bic.w	r3, r3, #3
 801488a:	b29a      	uxth	r2, r3
 801488c:	687b      	ldr	r3, [r7, #4]
 801488e:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	8b5b      	ldrh	r3, [r3, #26]
 8014894:	f003 0308 	and.w	r3, r3, #8
 8014898:	2b00      	cmp	r3, #0
 801489a:	d009      	beq.n	80148b0 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	8b5b      	ldrh	r3, [r3, #26]
 80148a0:	f023 0308 	bic.w	r3, r3, #8
 80148a4:	b29a      	uxth	r2, r3
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80148aa:	6878      	ldr	r0, [r7, #4]
 80148ac:	f7ff fa7e 	bl	8013dac <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80148b0:	687b      	ldr	r3, [r7, #4]
 80148b2:	68db      	ldr	r3, [r3, #12]
 80148b4:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	d00a      	beq.n	80148d4 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80148be:	4b0e      	ldr	r3, [pc, #56]	; (80148f8 <tcp_fasttmr+0xc4>)
 80148c0:	2200      	movs	r2, #0
 80148c2:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80148c4:	6878      	ldr	r0, [r7, #4]
 80148c6:	f000 f819 	bl	80148fc <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80148ca:	4b0b      	ldr	r3, [pc, #44]	; (80148f8 <tcp_fasttmr+0xc4>)
 80148cc:	781b      	ldrb	r3, [r3, #0]
 80148ce:	2b00      	cmp	r3, #0
 80148d0:	d000      	beq.n	80148d4 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80148d2:	e7b8      	b.n	8014846 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80148d4:	683b      	ldr	r3, [r7, #0]
 80148d6:	607b      	str	r3, [r7, #4]
 80148d8:	e002      	b.n	80148e0 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80148da:	687b      	ldr	r3, [r7, #4]
 80148dc:	68db      	ldr	r3, [r3, #12]
 80148de:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80148e0:	687b      	ldr	r3, [r7, #4]
 80148e2:	2b00      	cmp	r3, #0
 80148e4:	d1b3      	bne.n	801484e <tcp_fasttmr+0x1a>
    }
  }
}
 80148e6:	bf00      	nop
 80148e8:	3708      	adds	r7, #8
 80148ea:	46bd      	mov	sp, r7
 80148ec:	bd80      	pop	{r7, pc}
 80148ee:	bf00      	nop
 80148f0:	24004922 	.word	0x24004922
 80148f4:	24008a48 	.word	0x24008a48
 80148f8:	24008a44 	.word	0x24008a44

080148fc <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80148fc:	b590      	push	{r4, r7, lr}
 80148fe:	b085      	sub	sp, #20
 8014900:	af00      	add	r7, sp, #0
 8014902:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8014904:	687b      	ldr	r3, [r7, #4]
 8014906:	2b00      	cmp	r3, #0
 8014908:	d109      	bne.n	801491e <tcp_process_refused_data+0x22>
 801490a:	4b37      	ldr	r3, [pc, #220]	; (80149e8 <tcp_process_refused_data+0xec>)
 801490c:	f240 6209 	movw	r2, #1545	; 0x609
 8014910:	4936      	ldr	r1, [pc, #216]	; (80149ec <tcp_process_refused_data+0xf0>)
 8014912:	4837      	ldr	r0, [pc, #220]	; (80149f0 <tcp_process_refused_data+0xf4>)
 8014914:	f006 f928 	bl	801ab68 <iprintf>
 8014918:	f06f 030f 	mvn.w	r3, #15
 801491c:	e060      	b.n	80149e0 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 801491e:	687b      	ldr	r3, [r7, #4]
 8014920:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014922:	7b5b      	ldrb	r3, [r3, #13]
 8014924:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8014926:	687b      	ldr	r3, [r7, #4]
 8014928:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801492a:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	2200      	movs	r2, #0
 8014930:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014938:	2b00      	cmp	r3, #0
 801493a:	d00b      	beq.n	8014954 <tcp_process_refused_data+0x58>
 801493c:	687b      	ldr	r3, [r7, #4]
 801493e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8014942:	687b      	ldr	r3, [r7, #4]
 8014944:	6918      	ldr	r0, [r3, #16]
 8014946:	2300      	movs	r3, #0
 8014948:	68ba      	ldr	r2, [r7, #8]
 801494a:	6879      	ldr	r1, [r7, #4]
 801494c:	47a0      	blx	r4
 801494e:	4603      	mov	r3, r0
 8014950:	73fb      	strb	r3, [r7, #15]
 8014952:	e007      	b.n	8014964 <tcp_process_refused_data+0x68>
 8014954:	2300      	movs	r3, #0
 8014956:	68ba      	ldr	r2, [r7, #8]
 8014958:	6879      	ldr	r1, [r7, #4]
 801495a:	2000      	movs	r0, #0
 801495c:	f000 f8a2 	bl	8014aa4 <tcp_recv_null>
 8014960:	4603      	mov	r3, r0
 8014962:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8014964:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014968:	2b00      	cmp	r3, #0
 801496a:	d12a      	bne.n	80149c2 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 801496c:	7bbb      	ldrb	r3, [r7, #14]
 801496e:	f003 0320 	and.w	r3, r3, #32
 8014972:	2b00      	cmp	r3, #0
 8014974:	d033      	beq.n	80149de <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8014976:	687b      	ldr	r3, [r7, #4]
 8014978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801497a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801497e:	d005      	beq.n	801498c <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014984:	3301      	adds	r3, #1
 8014986:	b29a      	uxth	r2, r3
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 801498c:	687b      	ldr	r3, [r7, #4]
 801498e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014992:	2b00      	cmp	r3, #0
 8014994:	d00b      	beq.n	80149ae <tcp_process_refused_data+0xb2>
 8014996:	687b      	ldr	r3, [r7, #4]
 8014998:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	6918      	ldr	r0, [r3, #16]
 80149a0:	2300      	movs	r3, #0
 80149a2:	2200      	movs	r2, #0
 80149a4:	6879      	ldr	r1, [r7, #4]
 80149a6:	47a0      	blx	r4
 80149a8:	4603      	mov	r3, r0
 80149aa:	73fb      	strb	r3, [r7, #15]
 80149ac:	e001      	b.n	80149b2 <tcp_process_refused_data+0xb6>
 80149ae:	2300      	movs	r3, #0
 80149b0:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80149b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80149b6:	f113 0f0d 	cmn.w	r3, #13
 80149ba:	d110      	bne.n	80149de <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 80149bc:	f06f 030c 	mvn.w	r3, #12
 80149c0:	e00e      	b.n	80149e0 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 80149c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80149c6:	f113 0f0d 	cmn.w	r3, #13
 80149ca:	d102      	bne.n	80149d2 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80149cc:	f06f 030c 	mvn.w	r3, #12
 80149d0:	e006      	b.n	80149e0 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	68ba      	ldr	r2, [r7, #8]
 80149d6:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 80149d8:	f06f 0304 	mvn.w	r3, #4
 80149dc:	e000      	b.n	80149e0 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 80149de:	2300      	movs	r3, #0
}
 80149e0:	4618      	mov	r0, r3
 80149e2:	3714      	adds	r7, #20
 80149e4:	46bd      	mov	sp, r7
 80149e6:	bd90      	pop	{r4, r7, pc}
 80149e8:	0801e3ac 	.word	0x0801e3ac
 80149ec:	0801e8d8 	.word	0x0801e8d8
 80149f0:	0801e40c 	.word	0x0801e40c

080149f4 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80149f4:	b580      	push	{r7, lr}
 80149f6:	b084      	sub	sp, #16
 80149f8:	af00      	add	r7, sp, #0
 80149fa:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80149fc:	e007      	b.n	8014a0e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	681b      	ldr	r3, [r3, #0]
 8014a02:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8014a04:	6878      	ldr	r0, [r7, #4]
 8014a06:	f000 f809 	bl	8014a1c <tcp_seg_free>
    seg = next;
 8014a0a:	68fb      	ldr	r3, [r7, #12]
 8014a0c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	2b00      	cmp	r3, #0
 8014a12:	d1f4      	bne.n	80149fe <tcp_segs_free+0xa>
  }
}
 8014a14:	bf00      	nop
 8014a16:	3710      	adds	r7, #16
 8014a18:	46bd      	mov	sp, r7
 8014a1a:	bd80      	pop	{r7, pc}

08014a1c <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8014a1c:	b580      	push	{r7, lr}
 8014a1e:	b082      	sub	sp, #8
 8014a20:	af00      	add	r7, sp, #0
 8014a22:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	2b00      	cmp	r3, #0
 8014a28:	d00c      	beq.n	8014a44 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8014a2a:	687b      	ldr	r3, [r7, #4]
 8014a2c:	685b      	ldr	r3, [r3, #4]
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	d004      	beq.n	8014a3c <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8014a32:	687b      	ldr	r3, [r7, #4]
 8014a34:	685b      	ldr	r3, [r3, #4]
 8014a36:	4618      	mov	r0, r3
 8014a38:	f7fe fc56 	bl	80132e8 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8014a3c:	6879      	ldr	r1, [r7, #4]
 8014a3e:	2003      	movs	r0, #3
 8014a40:	f7fd fda6 	bl	8012590 <memp_free>
  }
}
 8014a44:	bf00      	nop
 8014a46:	3708      	adds	r7, #8
 8014a48:	46bd      	mov	sp, r7
 8014a4a:	bd80      	pop	{r7, pc}

08014a4c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8014a4c:	b580      	push	{r7, lr}
 8014a4e:	b084      	sub	sp, #16
 8014a50:	af00      	add	r7, sp, #0
 8014a52:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	2b00      	cmp	r3, #0
 8014a58:	d106      	bne.n	8014a68 <tcp_seg_copy+0x1c>
 8014a5a:	4b0f      	ldr	r3, [pc, #60]	; (8014a98 <tcp_seg_copy+0x4c>)
 8014a5c:	f240 6282 	movw	r2, #1666	; 0x682
 8014a60:	490e      	ldr	r1, [pc, #56]	; (8014a9c <tcp_seg_copy+0x50>)
 8014a62:	480f      	ldr	r0, [pc, #60]	; (8014aa0 <tcp_seg_copy+0x54>)
 8014a64:	f006 f880 	bl	801ab68 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8014a68:	2003      	movs	r0, #3
 8014a6a:	f7fd fd1b 	bl	80124a4 <memp_malloc>
 8014a6e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8014a70:	68fb      	ldr	r3, [r7, #12]
 8014a72:	2b00      	cmp	r3, #0
 8014a74:	d101      	bne.n	8014a7a <tcp_seg_copy+0x2e>
    return NULL;
 8014a76:	2300      	movs	r3, #0
 8014a78:	e00a      	b.n	8014a90 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8014a7a:	2210      	movs	r2, #16
 8014a7c:	6879      	ldr	r1, [r7, #4]
 8014a7e:	68f8      	ldr	r0, [r7, #12]
 8014a80:	f005 fc0b 	bl	801a29a <memcpy>
  pbuf_ref(cseg->p);
 8014a84:	68fb      	ldr	r3, [r7, #12]
 8014a86:	685b      	ldr	r3, [r3, #4]
 8014a88:	4618      	mov	r0, r3
 8014a8a:	f7fe fcd3 	bl	8013434 <pbuf_ref>
  return cseg;
 8014a8e:	68fb      	ldr	r3, [r7, #12]
}
 8014a90:	4618      	mov	r0, r3
 8014a92:	3710      	adds	r7, #16
 8014a94:	46bd      	mov	sp, r7
 8014a96:	bd80      	pop	{r7, pc}
 8014a98:	0801e3ac 	.word	0x0801e3ac
 8014a9c:	0801e91c 	.word	0x0801e91c
 8014aa0:	0801e40c 	.word	0x0801e40c

08014aa4 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8014aa4:	b580      	push	{r7, lr}
 8014aa6:	b084      	sub	sp, #16
 8014aa8:	af00      	add	r7, sp, #0
 8014aaa:	60f8      	str	r0, [r7, #12]
 8014aac:	60b9      	str	r1, [r7, #8]
 8014aae:	607a      	str	r2, [r7, #4]
 8014ab0:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8014ab2:	68bb      	ldr	r3, [r7, #8]
 8014ab4:	2b00      	cmp	r3, #0
 8014ab6:	d109      	bne.n	8014acc <tcp_recv_null+0x28>
 8014ab8:	4b12      	ldr	r3, [pc, #72]	; (8014b04 <tcp_recv_null+0x60>)
 8014aba:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8014abe:	4912      	ldr	r1, [pc, #72]	; (8014b08 <tcp_recv_null+0x64>)
 8014ac0:	4812      	ldr	r0, [pc, #72]	; (8014b0c <tcp_recv_null+0x68>)
 8014ac2:	f006 f851 	bl	801ab68 <iprintf>
 8014ac6:	f06f 030f 	mvn.w	r3, #15
 8014aca:	e016      	b.n	8014afa <tcp_recv_null+0x56>

  if (p != NULL) {
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	d009      	beq.n	8014ae6 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8014ad2:	687b      	ldr	r3, [r7, #4]
 8014ad4:	891b      	ldrh	r3, [r3, #8]
 8014ad6:	4619      	mov	r1, r3
 8014ad8:	68b8      	ldr	r0, [r7, #8]
 8014ada:	f7ff fb1d 	bl	8014118 <tcp_recved>
    pbuf_free(p);
 8014ade:	6878      	ldr	r0, [r7, #4]
 8014ae0:	f7fe fc02 	bl	80132e8 <pbuf_free>
 8014ae4:	e008      	b.n	8014af8 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8014ae6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014aea:	2b00      	cmp	r3, #0
 8014aec:	d104      	bne.n	8014af8 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8014aee:	68b8      	ldr	r0, [r7, #8]
 8014af0:	f7ff f9c2 	bl	8013e78 <tcp_close>
 8014af4:	4603      	mov	r3, r0
 8014af6:	e000      	b.n	8014afa <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8014af8:	2300      	movs	r3, #0
}
 8014afa:	4618      	mov	r0, r3
 8014afc:	3710      	adds	r7, #16
 8014afe:	46bd      	mov	sp, r7
 8014b00:	bd80      	pop	{r7, pc}
 8014b02:	bf00      	nop
 8014b04:	0801e3ac 	.word	0x0801e3ac
 8014b08:	0801e938 	.word	0x0801e938
 8014b0c:	0801e40c 	.word	0x0801e40c

08014b10 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8014b10:	b580      	push	{r7, lr}
 8014b12:	b086      	sub	sp, #24
 8014b14:	af00      	add	r7, sp, #0
 8014b16:	4603      	mov	r3, r0
 8014b18:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8014b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	db01      	blt.n	8014b26 <tcp_kill_prio+0x16>
 8014b22:	79fb      	ldrb	r3, [r7, #7]
 8014b24:	e000      	b.n	8014b28 <tcp_kill_prio+0x18>
 8014b26:	237f      	movs	r3, #127	; 0x7f
 8014b28:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8014b2a:	7afb      	ldrb	r3, [r7, #11]
 8014b2c:	2b00      	cmp	r3, #0
 8014b2e:	d034      	beq.n	8014b9a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8014b30:	7afb      	ldrb	r3, [r7, #11]
 8014b32:	3b01      	subs	r3, #1
 8014b34:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8014b36:	2300      	movs	r3, #0
 8014b38:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8014b3a:	2300      	movs	r3, #0
 8014b3c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014b3e:	4b19      	ldr	r3, [pc, #100]	; (8014ba4 <tcp_kill_prio+0x94>)
 8014b40:	681b      	ldr	r3, [r3, #0]
 8014b42:	617b      	str	r3, [r7, #20]
 8014b44:	e01f      	b.n	8014b86 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8014b46:	697b      	ldr	r3, [r7, #20]
 8014b48:	7d5b      	ldrb	r3, [r3, #21]
 8014b4a:	7afa      	ldrb	r2, [r7, #11]
 8014b4c:	429a      	cmp	r2, r3
 8014b4e:	d80c      	bhi.n	8014b6a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8014b50:	697b      	ldr	r3, [r7, #20]
 8014b52:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8014b54:	7afa      	ldrb	r2, [r7, #11]
 8014b56:	429a      	cmp	r2, r3
 8014b58:	d112      	bne.n	8014b80 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8014b5a:	4b13      	ldr	r3, [pc, #76]	; (8014ba8 <tcp_kill_prio+0x98>)
 8014b5c:	681a      	ldr	r2, [r3, #0]
 8014b5e:	697b      	ldr	r3, [r7, #20]
 8014b60:	6a1b      	ldr	r3, [r3, #32]
 8014b62:	1ad3      	subs	r3, r2, r3
 8014b64:	68fa      	ldr	r2, [r7, #12]
 8014b66:	429a      	cmp	r2, r3
 8014b68:	d80a      	bhi.n	8014b80 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8014b6a:	4b0f      	ldr	r3, [pc, #60]	; (8014ba8 <tcp_kill_prio+0x98>)
 8014b6c:	681a      	ldr	r2, [r3, #0]
 8014b6e:	697b      	ldr	r3, [r7, #20]
 8014b70:	6a1b      	ldr	r3, [r3, #32]
 8014b72:	1ad3      	subs	r3, r2, r3
 8014b74:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8014b76:	697b      	ldr	r3, [r7, #20]
 8014b78:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8014b7a:	697b      	ldr	r3, [r7, #20]
 8014b7c:	7d5b      	ldrb	r3, [r3, #21]
 8014b7e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014b80:	697b      	ldr	r3, [r7, #20]
 8014b82:	68db      	ldr	r3, [r3, #12]
 8014b84:	617b      	str	r3, [r7, #20]
 8014b86:	697b      	ldr	r3, [r7, #20]
 8014b88:	2b00      	cmp	r3, #0
 8014b8a:	d1dc      	bne.n	8014b46 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8014b8c:	693b      	ldr	r3, [r7, #16]
 8014b8e:	2b00      	cmp	r3, #0
 8014b90:	d004      	beq.n	8014b9c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8014b92:	6938      	ldr	r0, [r7, #16]
 8014b94:	f7ff fa5a 	bl	801404c <tcp_abort>
 8014b98:	e000      	b.n	8014b9c <tcp_kill_prio+0x8c>
    return;
 8014b9a:	bf00      	nop
  }
}
 8014b9c:	3718      	adds	r7, #24
 8014b9e:	46bd      	mov	sp, r7
 8014ba0:	bd80      	pop	{r7, pc}
 8014ba2:	bf00      	nop
 8014ba4:	24008a48 	.word	0x24008a48
 8014ba8:	24008a4c 	.word	0x24008a4c

08014bac <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8014bac:	b580      	push	{r7, lr}
 8014bae:	b086      	sub	sp, #24
 8014bb0:	af00      	add	r7, sp, #0
 8014bb2:	4603      	mov	r3, r0
 8014bb4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8014bb6:	79fb      	ldrb	r3, [r7, #7]
 8014bb8:	2b08      	cmp	r3, #8
 8014bba:	d009      	beq.n	8014bd0 <tcp_kill_state+0x24>
 8014bbc:	79fb      	ldrb	r3, [r7, #7]
 8014bbe:	2b09      	cmp	r3, #9
 8014bc0:	d006      	beq.n	8014bd0 <tcp_kill_state+0x24>
 8014bc2:	4b1a      	ldr	r3, [pc, #104]	; (8014c2c <tcp_kill_state+0x80>)
 8014bc4:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8014bc8:	4919      	ldr	r1, [pc, #100]	; (8014c30 <tcp_kill_state+0x84>)
 8014bca:	481a      	ldr	r0, [pc, #104]	; (8014c34 <tcp_kill_state+0x88>)
 8014bcc:	f005 ffcc 	bl	801ab68 <iprintf>

  inactivity = 0;
 8014bd0:	2300      	movs	r3, #0
 8014bd2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8014bd4:	2300      	movs	r3, #0
 8014bd6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014bd8:	4b17      	ldr	r3, [pc, #92]	; (8014c38 <tcp_kill_state+0x8c>)
 8014bda:	681b      	ldr	r3, [r3, #0]
 8014bdc:	617b      	str	r3, [r7, #20]
 8014bde:	e017      	b.n	8014c10 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8014be0:	697b      	ldr	r3, [r7, #20]
 8014be2:	7d1b      	ldrb	r3, [r3, #20]
 8014be4:	79fa      	ldrb	r2, [r7, #7]
 8014be6:	429a      	cmp	r2, r3
 8014be8:	d10f      	bne.n	8014c0a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8014bea:	4b14      	ldr	r3, [pc, #80]	; (8014c3c <tcp_kill_state+0x90>)
 8014bec:	681a      	ldr	r2, [r3, #0]
 8014bee:	697b      	ldr	r3, [r7, #20]
 8014bf0:	6a1b      	ldr	r3, [r3, #32]
 8014bf2:	1ad3      	subs	r3, r2, r3
 8014bf4:	68fa      	ldr	r2, [r7, #12]
 8014bf6:	429a      	cmp	r2, r3
 8014bf8:	d807      	bhi.n	8014c0a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8014bfa:	4b10      	ldr	r3, [pc, #64]	; (8014c3c <tcp_kill_state+0x90>)
 8014bfc:	681a      	ldr	r2, [r3, #0]
 8014bfe:	697b      	ldr	r3, [r7, #20]
 8014c00:	6a1b      	ldr	r3, [r3, #32]
 8014c02:	1ad3      	subs	r3, r2, r3
 8014c04:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8014c06:	697b      	ldr	r3, [r7, #20]
 8014c08:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014c0a:	697b      	ldr	r3, [r7, #20]
 8014c0c:	68db      	ldr	r3, [r3, #12]
 8014c0e:	617b      	str	r3, [r7, #20]
 8014c10:	697b      	ldr	r3, [r7, #20]
 8014c12:	2b00      	cmp	r3, #0
 8014c14:	d1e4      	bne.n	8014be0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8014c16:	693b      	ldr	r3, [r7, #16]
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d003      	beq.n	8014c24 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8014c1c:	2100      	movs	r1, #0
 8014c1e:	6938      	ldr	r0, [r7, #16]
 8014c20:	f7ff f956 	bl	8013ed0 <tcp_abandon>
  }
}
 8014c24:	bf00      	nop
 8014c26:	3718      	adds	r7, #24
 8014c28:	46bd      	mov	sp, r7
 8014c2a:	bd80      	pop	{r7, pc}
 8014c2c:	0801e3ac 	.word	0x0801e3ac
 8014c30:	0801e954 	.word	0x0801e954
 8014c34:	0801e40c 	.word	0x0801e40c
 8014c38:	24008a48 	.word	0x24008a48
 8014c3c:	24008a4c 	.word	0x24008a4c

08014c40 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8014c40:	b580      	push	{r7, lr}
 8014c42:	b084      	sub	sp, #16
 8014c44:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8014c46:	2300      	movs	r3, #0
 8014c48:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8014c4a:	2300      	movs	r3, #0
 8014c4c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8014c4e:	4b12      	ldr	r3, [pc, #72]	; (8014c98 <tcp_kill_timewait+0x58>)
 8014c50:	681b      	ldr	r3, [r3, #0]
 8014c52:	60fb      	str	r3, [r7, #12]
 8014c54:	e012      	b.n	8014c7c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8014c56:	4b11      	ldr	r3, [pc, #68]	; (8014c9c <tcp_kill_timewait+0x5c>)
 8014c58:	681a      	ldr	r2, [r3, #0]
 8014c5a:	68fb      	ldr	r3, [r7, #12]
 8014c5c:	6a1b      	ldr	r3, [r3, #32]
 8014c5e:	1ad3      	subs	r3, r2, r3
 8014c60:	687a      	ldr	r2, [r7, #4]
 8014c62:	429a      	cmp	r2, r3
 8014c64:	d807      	bhi.n	8014c76 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8014c66:	4b0d      	ldr	r3, [pc, #52]	; (8014c9c <tcp_kill_timewait+0x5c>)
 8014c68:	681a      	ldr	r2, [r3, #0]
 8014c6a:	68fb      	ldr	r3, [r7, #12]
 8014c6c:	6a1b      	ldr	r3, [r3, #32]
 8014c6e:	1ad3      	subs	r3, r2, r3
 8014c70:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8014c72:	68fb      	ldr	r3, [r7, #12]
 8014c74:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8014c76:	68fb      	ldr	r3, [r7, #12]
 8014c78:	68db      	ldr	r3, [r3, #12]
 8014c7a:	60fb      	str	r3, [r7, #12]
 8014c7c:	68fb      	ldr	r3, [r7, #12]
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	d1e9      	bne.n	8014c56 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8014c82:	68bb      	ldr	r3, [r7, #8]
 8014c84:	2b00      	cmp	r3, #0
 8014c86:	d002      	beq.n	8014c8e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8014c88:	68b8      	ldr	r0, [r7, #8]
 8014c8a:	f7ff f9df 	bl	801404c <tcp_abort>
  }
}
 8014c8e:	bf00      	nop
 8014c90:	3710      	adds	r7, #16
 8014c92:	46bd      	mov	sp, r7
 8014c94:	bd80      	pop	{r7, pc}
 8014c96:	bf00      	nop
 8014c98:	24008a58 	.word	0x24008a58
 8014c9c:	24008a4c 	.word	0x24008a4c

08014ca0 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8014ca0:	b580      	push	{r7, lr}
 8014ca2:	b082      	sub	sp, #8
 8014ca4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8014ca6:	4b10      	ldr	r3, [pc, #64]	; (8014ce8 <tcp_handle_closepend+0x48>)
 8014ca8:	681b      	ldr	r3, [r3, #0]
 8014caa:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8014cac:	e014      	b.n	8014cd8 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8014cae:	687b      	ldr	r3, [r7, #4]
 8014cb0:	68db      	ldr	r3, [r3, #12]
 8014cb2:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	8b5b      	ldrh	r3, [r3, #26]
 8014cb8:	f003 0308 	and.w	r3, r3, #8
 8014cbc:	2b00      	cmp	r3, #0
 8014cbe:	d009      	beq.n	8014cd4 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	8b5b      	ldrh	r3, [r3, #26]
 8014cc4:	f023 0308 	bic.w	r3, r3, #8
 8014cc8:	b29a      	uxth	r2, r3
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8014cce:	6878      	ldr	r0, [r7, #4]
 8014cd0:	f7ff f86c 	bl	8013dac <tcp_close_shutdown_fin>
    }
    pcb = next;
 8014cd4:	683b      	ldr	r3, [r7, #0]
 8014cd6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	2b00      	cmp	r3, #0
 8014cdc:	d1e7      	bne.n	8014cae <tcp_handle_closepend+0xe>
  }
}
 8014cde:	bf00      	nop
 8014ce0:	3708      	adds	r7, #8
 8014ce2:	46bd      	mov	sp, r7
 8014ce4:	bd80      	pop	{r7, pc}
 8014ce6:	bf00      	nop
 8014ce8:	24008a48 	.word	0x24008a48

08014cec <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8014cec:	b580      	push	{r7, lr}
 8014cee:	b084      	sub	sp, #16
 8014cf0:	af00      	add	r7, sp, #0
 8014cf2:	4603      	mov	r3, r0
 8014cf4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014cf6:	2001      	movs	r0, #1
 8014cf8:	f7fd fbd4 	bl	80124a4 <memp_malloc>
 8014cfc:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8014cfe:	68fb      	ldr	r3, [r7, #12]
 8014d00:	2b00      	cmp	r3, #0
 8014d02:	d126      	bne.n	8014d52 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8014d04:	f7ff ffcc 	bl	8014ca0 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8014d08:	f7ff ff9a 	bl	8014c40 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014d0c:	2001      	movs	r0, #1
 8014d0e:	f7fd fbc9 	bl	80124a4 <memp_malloc>
 8014d12:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	2b00      	cmp	r3, #0
 8014d18:	d11b      	bne.n	8014d52 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8014d1a:	2009      	movs	r0, #9
 8014d1c:	f7ff ff46 	bl	8014bac <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014d20:	2001      	movs	r0, #1
 8014d22:	f7fd fbbf 	bl	80124a4 <memp_malloc>
 8014d26:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8014d28:	68fb      	ldr	r3, [r7, #12]
 8014d2a:	2b00      	cmp	r3, #0
 8014d2c:	d111      	bne.n	8014d52 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8014d2e:	2008      	movs	r0, #8
 8014d30:	f7ff ff3c 	bl	8014bac <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014d34:	2001      	movs	r0, #1
 8014d36:	f7fd fbb5 	bl	80124a4 <memp_malloc>
 8014d3a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8014d3c:	68fb      	ldr	r3, [r7, #12]
 8014d3e:	2b00      	cmp	r3, #0
 8014d40:	d107      	bne.n	8014d52 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8014d42:	79fb      	ldrb	r3, [r7, #7]
 8014d44:	4618      	mov	r0, r3
 8014d46:	f7ff fee3 	bl	8014b10 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014d4a:	2001      	movs	r0, #1
 8014d4c:	f7fd fbaa 	bl	80124a4 <memp_malloc>
 8014d50:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8014d52:	68fb      	ldr	r3, [r7, #12]
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d03f      	beq.n	8014dd8 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8014d58:	229c      	movs	r2, #156	; 0x9c
 8014d5a:	2100      	movs	r1, #0
 8014d5c:	68f8      	ldr	r0, [r7, #12]
 8014d5e:	f005 fac0 	bl	801a2e2 <memset>
    pcb->prio = prio;
 8014d62:	68fb      	ldr	r3, [r7, #12]
 8014d64:	79fa      	ldrb	r2, [r7, #7]
 8014d66:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8014d68:	68fb      	ldr	r3, [r7, #12]
 8014d6a:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8014d6e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8014d72:	68fb      	ldr	r3, [r7, #12]
 8014d74:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8014d78:	855a      	strh	r2, [r3, #42]	; 0x2a
 8014d7a:	68fb      	ldr	r3, [r7, #12]
 8014d7c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8014d7e:	68fb      	ldr	r3, [r7, #12]
 8014d80:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8014d82:	68fb      	ldr	r3, [r7, #12]
 8014d84:	22ff      	movs	r2, #255	; 0xff
 8014d86:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8014d88:	68fb      	ldr	r3, [r7, #12]
 8014d8a:	f44f 7206 	mov.w	r2, #536	; 0x218
 8014d8e:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8014d90:	68fb      	ldr	r3, [r7, #12]
 8014d92:	2206      	movs	r2, #6
 8014d94:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8014d98:	68fb      	ldr	r3, [r7, #12]
 8014d9a:	2206      	movs	r2, #6
 8014d9c:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8014d9e:	68fb      	ldr	r3, [r7, #12]
 8014da0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014da4:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8014da6:	68fb      	ldr	r3, [r7, #12]
 8014da8:	2201      	movs	r2, #1
 8014daa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8014dae:	4b0d      	ldr	r3, [pc, #52]	; (8014de4 <tcp_alloc+0xf8>)
 8014db0:	681a      	ldr	r2, [r3, #0]
 8014db2:	68fb      	ldr	r3, [r7, #12]
 8014db4:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8014db6:	4b0c      	ldr	r3, [pc, #48]	; (8014de8 <tcp_alloc+0xfc>)
 8014db8:	781a      	ldrb	r2, [r3, #0]
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8014dbe:	68fb      	ldr	r3, [r7, #12]
 8014dc0:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8014dc4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8014dc8:	68fb      	ldr	r3, [r7, #12]
 8014dca:	4a08      	ldr	r2, [pc, #32]	; (8014dec <tcp_alloc+0x100>)
 8014dcc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8014dd0:	68fb      	ldr	r3, [r7, #12]
 8014dd2:	4a07      	ldr	r2, [pc, #28]	; (8014df0 <tcp_alloc+0x104>)
 8014dd4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8014dd8:	68fb      	ldr	r3, [r7, #12]
}
 8014dda:	4618      	mov	r0, r3
 8014ddc:	3710      	adds	r7, #16
 8014dde:	46bd      	mov	sp, r7
 8014de0:	bd80      	pop	{r7, pc}
 8014de2:	bf00      	nop
 8014de4:	24008a4c 	.word	0x24008a4c
 8014de8:	24004922 	.word	0x24004922
 8014dec:	08014aa5 	.word	0x08014aa5
 8014df0:	006ddd00 	.word	0x006ddd00

08014df4 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8014df4:	b580      	push	{r7, lr}
 8014df6:	b082      	sub	sp, #8
 8014df8:	af00      	add	r7, sp, #0
 8014dfa:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8014dfc:	687b      	ldr	r3, [r7, #4]
 8014dfe:	2b00      	cmp	r3, #0
 8014e00:	d107      	bne.n	8014e12 <tcp_pcb_purge+0x1e>
 8014e02:	4b21      	ldr	r3, [pc, #132]	; (8014e88 <tcp_pcb_purge+0x94>)
 8014e04:	f640 0251 	movw	r2, #2129	; 0x851
 8014e08:	4920      	ldr	r1, [pc, #128]	; (8014e8c <tcp_pcb_purge+0x98>)
 8014e0a:	4821      	ldr	r0, [pc, #132]	; (8014e90 <tcp_pcb_purge+0x9c>)
 8014e0c:	f005 feac 	bl	801ab68 <iprintf>
 8014e10:	e037      	b.n	8014e82 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	7d1b      	ldrb	r3, [r3, #20]
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	d033      	beq.n	8014e82 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8014e1e:	2b0a      	cmp	r3, #10
 8014e20:	d02f      	beq.n	8014e82 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8014e26:	2b01      	cmp	r3, #1
 8014e28:	d02b      	beq.n	8014e82 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8014e2a:	687b      	ldr	r3, [r7, #4]
 8014e2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014e2e:	2b00      	cmp	r3, #0
 8014e30:	d007      	beq.n	8014e42 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014e36:	4618      	mov	r0, r3
 8014e38:	f7fe fa56 	bl	80132e8 <pbuf_free>
      pcb->refused_data = NULL;
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	2200      	movs	r2, #0
 8014e40:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014e46:	2b00      	cmp	r3, #0
 8014e48:	d002      	beq.n	8014e50 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8014e4a:	6878      	ldr	r0, [r7, #4]
 8014e4c:	f000 f986 	bl	801515c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014e56:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014e5c:	4618      	mov	r0, r3
 8014e5e:	f7ff fdc9 	bl	80149f4 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014e66:	4618      	mov	r0, r3
 8014e68:	f7ff fdc4 	bl	80149f4 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8014e6c:	687b      	ldr	r3, [r7, #4]
 8014e6e:	2200      	movs	r2, #0
 8014e70:	66da      	str	r2, [r3, #108]	; 0x6c
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8014e7a:	687b      	ldr	r3, [r7, #4]
 8014e7c:	2200      	movs	r2, #0
 8014e7e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8014e82:	3708      	adds	r7, #8
 8014e84:	46bd      	mov	sp, r7
 8014e86:	bd80      	pop	{r7, pc}
 8014e88:	0801e3ac 	.word	0x0801e3ac
 8014e8c:	0801ea14 	.word	0x0801ea14
 8014e90:	0801e40c 	.word	0x0801e40c

08014e94 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8014e94:	b580      	push	{r7, lr}
 8014e96:	b084      	sub	sp, #16
 8014e98:	af00      	add	r7, sp, #0
 8014e9a:	6078      	str	r0, [r7, #4]
 8014e9c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8014e9e:	683b      	ldr	r3, [r7, #0]
 8014ea0:	2b00      	cmp	r3, #0
 8014ea2:	d106      	bne.n	8014eb2 <tcp_pcb_remove+0x1e>
 8014ea4:	4b3e      	ldr	r3, [pc, #248]	; (8014fa0 <tcp_pcb_remove+0x10c>)
 8014ea6:	f640 0283 	movw	r2, #2179	; 0x883
 8014eaa:	493e      	ldr	r1, [pc, #248]	; (8014fa4 <tcp_pcb_remove+0x110>)
 8014eac:	483e      	ldr	r0, [pc, #248]	; (8014fa8 <tcp_pcb_remove+0x114>)
 8014eae:	f005 fe5b 	bl	801ab68 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8014eb2:	687b      	ldr	r3, [r7, #4]
 8014eb4:	2b00      	cmp	r3, #0
 8014eb6:	d106      	bne.n	8014ec6 <tcp_pcb_remove+0x32>
 8014eb8:	4b39      	ldr	r3, [pc, #228]	; (8014fa0 <tcp_pcb_remove+0x10c>)
 8014eba:	f640 0284 	movw	r2, #2180	; 0x884
 8014ebe:	493b      	ldr	r1, [pc, #236]	; (8014fac <tcp_pcb_remove+0x118>)
 8014ec0:	4839      	ldr	r0, [pc, #228]	; (8014fa8 <tcp_pcb_remove+0x114>)
 8014ec2:	f005 fe51 	bl	801ab68 <iprintf>

  TCP_RMV(pcblist, pcb);
 8014ec6:	687b      	ldr	r3, [r7, #4]
 8014ec8:	681b      	ldr	r3, [r3, #0]
 8014eca:	683a      	ldr	r2, [r7, #0]
 8014ecc:	429a      	cmp	r2, r3
 8014ece:	d105      	bne.n	8014edc <tcp_pcb_remove+0x48>
 8014ed0:	687b      	ldr	r3, [r7, #4]
 8014ed2:	681b      	ldr	r3, [r3, #0]
 8014ed4:	68da      	ldr	r2, [r3, #12]
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	601a      	str	r2, [r3, #0]
 8014eda:	e013      	b.n	8014f04 <tcp_pcb_remove+0x70>
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	681b      	ldr	r3, [r3, #0]
 8014ee0:	60fb      	str	r3, [r7, #12]
 8014ee2:	e00c      	b.n	8014efe <tcp_pcb_remove+0x6a>
 8014ee4:	68fb      	ldr	r3, [r7, #12]
 8014ee6:	68db      	ldr	r3, [r3, #12]
 8014ee8:	683a      	ldr	r2, [r7, #0]
 8014eea:	429a      	cmp	r2, r3
 8014eec:	d104      	bne.n	8014ef8 <tcp_pcb_remove+0x64>
 8014eee:	683b      	ldr	r3, [r7, #0]
 8014ef0:	68da      	ldr	r2, [r3, #12]
 8014ef2:	68fb      	ldr	r3, [r7, #12]
 8014ef4:	60da      	str	r2, [r3, #12]
 8014ef6:	e005      	b.n	8014f04 <tcp_pcb_remove+0x70>
 8014ef8:	68fb      	ldr	r3, [r7, #12]
 8014efa:	68db      	ldr	r3, [r3, #12]
 8014efc:	60fb      	str	r3, [r7, #12]
 8014efe:	68fb      	ldr	r3, [r7, #12]
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	d1ef      	bne.n	8014ee4 <tcp_pcb_remove+0x50>
 8014f04:	683b      	ldr	r3, [r7, #0]
 8014f06:	2200      	movs	r2, #0
 8014f08:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8014f0a:	6838      	ldr	r0, [r7, #0]
 8014f0c:	f7ff ff72 	bl	8014df4 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8014f10:	683b      	ldr	r3, [r7, #0]
 8014f12:	7d1b      	ldrb	r3, [r3, #20]
 8014f14:	2b0a      	cmp	r3, #10
 8014f16:	d013      	beq.n	8014f40 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8014f18:	683b      	ldr	r3, [r7, #0]
 8014f1a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8014f1c:	2b01      	cmp	r3, #1
 8014f1e:	d00f      	beq.n	8014f40 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8014f20:	683b      	ldr	r3, [r7, #0]
 8014f22:	8b5b      	ldrh	r3, [r3, #26]
 8014f24:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	d009      	beq.n	8014f40 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8014f2c:	683b      	ldr	r3, [r7, #0]
 8014f2e:	8b5b      	ldrh	r3, [r3, #26]
 8014f30:	f043 0302 	orr.w	r3, r3, #2
 8014f34:	b29a      	uxth	r2, r3
 8014f36:	683b      	ldr	r3, [r7, #0]
 8014f38:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8014f3a:	6838      	ldr	r0, [r7, #0]
 8014f3c:	f002 ff68 	bl	8017e10 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8014f40:	683b      	ldr	r3, [r7, #0]
 8014f42:	7d1b      	ldrb	r3, [r3, #20]
 8014f44:	2b01      	cmp	r3, #1
 8014f46:	d020      	beq.n	8014f8a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8014f48:	683b      	ldr	r3, [r7, #0]
 8014f4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d006      	beq.n	8014f5e <tcp_pcb_remove+0xca>
 8014f50:	4b13      	ldr	r3, [pc, #76]	; (8014fa0 <tcp_pcb_remove+0x10c>)
 8014f52:	f640 0293 	movw	r2, #2195	; 0x893
 8014f56:	4916      	ldr	r1, [pc, #88]	; (8014fb0 <tcp_pcb_remove+0x11c>)
 8014f58:	4813      	ldr	r0, [pc, #76]	; (8014fa8 <tcp_pcb_remove+0x114>)
 8014f5a:	f005 fe05 	bl	801ab68 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8014f5e:	683b      	ldr	r3, [r7, #0]
 8014f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	d006      	beq.n	8014f74 <tcp_pcb_remove+0xe0>
 8014f66:	4b0e      	ldr	r3, [pc, #56]	; (8014fa0 <tcp_pcb_remove+0x10c>)
 8014f68:	f640 0294 	movw	r2, #2196	; 0x894
 8014f6c:	4911      	ldr	r1, [pc, #68]	; (8014fb4 <tcp_pcb_remove+0x120>)
 8014f6e:	480e      	ldr	r0, [pc, #56]	; (8014fa8 <tcp_pcb_remove+0x114>)
 8014f70:	f005 fdfa 	bl	801ab68 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8014f74:	683b      	ldr	r3, [r7, #0]
 8014f76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014f78:	2b00      	cmp	r3, #0
 8014f7a:	d006      	beq.n	8014f8a <tcp_pcb_remove+0xf6>
 8014f7c:	4b08      	ldr	r3, [pc, #32]	; (8014fa0 <tcp_pcb_remove+0x10c>)
 8014f7e:	f640 0296 	movw	r2, #2198	; 0x896
 8014f82:	490d      	ldr	r1, [pc, #52]	; (8014fb8 <tcp_pcb_remove+0x124>)
 8014f84:	4808      	ldr	r0, [pc, #32]	; (8014fa8 <tcp_pcb_remove+0x114>)
 8014f86:	f005 fdef 	bl	801ab68 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8014f8a:	683b      	ldr	r3, [r7, #0]
 8014f8c:	2200      	movs	r2, #0
 8014f8e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8014f90:	683b      	ldr	r3, [r7, #0]
 8014f92:	2200      	movs	r2, #0
 8014f94:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8014f96:	bf00      	nop
 8014f98:	3710      	adds	r7, #16
 8014f9a:	46bd      	mov	sp, r7
 8014f9c:	bd80      	pop	{r7, pc}
 8014f9e:	bf00      	nop
 8014fa0:	0801e3ac 	.word	0x0801e3ac
 8014fa4:	0801ea30 	.word	0x0801ea30
 8014fa8:	0801e40c 	.word	0x0801e40c
 8014fac:	0801ea4c 	.word	0x0801ea4c
 8014fb0:	0801ea6c 	.word	0x0801ea6c
 8014fb4:	0801ea84 	.word	0x0801ea84
 8014fb8:	0801eaa0 	.word	0x0801eaa0

08014fbc <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8014fbc:	b580      	push	{r7, lr}
 8014fbe:	b082      	sub	sp, #8
 8014fc0:	af00      	add	r7, sp, #0
 8014fc2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	2b00      	cmp	r3, #0
 8014fc8:	d106      	bne.n	8014fd8 <tcp_next_iss+0x1c>
 8014fca:	4b0a      	ldr	r3, [pc, #40]	; (8014ff4 <tcp_next_iss+0x38>)
 8014fcc:	f640 02af 	movw	r2, #2223	; 0x8af
 8014fd0:	4909      	ldr	r1, [pc, #36]	; (8014ff8 <tcp_next_iss+0x3c>)
 8014fd2:	480a      	ldr	r0, [pc, #40]	; (8014ffc <tcp_next_iss+0x40>)
 8014fd4:	f005 fdc8 	bl	801ab68 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8014fd8:	4b09      	ldr	r3, [pc, #36]	; (8015000 <tcp_next_iss+0x44>)
 8014fda:	681a      	ldr	r2, [r3, #0]
 8014fdc:	4b09      	ldr	r3, [pc, #36]	; (8015004 <tcp_next_iss+0x48>)
 8014fde:	681b      	ldr	r3, [r3, #0]
 8014fe0:	4413      	add	r3, r2
 8014fe2:	4a07      	ldr	r2, [pc, #28]	; (8015000 <tcp_next_iss+0x44>)
 8014fe4:	6013      	str	r3, [r2, #0]
  return iss;
 8014fe6:	4b06      	ldr	r3, [pc, #24]	; (8015000 <tcp_next_iss+0x44>)
 8014fe8:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8014fea:	4618      	mov	r0, r3
 8014fec:	3708      	adds	r7, #8
 8014fee:	46bd      	mov	sp, r7
 8014ff0:	bd80      	pop	{r7, pc}
 8014ff2:	bf00      	nop
 8014ff4:	0801e3ac 	.word	0x0801e3ac
 8014ff8:	0801eab8 	.word	0x0801eab8
 8014ffc:	0801e40c 	.word	0x0801e40c
 8015000:	24000030 	.word	0x24000030
 8015004:	24008a4c 	.word	0x24008a4c

08015008 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8015008:	b580      	push	{r7, lr}
 801500a:	b086      	sub	sp, #24
 801500c:	af00      	add	r7, sp, #0
 801500e:	4603      	mov	r3, r0
 8015010:	60b9      	str	r1, [r7, #8]
 8015012:	607a      	str	r2, [r7, #4]
 8015014:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	2b00      	cmp	r3, #0
 801501a:	d106      	bne.n	801502a <tcp_eff_send_mss_netif+0x22>
 801501c:	4b14      	ldr	r3, [pc, #80]	; (8015070 <tcp_eff_send_mss_netif+0x68>)
 801501e:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8015022:	4914      	ldr	r1, [pc, #80]	; (8015074 <tcp_eff_send_mss_netif+0x6c>)
 8015024:	4814      	ldr	r0, [pc, #80]	; (8015078 <tcp_eff_send_mss_netif+0x70>)
 8015026:	f005 fd9f 	bl	801ab68 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801502a:	68bb      	ldr	r3, [r7, #8]
 801502c:	2b00      	cmp	r3, #0
 801502e:	d101      	bne.n	8015034 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8015030:	89fb      	ldrh	r3, [r7, #14]
 8015032:	e019      	b.n	8015068 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8015034:	68bb      	ldr	r3, [r7, #8]
 8015036:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015038:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801503a:	8afb      	ldrh	r3, [r7, #22]
 801503c:	2b00      	cmp	r3, #0
 801503e:	d012      	beq.n	8015066 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8015040:	2328      	movs	r3, #40	; 0x28
 8015042:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8015044:	8afa      	ldrh	r2, [r7, #22]
 8015046:	8abb      	ldrh	r3, [r7, #20]
 8015048:	429a      	cmp	r2, r3
 801504a:	d904      	bls.n	8015056 <tcp_eff_send_mss_netif+0x4e>
 801504c:	8afa      	ldrh	r2, [r7, #22]
 801504e:	8abb      	ldrh	r3, [r7, #20]
 8015050:	1ad3      	subs	r3, r2, r3
 8015052:	b29b      	uxth	r3, r3
 8015054:	e000      	b.n	8015058 <tcp_eff_send_mss_netif+0x50>
 8015056:	2300      	movs	r3, #0
 8015058:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801505a:	8a7a      	ldrh	r2, [r7, #18]
 801505c:	89fb      	ldrh	r3, [r7, #14]
 801505e:	4293      	cmp	r3, r2
 8015060:	bf28      	it	cs
 8015062:	4613      	movcs	r3, r2
 8015064:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8015066:	89fb      	ldrh	r3, [r7, #14]
}
 8015068:	4618      	mov	r0, r3
 801506a:	3718      	adds	r7, #24
 801506c:	46bd      	mov	sp, r7
 801506e:	bd80      	pop	{r7, pc}
 8015070:	0801e3ac 	.word	0x0801e3ac
 8015074:	0801ead4 	.word	0x0801ead4
 8015078:	0801e40c 	.word	0x0801e40c

0801507c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 801507c:	b580      	push	{r7, lr}
 801507e:	b084      	sub	sp, #16
 8015080:	af00      	add	r7, sp, #0
 8015082:	6078      	str	r0, [r7, #4]
 8015084:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8015086:	683b      	ldr	r3, [r7, #0]
 8015088:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	2b00      	cmp	r3, #0
 801508e:	d119      	bne.n	80150c4 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8015090:	4b10      	ldr	r3, [pc, #64]	; (80150d4 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8015092:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8015096:	4910      	ldr	r1, [pc, #64]	; (80150d8 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8015098:	4810      	ldr	r0, [pc, #64]	; (80150dc <tcp_netif_ip_addr_changed_pcblist+0x60>)
 801509a:	f005 fd65 	bl	801ab68 <iprintf>

  while (pcb != NULL) {
 801509e:	e011      	b.n	80150c4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 80150a0:	68fb      	ldr	r3, [r7, #12]
 80150a2:	681a      	ldr	r2, [r3, #0]
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	681b      	ldr	r3, [r3, #0]
 80150a8:	429a      	cmp	r2, r3
 80150aa:	d108      	bne.n	80150be <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80150ac:	68fb      	ldr	r3, [r7, #12]
 80150ae:	68db      	ldr	r3, [r3, #12]
 80150b0:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80150b2:	68f8      	ldr	r0, [r7, #12]
 80150b4:	f7fe ffca 	bl	801404c <tcp_abort>
      pcb = next;
 80150b8:	68bb      	ldr	r3, [r7, #8]
 80150ba:	60fb      	str	r3, [r7, #12]
 80150bc:	e002      	b.n	80150c4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80150be:	68fb      	ldr	r3, [r7, #12]
 80150c0:	68db      	ldr	r3, [r3, #12]
 80150c2:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80150c4:	68fb      	ldr	r3, [r7, #12]
 80150c6:	2b00      	cmp	r3, #0
 80150c8:	d1ea      	bne.n	80150a0 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80150ca:	bf00      	nop
 80150cc:	3710      	adds	r7, #16
 80150ce:	46bd      	mov	sp, r7
 80150d0:	bd80      	pop	{r7, pc}
 80150d2:	bf00      	nop
 80150d4:	0801e3ac 	.word	0x0801e3ac
 80150d8:	0801eafc 	.word	0x0801eafc
 80150dc:	0801e40c 	.word	0x0801e40c

080150e0 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80150e0:	b580      	push	{r7, lr}
 80150e2:	b084      	sub	sp, #16
 80150e4:	af00      	add	r7, sp, #0
 80150e6:	6078      	str	r0, [r7, #4]
 80150e8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80150ea:	687b      	ldr	r3, [r7, #4]
 80150ec:	2b00      	cmp	r3, #0
 80150ee:	d02a      	beq.n	8015146 <tcp_netif_ip_addr_changed+0x66>
 80150f0:	687b      	ldr	r3, [r7, #4]
 80150f2:	681b      	ldr	r3, [r3, #0]
 80150f4:	2b00      	cmp	r3, #0
 80150f6:	d026      	beq.n	8015146 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80150f8:	4b15      	ldr	r3, [pc, #84]	; (8015150 <tcp_netif_ip_addr_changed+0x70>)
 80150fa:	681b      	ldr	r3, [r3, #0]
 80150fc:	4619      	mov	r1, r3
 80150fe:	6878      	ldr	r0, [r7, #4]
 8015100:	f7ff ffbc 	bl	801507c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8015104:	4b13      	ldr	r3, [pc, #76]	; (8015154 <tcp_netif_ip_addr_changed+0x74>)
 8015106:	681b      	ldr	r3, [r3, #0]
 8015108:	4619      	mov	r1, r3
 801510a:	6878      	ldr	r0, [r7, #4]
 801510c:	f7ff ffb6 	bl	801507c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8015110:	683b      	ldr	r3, [r7, #0]
 8015112:	2b00      	cmp	r3, #0
 8015114:	d017      	beq.n	8015146 <tcp_netif_ip_addr_changed+0x66>
 8015116:	683b      	ldr	r3, [r7, #0]
 8015118:	681b      	ldr	r3, [r3, #0]
 801511a:	2b00      	cmp	r3, #0
 801511c:	d013      	beq.n	8015146 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801511e:	4b0e      	ldr	r3, [pc, #56]	; (8015158 <tcp_netif_ip_addr_changed+0x78>)
 8015120:	681b      	ldr	r3, [r3, #0]
 8015122:	60fb      	str	r3, [r7, #12]
 8015124:	e00c      	b.n	8015140 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8015126:	68fb      	ldr	r3, [r7, #12]
 8015128:	681a      	ldr	r2, [r3, #0]
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	681b      	ldr	r3, [r3, #0]
 801512e:	429a      	cmp	r2, r3
 8015130:	d103      	bne.n	801513a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8015132:	683b      	ldr	r3, [r7, #0]
 8015134:	681a      	ldr	r2, [r3, #0]
 8015136:	68fb      	ldr	r3, [r7, #12]
 8015138:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801513a:	68fb      	ldr	r3, [r7, #12]
 801513c:	68db      	ldr	r3, [r3, #12]
 801513e:	60fb      	str	r3, [r7, #12]
 8015140:	68fb      	ldr	r3, [r7, #12]
 8015142:	2b00      	cmp	r3, #0
 8015144:	d1ef      	bne.n	8015126 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8015146:	bf00      	nop
 8015148:	3710      	adds	r7, #16
 801514a:	46bd      	mov	sp, r7
 801514c:	bd80      	pop	{r7, pc}
 801514e:	bf00      	nop
 8015150:	24008a48 	.word	0x24008a48
 8015154:	24008a54 	.word	0x24008a54
 8015158:	24008a50 	.word	0x24008a50

0801515c <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 801515c:	b580      	push	{r7, lr}
 801515e:	b082      	sub	sp, #8
 8015160:	af00      	add	r7, sp, #0
 8015162:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8015164:	687b      	ldr	r3, [r7, #4]
 8015166:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015168:	2b00      	cmp	r3, #0
 801516a:	d007      	beq.n	801517c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 801516c:	687b      	ldr	r3, [r7, #4]
 801516e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015170:	4618      	mov	r0, r3
 8015172:	f7ff fc3f 	bl	80149f4 <tcp_segs_free>
    pcb->ooseq = NULL;
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	2200      	movs	r2, #0
 801517a:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 801517c:	bf00      	nop
 801517e:	3708      	adds	r7, #8
 8015180:	46bd      	mov	sp, r7
 8015182:	bd80      	pop	{r7, pc}

08015184 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8015184:	b590      	push	{r4, r7, lr}
 8015186:	b08d      	sub	sp, #52	; 0x34
 8015188:	af04      	add	r7, sp, #16
 801518a:	6078      	str	r0, [r7, #4]
 801518c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801518e:	687b      	ldr	r3, [r7, #4]
 8015190:	2b00      	cmp	r3, #0
 8015192:	d105      	bne.n	80151a0 <tcp_input+0x1c>
 8015194:	4b9b      	ldr	r3, [pc, #620]	; (8015404 <tcp_input+0x280>)
 8015196:	2283      	movs	r2, #131	; 0x83
 8015198:	499b      	ldr	r1, [pc, #620]	; (8015408 <tcp_input+0x284>)
 801519a:	489c      	ldr	r0, [pc, #624]	; (801540c <tcp_input+0x288>)
 801519c:	f005 fce4 	bl	801ab68 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80151a0:	687b      	ldr	r3, [r7, #4]
 80151a2:	685b      	ldr	r3, [r3, #4]
 80151a4:	4a9a      	ldr	r2, [pc, #616]	; (8015410 <tcp_input+0x28c>)
 80151a6:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80151a8:	687b      	ldr	r3, [r7, #4]
 80151aa:	895b      	ldrh	r3, [r3, #10]
 80151ac:	2b13      	cmp	r3, #19
 80151ae:	f240 83c4 	bls.w	801593a <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80151b2:	4b98      	ldr	r3, [pc, #608]	; (8015414 <tcp_input+0x290>)
 80151b4:	695a      	ldr	r2, [r3, #20]
 80151b6:	4b97      	ldr	r3, [pc, #604]	; (8015414 <tcp_input+0x290>)
 80151b8:	681b      	ldr	r3, [r3, #0]
 80151ba:	4619      	mov	r1, r3
 80151bc:	4610      	mov	r0, r2
 80151be:	f7fb fe5d 	bl	8010e7c <ip4_addr_isbroadcast_u32>
 80151c2:	4603      	mov	r3, r0
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	f040 83ba 	bne.w	801593e <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80151ca:	4b92      	ldr	r3, [pc, #584]	; (8015414 <tcp_input+0x290>)
 80151cc:	695b      	ldr	r3, [r3, #20]
 80151ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80151d2:	2be0      	cmp	r3, #224	; 0xe0
 80151d4:	f000 83b3 	beq.w	801593e <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80151d8:	4b8d      	ldr	r3, [pc, #564]	; (8015410 <tcp_input+0x28c>)
 80151da:	681b      	ldr	r3, [r3, #0]
 80151dc:	899b      	ldrh	r3, [r3, #12]
 80151de:	b29b      	uxth	r3, r3
 80151e0:	4618      	mov	r0, r3
 80151e2:	f7f8 fa19 	bl	800d618 <lwip_htons>
 80151e6:	4603      	mov	r3, r0
 80151e8:	0b1b      	lsrs	r3, r3, #12
 80151ea:	b29b      	uxth	r3, r3
 80151ec:	b2db      	uxtb	r3, r3
 80151ee:	009b      	lsls	r3, r3, #2
 80151f0:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80151f2:	7cbb      	ldrb	r3, [r7, #18]
 80151f4:	2b13      	cmp	r3, #19
 80151f6:	f240 83a2 	bls.w	801593e <tcp_input+0x7ba>
 80151fa:	7cbb      	ldrb	r3, [r7, #18]
 80151fc:	b29a      	uxth	r2, r3
 80151fe:	687b      	ldr	r3, [r7, #4]
 8015200:	891b      	ldrh	r3, [r3, #8]
 8015202:	429a      	cmp	r2, r3
 8015204:	f200 839b 	bhi.w	801593e <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8015208:	7cbb      	ldrb	r3, [r7, #18]
 801520a:	b29b      	uxth	r3, r3
 801520c:	3b14      	subs	r3, #20
 801520e:	b29a      	uxth	r2, r3
 8015210:	4b81      	ldr	r3, [pc, #516]	; (8015418 <tcp_input+0x294>)
 8015212:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8015214:	4b81      	ldr	r3, [pc, #516]	; (801541c <tcp_input+0x298>)
 8015216:	2200      	movs	r2, #0
 8015218:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	895a      	ldrh	r2, [r3, #10]
 801521e:	7cbb      	ldrb	r3, [r7, #18]
 8015220:	b29b      	uxth	r3, r3
 8015222:	429a      	cmp	r2, r3
 8015224:	d309      	bcc.n	801523a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8015226:	4b7c      	ldr	r3, [pc, #496]	; (8015418 <tcp_input+0x294>)
 8015228:	881a      	ldrh	r2, [r3, #0]
 801522a:	4b7d      	ldr	r3, [pc, #500]	; (8015420 <tcp_input+0x29c>)
 801522c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801522e:	7cbb      	ldrb	r3, [r7, #18]
 8015230:	4619      	mov	r1, r3
 8015232:	6878      	ldr	r0, [r7, #4]
 8015234:	f7fd ffd2 	bl	80131dc <pbuf_remove_header>
 8015238:	e04e      	b.n	80152d8 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801523a:	687b      	ldr	r3, [r7, #4]
 801523c:	681b      	ldr	r3, [r3, #0]
 801523e:	2b00      	cmp	r3, #0
 8015240:	d105      	bne.n	801524e <tcp_input+0xca>
 8015242:	4b70      	ldr	r3, [pc, #448]	; (8015404 <tcp_input+0x280>)
 8015244:	22c2      	movs	r2, #194	; 0xc2
 8015246:	4977      	ldr	r1, [pc, #476]	; (8015424 <tcp_input+0x2a0>)
 8015248:	4870      	ldr	r0, [pc, #448]	; (801540c <tcp_input+0x288>)
 801524a:	f005 fc8d 	bl	801ab68 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 801524e:	2114      	movs	r1, #20
 8015250:	6878      	ldr	r0, [r7, #4]
 8015252:	f7fd ffc3 	bl	80131dc <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	895a      	ldrh	r2, [r3, #10]
 801525a:	4b71      	ldr	r3, [pc, #452]	; (8015420 <tcp_input+0x29c>)
 801525c:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801525e:	4b6e      	ldr	r3, [pc, #440]	; (8015418 <tcp_input+0x294>)
 8015260:	881a      	ldrh	r2, [r3, #0]
 8015262:	4b6f      	ldr	r3, [pc, #444]	; (8015420 <tcp_input+0x29c>)
 8015264:	881b      	ldrh	r3, [r3, #0]
 8015266:	1ad3      	subs	r3, r2, r3
 8015268:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801526a:	4b6d      	ldr	r3, [pc, #436]	; (8015420 <tcp_input+0x29c>)
 801526c:	881b      	ldrh	r3, [r3, #0]
 801526e:	4619      	mov	r1, r3
 8015270:	6878      	ldr	r0, [r7, #4]
 8015272:	f7fd ffb3 	bl	80131dc <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	681b      	ldr	r3, [r3, #0]
 801527a:	895b      	ldrh	r3, [r3, #10]
 801527c:	8a3a      	ldrh	r2, [r7, #16]
 801527e:	429a      	cmp	r2, r3
 8015280:	f200 835f 	bhi.w	8015942 <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8015284:	687b      	ldr	r3, [r7, #4]
 8015286:	681b      	ldr	r3, [r3, #0]
 8015288:	685b      	ldr	r3, [r3, #4]
 801528a:	4a64      	ldr	r2, [pc, #400]	; (801541c <tcp_input+0x298>)
 801528c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	681b      	ldr	r3, [r3, #0]
 8015292:	8a3a      	ldrh	r2, [r7, #16]
 8015294:	4611      	mov	r1, r2
 8015296:	4618      	mov	r0, r3
 8015298:	f7fd ffa0 	bl	80131dc <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801529c:	687b      	ldr	r3, [r7, #4]
 801529e:	891a      	ldrh	r2, [r3, #8]
 80152a0:	8a3b      	ldrh	r3, [r7, #16]
 80152a2:	1ad3      	subs	r3, r2, r3
 80152a4:	b29a      	uxth	r2, r3
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80152aa:	687b      	ldr	r3, [r7, #4]
 80152ac:	895b      	ldrh	r3, [r3, #10]
 80152ae:	2b00      	cmp	r3, #0
 80152b0:	d005      	beq.n	80152be <tcp_input+0x13a>
 80152b2:	4b54      	ldr	r3, [pc, #336]	; (8015404 <tcp_input+0x280>)
 80152b4:	22df      	movs	r2, #223	; 0xdf
 80152b6:	495c      	ldr	r1, [pc, #368]	; (8015428 <tcp_input+0x2a4>)
 80152b8:	4854      	ldr	r0, [pc, #336]	; (801540c <tcp_input+0x288>)
 80152ba:	f005 fc55 	bl	801ab68 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80152be:	687b      	ldr	r3, [r7, #4]
 80152c0:	891a      	ldrh	r2, [r3, #8]
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	681b      	ldr	r3, [r3, #0]
 80152c6:	891b      	ldrh	r3, [r3, #8]
 80152c8:	429a      	cmp	r2, r3
 80152ca:	d005      	beq.n	80152d8 <tcp_input+0x154>
 80152cc:	4b4d      	ldr	r3, [pc, #308]	; (8015404 <tcp_input+0x280>)
 80152ce:	22e0      	movs	r2, #224	; 0xe0
 80152d0:	4956      	ldr	r1, [pc, #344]	; (801542c <tcp_input+0x2a8>)
 80152d2:	484e      	ldr	r0, [pc, #312]	; (801540c <tcp_input+0x288>)
 80152d4:	f005 fc48 	bl	801ab68 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80152d8:	4b4d      	ldr	r3, [pc, #308]	; (8015410 <tcp_input+0x28c>)
 80152da:	681b      	ldr	r3, [r3, #0]
 80152dc:	881b      	ldrh	r3, [r3, #0]
 80152de:	b29a      	uxth	r2, r3
 80152e0:	4b4b      	ldr	r3, [pc, #300]	; (8015410 <tcp_input+0x28c>)
 80152e2:	681c      	ldr	r4, [r3, #0]
 80152e4:	4610      	mov	r0, r2
 80152e6:	f7f8 f997 	bl	800d618 <lwip_htons>
 80152ea:	4603      	mov	r3, r0
 80152ec:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80152ee:	4b48      	ldr	r3, [pc, #288]	; (8015410 <tcp_input+0x28c>)
 80152f0:	681b      	ldr	r3, [r3, #0]
 80152f2:	885b      	ldrh	r3, [r3, #2]
 80152f4:	b29a      	uxth	r2, r3
 80152f6:	4b46      	ldr	r3, [pc, #280]	; (8015410 <tcp_input+0x28c>)
 80152f8:	681c      	ldr	r4, [r3, #0]
 80152fa:	4610      	mov	r0, r2
 80152fc:	f7f8 f98c 	bl	800d618 <lwip_htons>
 8015300:	4603      	mov	r3, r0
 8015302:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8015304:	4b42      	ldr	r3, [pc, #264]	; (8015410 <tcp_input+0x28c>)
 8015306:	681b      	ldr	r3, [r3, #0]
 8015308:	685a      	ldr	r2, [r3, #4]
 801530a:	4b41      	ldr	r3, [pc, #260]	; (8015410 <tcp_input+0x28c>)
 801530c:	681c      	ldr	r4, [r3, #0]
 801530e:	4610      	mov	r0, r2
 8015310:	f7f8 f997 	bl	800d642 <lwip_htonl>
 8015314:	4603      	mov	r3, r0
 8015316:	6063      	str	r3, [r4, #4]
 8015318:	6863      	ldr	r3, [r4, #4]
 801531a:	4a45      	ldr	r2, [pc, #276]	; (8015430 <tcp_input+0x2ac>)
 801531c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801531e:	4b3c      	ldr	r3, [pc, #240]	; (8015410 <tcp_input+0x28c>)
 8015320:	681b      	ldr	r3, [r3, #0]
 8015322:	689a      	ldr	r2, [r3, #8]
 8015324:	4b3a      	ldr	r3, [pc, #232]	; (8015410 <tcp_input+0x28c>)
 8015326:	681c      	ldr	r4, [r3, #0]
 8015328:	4610      	mov	r0, r2
 801532a:	f7f8 f98a 	bl	800d642 <lwip_htonl>
 801532e:	4603      	mov	r3, r0
 8015330:	60a3      	str	r3, [r4, #8]
 8015332:	68a3      	ldr	r3, [r4, #8]
 8015334:	4a3f      	ldr	r2, [pc, #252]	; (8015434 <tcp_input+0x2b0>)
 8015336:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8015338:	4b35      	ldr	r3, [pc, #212]	; (8015410 <tcp_input+0x28c>)
 801533a:	681b      	ldr	r3, [r3, #0]
 801533c:	89db      	ldrh	r3, [r3, #14]
 801533e:	b29a      	uxth	r2, r3
 8015340:	4b33      	ldr	r3, [pc, #204]	; (8015410 <tcp_input+0x28c>)
 8015342:	681c      	ldr	r4, [r3, #0]
 8015344:	4610      	mov	r0, r2
 8015346:	f7f8 f967 	bl	800d618 <lwip_htons>
 801534a:	4603      	mov	r3, r0
 801534c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801534e:	4b30      	ldr	r3, [pc, #192]	; (8015410 <tcp_input+0x28c>)
 8015350:	681b      	ldr	r3, [r3, #0]
 8015352:	899b      	ldrh	r3, [r3, #12]
 8015354:	b29b      	uxth	r3, r3
 8015356:	4618      	mov	r0, r3
 8015358:	f7f8 f95e 	bl	800d618 <lwip_htons>
 801535c:	4603      	mov	r3, r0
 801535e:	b2db      	uxtb	r3, r3
 8015360:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8015364:	b2da      	uxtb	r2, r3
 8015366:	4b34      	ldr	r3, [pc, #208]	; (8015438 <tcp_input+0x2b4>)
 8015368:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	891a      	ldrh	r2, [r3, #8]
 801536e:	4b33      	ldr	r3, [pc, #204]	; (801543c <tcp_input+0x2b8>)
 8015370:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8015372:	4b31      	ldr	r3, [pc, #196]	; (8015438 <tcp_input+0x2b4>)
 8015374:	781b      	ldrb	r3, [r3, #0]
 8015376:	f003 0303 	and.w	r3, r3, #3
 801537a:	2b00      	cmp	r3, #0
 801537c:	d00c      	beq.n	8015398 <tcp_input+0x214>
    tcplen++;
 801537e:	4b2f      	ldr	r3, [pc, #188]	; (801543c <tcp_input+0x2b8>)
 8015380:	881b      	ldrh	r3, [r3, #0]
 8015382:	3301      	adds	r3, #1
 8015384:	b29a      	uxth	r2, r3
 8015386:	4b2d      	ldr	r3, [pc, #180]	; (801543c <tcp_input+0x2b8>)
 8015388:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	891a      	ldrh	r2, [r3, #8]
 801538e:	4b2b      	ldr	r3, [pc, #172]	; (801543c <tcp_input+0x2b8>)
 8015390:	881b      	ldrh	r3, [r3, #0]
 8015392:	429a      	cmp	r2, r3
 8015394:	f200 82d7 	bhi.w	8015946 <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8015398:	2300      	movs	r3, #0
 801539a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801539c:	4b28      	ldr	r3, [pc, #160]	; (8015440 <tcp_input+0x2bc>)
 801539e:	681b      	ldr	r3, [r3, #0]
 80153a0:	61fb      	str	r3, [r7, #28]
 80153a2:	e09d      	b.n	80154e0 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80153a4:	69fb      	ldr	r3, [r7, #28]
 80153a6:	7d1b      	ldrb	r3, [r3, #20]
 80153a8:	2b00      	cmp	r3, #0
 80153aa:	d105      	bne.n	80153b8 <tcp_input+0x234>
 80153ac:	4b15      	ldr	r3, [pc, #84]	; (8015404 <tcp_input+0x280>)
 80153ae:	22fb      	movs	r2, #251	; 0xfb
 80153b0:	4924      	ldr	r1, [pc, #144]	; (8015444 <tcp_input+0x2c0>)
 80153b2:	4816      	ldr	r0, [pc, #88]	; (801540c <tcp_input+0x288>)
 80153b4:	f005 fbd8 	bl	801ab68 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80153b8:	69fb      	ldr	r3, [r7, #28]
 80153ba:	7d1b      	ldrb	r3, [r3, #20]
 80153bc:	2b0a      	cmp	r3, #10
 80153be:	d105      	bne.n	80153cc <tcp_input+0x248>
 80153c0:	4b10      	ldr	r3, [pc, #64]	; (8015404 <tcp_input+0x280>)
 80153c2:	22fc      	movs	r2, #252	; 0xfc
 80153c4:	4920      	ldr	r1, [pc, #128]	; (8015448 <tcp_input+0x2c4>)
 80153c6:	4811      	ldr	r0, [pc, #68]	; (801540c <tcp_input+0x288>)
 80153c8:	f005 fbce 	bl	801ab68 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80153cc:	69fb      	ldr	r3, [r7, #28]
 80153ce:	7d1b      	ldrb	r3, [r3, #20]
 80153d0:	2b01      	cmp	r3, #1
 80153d2:	d105      	bne.n	80153e0 <tcp_input+0x25c>
 80153d4:	4b0b      	ldr	r3, [pc, #44]	; (8015404 <tcp_input+0x280>)
 80153d6:	22fd      	movs	r2, #253	; 0xfd
 80153d8:	491c      	ldr	r1, [pc, #112]	; (801544c <tcp_input+0x2c8>)
 80153da:	480c      	ldr	r0, [pc, #48]	; (801540c <tcp_input+0x288>)
 80153dc:	f005 fbc4 	bl	801ab68 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80153e0:	69fb      	ldr	r3, [r7, #28]
 80153e2:	7a1b      	ldrb	r3, [r3, #8]
 80153e4:	2b00      	cmp	r3, #0
 80153e6:	d033      	beq.n	8015450 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80153e8:	69fb      	ldr	r3, [r7, #28]
 80153ea:	7a1a      	ldrb	r2, [r3, #8]
 80153ec:	4b09      	ldr	r3, [pc, #36]	; (8015414 <tcp_input+0x290>)
 80153ee:	685b      	ldr	r3, [r3, #4]
 80153f0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80153f4:	3301      	adds	r3, #1
 80153f6:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80153f8:	429a      	cmp	r2, r3
 80153fa:	d029      	beq.n	8015450 <tcp_input+0x2cc>
      prev = pcb;
 80153fc:	69fb      	ldr	r3, [r7, #28]
 80153fe:	61bb      	str	r3, [r7, #24]
      continue;
 8015400:	e06b      	b.n	80154da <tcp_input+0x356>
 8015402:	bf00      	nop
 8015404:	0801eb30 	.word	0x0801eb30
 8015408:	0801eb80 	.word	0x0801eb80
 801540c:	0801eb98 	.word	0x0801eb98
 8015410:	24004934 	.word	0x24004934
 8015414:	24005960 	.word	0x24005960
 8015418:	24004938 	.word	0x24004938
 801541c:	2400493c 	.word	0x2400493c
 8015420:	2400493a 	.word	0x2400493a
 8015424:	0801ebc0 	.word	0x0801ebc0
 8015428:	0801ebd0 	.word	0x0801ebd0
 801542c:	0801ebdc 	.word	0x0801ebdc
 8015430:	24004944 	.word	0x24004944
 8015434:	24004948 	.word	0x24004948
 8015438:	24004950 	.word	0x24004950
 801543c:	2400494e 	.word	0x2400494e
 8015440:	24008a48 	.word	0x24008a48
 8015444:	0801ebfc 	.word	0x0801ebfc
 8015448:	0801ec24 	.word	0x0801ec24
 801544c:	0801ec50 	.word	0x0801ec50
    }

    if (pcb->remote_port == tcphdr->src &&
 8015450:	69fb      	ldr	r3, [r7, #28]
 8015452:	8b1a      	ldrh	r2, [r3, #24]
 8015454:	4b94      	ldr	r3, [pc, #592]	; (80156a8 <tcp_input+0x524>)
 8015456:	681b      	ldr	r3, [r3, #0]
 8015458:	881b      	ldrh	r3, [r3, #0]
 801545a:	b29b      	uxth	r3, r3
 801545c:	429a      	cmp	r2, r3
 801545e:	d13a      	bne.n	80154d6 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8015460:	69fb      	ldr	r3, [r7, #28]
 8015462:	8ada      	ldrh	r2, [r3, #22]
 8015464:	4b90      	ldr	r3, [pc, #576]	; (80156a8 <tcp_input+0x524>)
 8015466:	681b      	ldr	r3, [r3, #0]
 8015468:	885b      	ldrh	r3, [r3, #2]
 801546a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 801546c:	429a      	cmp	r2, r3
 801546e:	d132      	bne.n	80154d6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015470:	69fb      	ldr	r3, [r7, #28]
 8015472:	685a      	ldr	r2, [r3, #4]
 8015474:	4b8d      	ldr	r3, [pc, #564]	; (80156ac <tcp_input+0x528>)
 8015476:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8015478:	429a      	cmp	r2, r3
 801547a:	d12c      	bne.n	80154d6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801547c:	69fb      	ldr	r3, [r7, #28]
 801547e:	681a      	ldr	r2, [r3, #0]
 8015480:	4b8a      	ldr	r3, [pc, #552]	; (80156ac <tcp_input+0x528>)
 8015482:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015484:	429a      	cmp	r2, r3
 8015486:	d126      	bne.n	80154d6 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8015488:	69fb      	ldr	r3, [r7, #28]
 801548a:	68db      	ldr	r3, [r3, #12]
 801548c:	69fa      	ldr	r2, [r7, #28]
 801548e:	429a      	cmp	r2, r3
 8015490:	d106      	bne.n	80154a0 <tcp_input+0x31c>
 8015492:	4b87      	ldr	r3, [pc, #540]	; (80156b0 <tcp_input+0x52c>)
 8015494:	f240 120d 	movw	r2, #269	; 0x10d
 8015498:	4986      	ldr	r1, [pc, #536]	; (80156b4 <tcp_input+0x530>)
 801549a:	4887      	ldr	r0, [pc, #540]	; (80156b8 <tcp_input+0x534>)
 801549c:	f005 fb64 	bl	801ab68 <iprintf>
      if (prev != NULL) {
 80154a0:	69bb      	ldr	r3, [r7, #24]
 80154a2:	2b00      	cmp	r3, #0
 80154a4:	d00a      	beq.n	80154bc <tcp_input+0x338>
        prev->next = pcb->next;
 80154a6:	69fb      	ldr	r3, [r7, #28]
 80154a8:	68da      	ldr	r2, [r3, #12]
 80154aa:	69bb      	ldr	r3, [r7, #24]
 80154ac:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80154ae:	4b83      	ldr	r3, [pc, #524]	; (80156bc <tcp_input+0x538>)
 80154b0:	681a      	ldr	r2, [r3, #0]
 80154b2:	69fb      	ldr	r3, [r7, #28]
 80154b4:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80154b6:	4a81      	ldr	r2, [pc, #516]	; (80156bc <tcp_input+0x538>)
 80154b8:	69fb      	ldr	r3, [r7, #28]
 80154ba:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80154bc:	69fb      	ldr	r3, [r7, #28]
 80154be:	68db      	ldr	r3, [r3, #12]
 80154c0:	69fa      	ldr	r2, [r7, #28]
 80154c2:	429a      	cmp	r2, r3
 80154c4:	d111      	bne.n	80154ea <tcp_input+0x366>
 80154c6:	4b7a      	ldr	r3, [pc, #488]	; (80156b0 <tcp_input+0x52c>)
 80154c8:	f240 1215 	movw	r2, #277	; 0x115
 80154cc:	497c      	ldr	r1, [pc, #496]	; (80156c0 <tcp_input+0x53c>)
 80154ce:	487a      	ldr	r0, [pc, #488]	; (80156b8 <tcp_input+0x534>)
 80154d0:	f005 fb4a 	bl	801ab68 <iprintf>
      break;
 80154d4:	e009      	b.n	80154ea <tcp_input+0x366>
    }
    prev = pcb;
 80154d6:	69fb      	ldr	r3, [r7, #28]
 80154d8:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80154da:	69fb      	ldr	r3, [r7, #28]
 80154dc:	68db      	ldr	r3, [r3, #12]
 80154de:	61fb      	str	r3, [r7, #28]
 80154e0:	69fb      	ldr	r3, [r7, #28]
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	f47f af5e 	bne.w	80153a4 <tcp_input+0x220>
 80154e8:	e000      	b.n	80154ec <tcp_input+0x368>
      break;
 80154ea:	bf00      	nop
  }

  if (pcb == NULL) {
 80154ec:	69fb      	ldr	r3, [r7, #28]
 80154ee:	2b00      	cmp	r3, #0
 80154f0:	f040 8095 	bne.w	801561e <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80154f4:	4b73      	ldr	r3, [pc, #460]	; (80156c4 <tcp_input+0x540>)
 80154f6:	681b      	ldr	r3, [r3, #0]
 80154f8:	61fb      	str	r3, [r7, #28]
 80154fa:	e03f      	b.n	801557c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80154fc:	69fb      	ldr	r3, [r7, #28]
 80154fe:	7d1b      	ldrb	r3, [r3, #20]
 8015500:	2b0a      	cmp	r3, #10
 8015502:	d006      	beq.n	8015512 <tcp_input+0x38e>
 8015504:	4b6a      	ldr	r3, [pc, #424]	; (80156b0 <tcp_input+0x52c>)
 8015506:	f240 121f 	movw	r2, #287	; 0x11f
 801550a:	496f      	ldr	r1, [pc, #444]	; (80156c8 <tcp_input+0x544>)
 801550c:	486a      	ldr	r0, [pc, #424]	; (80156b8 <tcp_input+0x534>)
 801550e:	f005 fb2b 	bl	801ab68 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015512:	69fb      	ldr	r3, [r7, #28]
 8015514:	7a1b      	ldrb	r3, [r3, #8]
 8015516:	2b00      	cmp	r3, #0
 8015518:	d009      	beq.n	801552e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801551a:	69fb      	ldr	r3, [r7, #28]
 801551c:	7a1a      	ldrb	r2, [r3, #8]
 801551e:	4b63      	ldr	r3, [pc, #396]	; (80156ac <tcp_input+0x528>)
 8015520:	685b      	ldr	r3, [r3, #4]
 8015522:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8015526:	3301      	adds	r3, #1
 8015528:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801552a:	429a      	cmp	r2, r3
 801552c:	d122      	bne.n	8015574 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801552e:	69fb      	ldr	r3, [r7, #28]
 8015530:	8b1a      	ldrh	r2, [r3, #24]
 8015532:	4b5d      	ldr	r3, [pc, #372]	; (80156a8 <tcp_input+0x524>)
 8015534:	681b      	ldr	r3, [r3, #0]
 8015536:	881b      	ldrh	r3, [r3, #0]
 8015538:	b29b      	uxth	r3, r3
 801553a:	429a      	cmp	r2, r3
 801553c:	d11b      	bne.n	8015576 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801553e:	69fb      	ldr	r3, [r7, #28]
 8015540:	8ada      	ldrh	r2, [r3, #22]
 8015542:	4b59      	ldr	r3, [pc, #356]	; (80156a8 <tcp_input+0x524>)
 8015544:	681b      	ldr	r3, [r3, #0]
 8015546:	885b      	ldrh	r3, [r3, #2]
 8015548:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801554a:	429a      	cmp	r2, r3
 801554c:	d113      	bne.n	8015576 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801554e:	69fb      	ldr	r3, [r7, #28]
 8015550:	685a      	ldr	r2, [r3, #4]
 8015552:	4b56      	ldr	r3, [pc, #344]	; (80156ac <tcp_input+0x528>)
 8015554:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8015556:	429a      	cmp	r2, r3
 8015558:	d10d      	bne.n	8015576 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801555a:	69fb      	ldr	r3, [r7, #28]
 801555c:	681a      	ldr	r2, [r3, #0]
 801555e:	4b53      	ldr	r3, [pc, #332]	; (80156ac <tcp_input+0x528>)
 8015560:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015562:	429a      	cmp	r2, r3
 8015564:	d107      	bne.n	8015576 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8015566:	69f8      	ldr	r0, [r7, #28]
 8015568:	f000 fb52 	bl	8015c10 <tcp_timewait_input>
        }
        pbuf_free(p);
 801556c:	6878      	ldr	r0, [r7, #4]
 801556e:	f7fd febb 	bl	80132e8 <pbuf_free>
        return;
 8015572:	e1ee      	b.n	8015952 <tcp_input+0x7ce>
        continue;
 8015574:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015576:	69fb      	ldr	r3, [r7, #28]
 8015578:	68db      	ldr	r3, [r3, #12]
 801557a:	61fb      	str	r3, [r7, #28]
 801557c:	69fb      	ldr	r3, [r7, #28]
 801557e:	2b00      	cmp	r3, #0
 8015580:	d1bc      	bne.n	80154fc <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8015582:	2300      	movs	r3, #0
 8015584:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015586:	4b51      	ldr	r3, [pc, #324]	; (80156cc <tcp_input+0x548>)
 8015588:	681b      	ldr	r3, [r3, #0]
 801558a:	617b      	str	r3, [r7, #20]
 801558c:	e02a      	b.n	80155e4 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801558e:	697b      	ldr	r3, [r7, #20]
 8015590:	7a1b      	ldrb	r3, [r3, #8]
 8015592:	2b00      	cmp	r3, #0
 8015594:	d00c      	beq.n	80155b0 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015596:	697b      	ldr	r3, [r7, #20]
 8015598:	7a1a      	ldrb	r2, [r3, #8]
 801559a:	4b44      	ldr	r3, [pc, #272]	; (80156ac <tcp_input+0x528>)
 801559c:	685b      	ldr	r3, [r3, #4]
 801559e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80155a2:	3301      	adds	r3, #1
 80155a4:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80155a6:	429a      	cmp	r2, r3
 80155a8:	d002      	beq.n	80155b0 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80155aa:	697b      	ldr	r3, [r7, #20]
 80155ac:	61bb      	str	r3, [r7, #24]
        continue;
 80155ae:	e016      	b.n	80155de <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80155b0:	697b      	ldr	r3, [r7, #20]
 80155b2:	8ada      	ldrh	r2, [r3, #22]
 80155b4:	4b3c      	ldr	r3, [pc, #240]	; (80156a8 <tcp_input+0x524>)
 80155b6:	681b      	ldr	r3, [r3, #0]
 80155b8:	885b      	ldrh	r3, [r3, #2]
 80155ba:	b29b      	uxth	r3, r3
 80155bc:	429a      	cmp	r2, r3
 80155be:	d10c      	bne.n	80155da <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80155c0:	697b      	ldr	r3, [r7, #20]
 80155c2:	681a      	ldr	r2, [r3, #0]
 80155c4:	4b39      	ldr	r3, [pc, #228]	; (80156ac <tcp_input+0x528>)
 80155c6:	695b      	ldr	r3, [r3, #20]
 80155c8:	429a      	cmp	r2, r3
 80155ca:	d00f      	beq.n	80155ec <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80155cc:	697b      	ldr	r3, [r7, #20]
 80155ce:	2b00      	cmp	r3, #0
 80155d0:	d00d      	beq.n	80155ee <tcp_input+0x46a>
 80155d2:	697b      	ldr	r3, [r7, #20]
 80155d4:	681b      	ldr	r3, [r3, #0]
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d009      	beq.n	80155ee <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80155da:	697b      	ldr	r3, [r7, #20]
 80155dc:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80155de:	697b      	ldr	r3, [r7, #20]
 80155e0:	68db      	ldr	r3, [r3, #12]
 80155e2:	617b      	str	r3, [r7, #20]
 80155e4:	697b      	ldr	r3, [r7, #20]
 80155e6:	2b00      	cmp	r3, #0
 80155e8:	d1d1      	bne.n	801558e <tcp_input+0x40a>
 80155ea:	e000      	b.n	80155ee <tcp_input+0x46a>
            break;
 80155ec:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80155ee:	697b      	ldr	r3, [r7, #20]
 80155f0:	2b00      	cmp	r3, #0
 80155f2:	d014      	beq.n	801561e <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80155f4:	69bb      	ldr	r3, [r7, #24]
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	d00a      	beq.n	8015610 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80155fa:	697b      	ldr	r3, [r7, #20]
 80155fc:	68da      	ldr	r2, [r3, #12]
 80155fe:	69bb      	ldr	r3, [r7, #24]
 8015600:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8015602:	4b32      	ldr	r3, [pc, #200]	; (80156cc <tcp_input+0x548>)
 8015604:	681a      	ldr	r2, [r3, #0]
 8015606:	697b      	ldr	r3, [r7, #20]
 8015608:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801560a:	4a30      	ldr	r2, [pc, #192]	; (80156cc <tcp_input+0x548>)
 801560c:	697b      	ldr	r3, [r7, #20]
 801560e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8015610:	6978      	ldr	r0, [r7, #20]
 8015612:	f000 f9ff 	bl	8015a14 <tcp_listen_input>
      }
      pbuf_free(p);
 8015616:	6878      	ldr	r0, [r7, #4]
 8015618:	f7fd fe66 	bl	80132e8 <pbuf_free>
      return;
 801561c:	e199      	b.n	8015952 <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 801561e:	69fb      	ldr	r3, [r7, #28]
 8015620:	2b00      	cmp	r3, #0
 8015622:	f000 8160 	beq.w	80158e6 <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8015626:	4b2a      	ldr	r3, [pc, #168]	; (80156d0 <tcp_input+0x54c>)
 8015628:	2200      	movs	r2, #0
 801562a:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801562c:	687b      	ldr	r3, [r7, #4]
 801562e:	891a      	ldrh	r2, [r3, #8]
 8015630:	4b27      	ldr	r3, [pc, #156]	; (80156d0 <tcp_input+0x54c>)
 8015632:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8015634:	4a26      	ldr	r2, [pc, #152]	; (80156d0 <tcp_input+0x54c>)
 8015636:	687b      	ldr	r3, [r7, #4]
 8015638:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801563a:	4b1b      	ldr	r3, [pc, #108]	; (80156a8 <tcp_input+0x524>)
 801563c:	681b      	ldr	r3, [r3, #0]
 801563e:	4a24      	ldr	r2, [pc, #144]	; (80156d0 <tcp_input+0x54c>)
 8015640:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8015642:	4b24      	ldr	r3, [pc, #144]	; (80156d4 <tcp_input+0x550>)
 8015644:	2200      	movs	r2, #0
 8015646:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8015648:	4b23      	ldr	r3, [pc, #140]	; (80156d8 <tcp_input+0x554>)
 801564a:	2200      	movs	r2, #0
 801564c:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 801564e:	4b23      	ldr	r3, [pc, #140]	; (80156dc <tcp_input+0x558>)
 8015650:	2200      	movs	r2, #0
 8015652:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8015654:	4b22      	ldr	r3, [pc, #136]	; (80156e0 <tcp_input+0x55c>)
 8015656:	781b      	ldrb	r3, [r3, #0]
 8015658:	f003 0308 	and.w	r3, r3, #8
 801565c:	2b00      	cmp	r3, #0
 801565e:	d006      	beq.n	801566e <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	7b5b      	ldrb	r3, [r3, #13]
 8015664:	f043 0301 	orr.w	r3, r3, #1
 8015668:	b2da      	uxtb	r2, r3
 801566a:	687b      	ldr	r3, [r7, #4]
 801566c:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 801566e:	69fb      	ldr	r3, [r7, #28]
 8015670:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015672:	2b00      	cmp	r3, #0
 8015674:	d038      	beq.n	80156e8 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8015676:	69f8      	ldr	r0, [r7, #28]
 8015678:	f7ff f940 	bl	80148fc <tcp_process_refused_data>
 801567c:	4603      	mov	r3, r0
 801567e:	f113 0f0d 	cmn.w	r3, #13
 8015682:	d007      	beq.n	8015694 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8015684:	69fb      	ldr	r3, [r7, #28]
 8015686:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8015688:	2b00      	cmp	r3, #0
 801568a:	d02d      	beq.n	80156e8 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801568c:	4b15      	ldr	r3, [pc, #84]	; (80156e4 <tcp_input+0x560>)
 801568e:	881b      	ldrh	r3, [r3, #0]
 8015690:	2b00      	cmp	r3, #0
 8015692:	d029      	beq.n	80156e8 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8015694:	69fb      	ldr	r3, [r7, #28]
 8015696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8015698:	2b00      	cmp	r3, #0
 801569a:	f040 8104 	bne.w	80158a6 <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 801569e:	69f8      	ldr	r0, [r7, #28]
 80156a0:	f003 f9ce 	bl	8018a40 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80156a4:	e0ff      	b.n	80158a6 <tcp_input+0x722>
 80156a6:	bf00      	nop
 80156a8:	24004934 	.word	0x24004934
 80156ac:	24005960 	.word	0x24005960
 80156b0:	0801eb30 	.word	0x0801eb30
 80156b4:	0801ec78 	.word	0x0801ec78
 80156b8:	0801eb98 	.word	0x0801eb98
 80156bc:	24008a48 	.word	0x24008a48
 80156c0:	0801eca4 	.word	0x0801eca4
 80156c4:	24008a58 	.word	0x24008a58
 80156c8:	0801ecd0 	.word	0x0801ecd0
 80156cc:	24008a50 	.word	0x24008a50
 80156d0:	24004924 	.word	0x24004924
 80156d4:	24004954 	.word	0x24004954
 80156d8:	24004951 	.word	0x24004951
 80156dc:	2400494c 	.word	0x2400494c
 80156e0:	24004950 	.word	0x24004950
 80156e4:	2400494e 	.word	0x2400494e
      }
    }
    tcp_input_pcb = pcb;
 80156e8:	4a9b      	ldr	r2, [pc, #620]	; (8015958 <tcp_input+0x7d4>)
 80156ea:	69fb      	ldr	r3, [r7, #28]
 80156ec:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80156ee:	69f8      	ldr	r0, [r7, #28]
 80156f0:	f000 fb0a 	bl	8015d08 <tcp_process>
 80156f4:	4603      	mov	r3, r0
 80156f6:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80156f8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80156fc:	f113 0f0d 	cmn.w	r3, #13
 8015700:	f000 80d3 	beq.w	80158aa <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 8015704:	4b95      	ldr	r3, [pc, #596]	; (801595c <tcp_input+0x7d8>)
 8015706:	781b      	ldrb	r3, [r3, #0]
 8015708:	f003 0308 	and.w	r3, r3, #8
 801570c:	2b00      	cmp	r3, #0
 801570e:	d015      	beq.n	801573c <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8015710:	69fb      	ldr	r3, [r7, #28]
 8015712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015716:	2b00      	cmp	r3, #0
 8015718:	d008      	beq.n	801572c <tcp_input+0x5a8>
 801571a:	69fb      	ldr	r3, [r7, #28]
 801571c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015720:	69fa      	ldr	r2, [r7, #28]
 8015722:	6912      	ldr	r2, [r2, #16]
 8015724:	f06f 010d 	mvn.w	r1, #13
 8015728:	4610      	mov	r0, r2
 801572a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801572c:	69f9      	ldr	r1, [r7, #28]
 801572e:	488c      	ldr	r0, [pc, #560]	; (8015960 <tcp_input+0x7dc>)
 8015730:	f7ff fbb0 	bl	8014e94 <tcp_pcb_remove>
        tcp_free(pcb);
 8015734:	69f8      	ldr	r0, [r7, #28]
 8015736:	f7fe f9a9 	bl	8013a8c <tcp_free>
 801573a:	e0c1      	b.n	80158c0 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 801573c:	2300      	movs	r3, #0
 801573e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8015740:	4b88      	ldr	r3, [pc, #544]	; (8015964 <tcp_input+0x7e0>)
 8015742:	881b      	ldrh	r3, [r3, #0]
 8015744:	2b00      	cmp	r3, #0
 8015746:	d01d      	beq.n	8015784 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8015748:	4b86      	ldr	r3, [pc, #536]	; (8015964 <tcp_input+0x7e0>)
 801574a:	881b      	ldrh	r3, [r3, #0]
 801574c:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801574e:	69fb      	ldr	r3, [r7, #28]
 8015750:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8015754:	2b00      	cmp	r3, #0
 8015756:	d00a      	beq.n	801576e <tcp_input+0x5ea>
 8015758:	69fb      	ldr	r3, [r7, #28]
 801575a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801575e:	69fa      	ldr	r2, [r7, #28]
 8015760:	6910      	ldr	r0, [r2, #16]
 8015762:	89fa      	ldrh	r2, [r7, #14]
 8015764:	69f9      	ldr	r1, [r7, #28]
 8015766:	4798      	blx	r3
 8015768:	4603      	mov	r3, r0
 801576a:	74fb      	strb	r3, [r7, #19]
 801576c:	e001      	b.n	8015772 <tcp_input+0x5ee>
 801576e:	2300      	movs	r3, #0
 8015770:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8015772:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015776:	f113 0f0d 	cmn.w	r3, #13
 801577a:	f000 8098 	beq.w	80158ae <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 801577e:	4b79      	ldr	r3, [pc, #484]	; (8015964 <tcp_input+0x7e0>)
 8015780:	2200      	movs	r2, #0
 8015782:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8015784:	69f8      	ldr	r0, [r7, #28]
 8015786:	f000 f905 	bl	8015994 <tcp_input_delayed_close>
 801578a:	4603      	mov	r3, r0
 801578c:	2b00      	cmp	r3, #0
 801578e:	f040 8090 	bne.w	80158b2 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8015792:	4b75      	ldr	r3, [pc, #468]	; (8015968 <tcp_input+0x7e4>)
 8015794:	681b      	ldr	r3, [r3, #0]
 8015796:	2b00      	cmp	r3, #0
 8015798:	d041      	beq.n	801581e <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801579a:	69fb      	ldr	r3, [r7, #28]
 801579c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801579e:	2b00      	cmp	r3, #0
 80157a0:	d006      	beq.n	80157b0 <tcp_input+0x62c>
 80157a2:	4b72      	ldr	r3, [pc, #456]	; (801596c <tcp_input+0x7e8>)
 80157a4:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80157a8:	4971      	ldr	r1, [pc, #452]	; (8015970 <tcp_input+0x7ec>)
 80157aa:	4872      	ldr	r0, [pc, #456]	; (8015974 <tcp_input+0x7f0>)
 80157ac:	f005 f9dc 	bl	801ab68 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 80157b0:	69fb      	ldr	r3, [r7, #28]
 80157b2:	8b5b      	ldrh	r3, [r3, #26]
 80157b4:	f003 0310 	and.w	r3, r3, #16
 80157b8:	2b00      	cmp	r3, #0
 80157ba:	d008      	beq.n	80157ce <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80157bc:	4b6a      	ldr	r3, [pc, #424]	; (8015968 <tcp_input+0x7e4>)
 80157be:	681b      	ldr	r3, [r3, #0]
 80157c0:	4618      	mov	r0, r3
 80157c2:	f7fd fd91 	bl	80132e8 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80157c6:	69f8      	ldr	r0, [r7, #28]
 80157c8:	f7fe fc40 	bl	801404c <tcp_abort>
            goto aborted;
 80157cc:	e078      	b.n	80158c0 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80157ce:	69fb      	ldr	r3, [r7, #28]
 80157d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80157d4:	2b00      	cmp	r3, #0
 80157d6:	d00c      	beq.n	80157f2 <tcp_input+0x66e>
 80157d8:	69fb      	ldr	r3, [r7, #28]
 80157da:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80157de:	69fb      	ldr	r3, [r7, #28]
 80157e0:	6918      	ldr	r0, [r3, #16]
 80157e2:	4b61      	ldr	r3, [pc, #388]	; (8015968 <tcp_input+0x7e4>)
 80157e4:	681a      	ldr	r2, [r3, #0]
 80157e6:	2300      	movs	r3, #0
 80157e8:	69f9      	ldr	r1, [r7, #28]
 80157ea:	47a0      	blx	r4
 80157ec:	4603      	mov	r3, r0
 80157ee:	74fb      	strb	r3, [r7, #19]
 80157f0:	e008      	b.n	8015804 <tcp_input+0x680>
 80157f2:	4b5d      	ldr	r3, [pc, #372]	; (8015968 <tcp_input+0x7e4>)
 80157f4:	681a      	ldr	r2, [r3, #0]
 80157f6:	2300      	movs	r3, #0
 80157f8:	69f9      	ldr	r1, [r7, #28]
 80157fa:	2000      	movs	r0, #0
 80157fc:	f7ff f952 	bl	8014aa4 <tcp_recv_null>
 8015800:	4603      	mov	r3, r0
 8015802:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8015804:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015808:	f113 0f0d 	cmn.w	r3, #13
 801580c:	d053      	beq.n	80158b6 <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801580e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015812:	2b00      	cmp	r3, #0
 8015814:	d003      	beq.n	801581e <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8015816:	4b54      	ldr	r3, [pc, #336]	; (8015968 <tcp_input+0x7e4>)
 8015818:	681a      	ldr	r2, [r3, #0]
 801581a:	69fb      	ldr	r3, [r7, #28]
 801581c:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 801581e:	4b4f      	ldr	r3, [pc, #316]	; (801595c <tcp_input+0x7d8>)
 8015820:	781b      	ldrb	r3, [r3, #0]
 8015822:	f003 0320 	and.w	r3, r3, #32
 8015826:	2b00      	cmp	r3, #0
 8015828:	d030      	beq.n	801588c <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 801582a:	69fb      	ldr	r3, [r7, #28]
 801582c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801582e:	2b00      	cmp	r3, #0
 8015830:	d009      	beq.n	8015846 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8015832:	69fb      	ldr	r3, [r7, #28]
 8015834:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015836:	7b5a      	ldrb	r2, [r3, #13]
 8015838:	69fb      	ldr	r3, [r7, #28]
 801583a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801583c:	f042 0220 	orr.w	r2, r2, #32
 8015840:	b2d2      	uxtb	r2, r2
 8015842:	735a      	strb	r2, [r3, #13]
 8015844:	e022      	b.n	801588c <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8015846:	69fb      	ldr	r3, [r7, #28]
 8015848:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801584a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801584e:	d005      	beq.n	801585c <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 8015850:	69fb      	ldr	r3, [r7, #28]
 8015852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015854:	3301      	adds	r3, #1
 8015856:	b29a      	uxth	r2, r3
 8015858:	69fb      	ldr	r3, [r7, #28]
 801585a:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 801585c:	69fb      	ldr	r3, [r7, #28]
 801585e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015862:	2b00      	cmp	r3, #0
 8015864:	d00b      	beq.n	801587e <tcp_input+0x6fa>
 8015866:	69fb      	ldr	r3, [r7, #28]
 8015868:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801586c:	69fb      	ldr	r3, [r7, #28]
 801586e:	6918      	ldr	r0, [r3, #16]
 8015870:	2300      	movs	r3, #0
 8015872:	2200      	movs	r2, #0
 8015874:	69f9      	ldr	r1, [r7, #28]
 8015876:	47a0      	blx	r4
 8015878:	4603      	mov	r3, r0
 801587a:	74fb      	strb	r3, [r7, #19]
 801587c:	e001      	b.n	8015882 <tcp_input+0x6fe>
 801587e:	2300      	movs	r3, #0
 8015880:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8015882:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015886:	f113 0f0d 	cmn.w	r3, #13
 801588a:	d016      	beq.n	80158ba <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 801588c:	4b32      	ldr	r3, [pc, #200]	; (8015958 <tcp_input+0x7d4>)
 801588e:	2200      	movs	r2, #0
 8015890:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8015892:	69f8      	ldr	r0, [r7, #28]
 8015894:	f000 f87e 	bl	8015994 <tcp_input_delayed_close>
 8015898:	4603      	mov	r3, r0
 801589a:	2b00      	cmp	r3, #0
 801589c:	d10f      	bne.n	80158be <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801589e:	69f8      	ldr	r0, [r7, #28]
 80158a0:	f002 fab6 	bl	8017e10 <tcp_output>
 80158a4:	e00c      	b.n	80158c0 <tcp_input+0x73c>
        goto aborted;
 80158a6:	bf00      	nop
 80158a8:	e00a      	b.n	80158c0 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 80158aa:	bf00      	nop
 80158ac:	e008      	b.n	80158c0 <tcp_input+0x73c>
              goto aborted;
 80158ae:	bf00      	nop
 80158b0:	e006      	b.n	80158c0 <tcp_input+0x73c>
          goto aborted;
 80158b2:	bf00      	nop
 80158b4:	e004      	b.n	80158c0 <tcp_input+0x73c>
            goto aborted;
 80158b6:	bf00      	nop
 80158b8:	e002      	b.n	80158c0 <tcp_input+0x73c>
              goto aborted;
 80158ba:	bf00      	nop
 80158bc:	e000      	b.n	80158c0 <tcp_input+0x73c>
          goto aborted;
 80158be:	bf00      	nop
    tcp_input_pcb = NULL;
 80158c0:	4b25      	ldr	r3, [pc, #148]	; (8015958 <tcp_input+0x7d4>)
 80158c2:	2200      	movs	r2, #0
 80158c4:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80158c6:	4b28      	ldr	r3, [pc, #160]	; (8015968 <tcp_input+0x7e4>)
 80158c8:	2200      	movs	r2, #0
 80158ca:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80158cc:	4b2a      	ldr	r3, [pc, #168]	; (8015978 <tcp_input+0x7f4>)
 80158ce:	685b      	ldr	r3, [r3, #4]
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	d03d      	beq.n	8015950 <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 80158d4:	4b28      	ldr	r3, [pc, #160]	; (8015978 <tcp_input+0x7f4>)
 80158d6:	685b      	ldr	r3, [r3, #4]
 80158d8:	4618      	mov	r0, r3
 80158da:	f7fd fd05 	bl	80132e8 <pbuf_free>
      inseg.p = NULL;
 80158de:	4b26      	ldr	r3, [pc, #152]	; (8015978 <tcp_input+0x7f4>)
 80158e0:	2200      	movs	r2, #0
 80158e2:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80158e4:	e034      	b.n	8015950 <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80158e6:	4b25      	ldr	r3, [pc, #148]	; (801597c <tcp_input+0x7f8>)
 80158e8:	681b      	ldr	r3, [r3, #0]
 80158ea:	899b      	ldrh	r3, [r3, #12]
 80158ec:	b29b      	uxth	r3, r3
 80158ee:	4618      	mov	r0, r3
 80158f0:	f7f7 fe92 	bl	800d618 <lwip_htons>
 80158f4:	4603      	mov	r3, r0
 80158f6:	b2db      	uxtb	r3, r3
 80158f8:	f003 0304 	and.w	r3, r3, #4
 80158fc:	2b00      	cmp	r3, #0
 80158fe:	d118      	bne.n	8015932 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015900:	4b1f      	ldr	r3, [pc, #124]	; (8015980 <tcp_input+0x7fc>)
 8015902:	6819      	ldr	r1, [r3, #0]
 8015904:	4b1f      	ldr	r3, [pc, #124]	; (8015984 <tcp_input+0x800>)
 8015906:	881b      	ldrh	r3, [r3, #0]
 8015908:	461a      	mov	r2, r3
 801590a:	4b1f      	ldr	r3, [pc, #124]	; (8015988 <tcp_input+0x804>)
 801590c:	681b      	ldr	r3, [r3, #0]
 801590e:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015910:	4b1a      	ldr	r3, [pc, #104]	; (801597c <tcp_input+0x7f8>)
 8015912:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015914:	885b      	ldrh	r3, [r3, #2]
 8015916:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015918:	4a18      	ldr	r2, [pc, #96]	; (801597c <tcp_input+0x7f8>)
 801591a:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801591c:	8812      	ldrh	r2, [r2, #0]
 801591e:	b292      	uxth	r2, r2
 8015920:	9202      	str	r2, [sp, #8]
 8015922:	9301      	str	r3, [sp, #4]
 8015924:	4b19      	ldr	r3, [pc, #100]	; (801598c <tcp_input+0x808>)
 8015926:	9300      	str	r3, [sp, #0]
 8015928:	4b19      	ldr	r3, [pc, #100]	; (8015990 <tcp_input+0x80c>)
 801592a:	4602      	mov	r2, r0
 801592c:	2000      	movs	r0, #0
 801592e:	f003 f835 	bl	801899c <tcp_rst>
    pbuf_free(p);
 8015932:	6878      	ldr	r0, [r7, #4]
 8015934:	f7fd fcd8 	bl	80132e8 <pbuf_free>
  return;
 8015938:	e00a      	b.n	8015950 <tcp_input+0x7cc>
    goto dropped;
 801593a:	bf00      	nop
 801593c:	e004      	b.n	8015948 <tcp_input+0x7c4>
dropped:
 801593e:	bf00      	nop
 8015940:	e002      	b.n	8015948 <tcp_input+0x7c4>
      goto dropped;
 8015942:	bf00      	nop
 8015944:	e000      	b.n	8015948 <tcp_input+0x7c4>
      goto dropped;
 8015946:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8015948:	6878      	ldr	r0, [r7, #4]
 801594a:	f7fd fccd 	bl	80132e8 <pbuf_free>
 801594e:	e000      	b.n	8015952 <tcp_input+0x7ce>
  return;
 8015950:	bf00      	nop
}
 8015952:	3724      	adds	r7, #36	; 0x24
 8015954:	46bd      	mov	sp, r7
 8015956:	bd90      	pop	{r4, r7, pc}
 8015958:	24008a5c 	.word	0x24008a5c
 801595c:	24004951 	.word	0x24004951
 8015960:	24008a48 	.word	0x24008a48
 8015964:	2400494c 	.word	0x2400494c
 8015968:	24004954 	.word	0x24004954
 801596c:	0801eb30 	.word	0x0801eb30
 8015970:	0801ed00 	.word	0x0801ed00
 8015974:	0801eb98 	.word	0x0801eb98
 8015978:	24004924 	.word	0x24004924
 801597c:	24004934 	.word	0x24004934
 8015980:	24004948 	.word	0x24004948
 8015984:	2400494e 	.word	0x2400494e
 8015988:	24004944 	.word	0x24004944
 801598c:	24005970 	.word	0x24005970
 8015990:	24005974 	.word	0x24005974

08015994 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8015994:	b580      	push	{r7, lr}
 8015996:	b082      	sub	sp, #8
 8015998:	af00      	add	r7, sp, #0
 801599a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	2b00      	cmp	r3, #0
 80159a0:	d106      	bne.n	80159b0 <tcp_input_delayed_close+0x1c>
 80159a2:	4b17      	ldr	r3, [pc, #92]	; (8015a00 <tcp_input_delayed_close+0x6c>)
 80159a4:	f240 225a 	movw	r2, #602	; 0x25a
 80159a8:	4916      	ldr	r1, [pc, #88]	; (8015a04 <tcp_input_delayed_close+0x70>)
 80159aa:	4817      	ldr	r0, [pc, #92]	; (8015a08 <tcp_input_delayed_close+0x74>)
 80159ac:	f005 f8dc 	bl	801ab68 <iprintf>

  if (recv_flags & TF_CLOSED) {
 80159b0:	4b16      	ldr	r3, [pc, #88]	; (8015a0c <tcp_input_delayed_close+0x78>)
 80159b2:	781b      	ldrb	r3, [r3, #0]
 80159b4:	f003 0310 	and.w	r3, r3, #16
 80159b8:	2b00      	cmp	r3, #0
 80159ba:	d01c      	beq.n	80159f6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80159bc:	687b      	ldr	r3, [r7, #4]
 80159be:	8b5b      	ldrh	r3, [r3, #26]
 80159c0:	f003 0310 	and.w	r3, r3, #16
 80159c4:	2b00      	cmp	r3, #0
 80159c6:	d10d      	bne.n	80159e4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80159c8:	687b      	ldr	r3, [r7, #4]
 80159ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d008      	beq.n	80159e4 <tcp_input_delayed_close+0x50>
 80159d2:	687b      	ldr	r3, [r7, #4]
 80159d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80159d8:	687a      	ldr	r2, [r7, #4]
 80159da:	6912      	ldr	r2, [r2, #16]
 80159dc:	f06f 010e 	mvn.w	r1, #14
 80159e0:	4610      	mov	r0, r2
 80159e2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80159e4:	6879      	ldr	r1, [r7, #4]
 80159e6:	480a      	ldr	r0, [pc, #40]	; (8015a10 <tcp_input_delayed_close+0x7c>)
 80159e8:	f7ff fa54 	bl	8014e94 <tcp_pcb_remove>
    tcp_free(pcb);
 80159ec:	6878      	ldr	r0, [r7, #4]
 80159ee:	f7fe f84d 	bl	8013a8c <tcp_free>
    return 1;
 80159f2:	2301      	movs	r3, #1
 80159f4:	e000      	b.n	80159f8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 80159f6:	2300      	movs	r3, #0
}
 80159f8:	4618      	mov	r0, r3
 80159fa:	3708      	adds	r7, #8
 80159fc:	46bd      	mov	sp, r7
 80159fe:	bd80      	pop	{r7, pc}
 8015a00:	0801eb30 	.word	0x0801eb30
 8015a04:	0801ed1c 	.word	0x0801ed1c
 8015a08:	0801eb98 	.word	0x0801eb98
 8015a0c:	24004951 	.word	0x24004951
 8015a10:	24008a48 	.word	0x24008a48

08015a14 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8015a14:	b590      	push	{r4, r7, lr}
 8015a16:	b08b      	sub	sp, #44	; 0x2c
 8015a18:	af04      	add	r7, sp, #16
 8015a1a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8015a1c:	4b6f      	ldr	r3, [pc, #444]	; (8015bdc <tcp_listen_input+0x1c8>)
 8015a1e:	781b      	ldrb	r3, [r3, #0]
 8015a20:	f003 0304 	and.w	r3, r3, #4
 8015a24:	2b00      	cmp	r3, #0
 8015a26:	f040 80d3 	bne.w	8015bd0 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8015a2a:	687b      	ldr	r3, [r7, #4]
 8015a2c:	2b00      	cmp	r3, #0
 8015a2e:	d106      	bne.n	8015a3e <tcp_listen_input+0x2a>
 8015a30:	4b6b      	ldr	r3, [pc, #428]	; (8015be0 <tcp_listen_input+0x1cc>)
 8015a32:	f240 2281 	movw	r2, #641	; 0x281
 8015a36:	496b      	ldr	r1, [pc, #428]	; (8015be4 <tcp_listen_input+0x1d0>)
 8015a38:	486b      	ldr	r0, [pc, #428]	; (8015be8 <tcp_listen_input+0x1d4>)
 8015a3a:	f005 f895 	bl	801ab68 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8015a3e:	4b67      	ldr	r3, [pc, #412]	; (8015bdc <tcp_listen_input+0x1c8>)
 8015a40:	781b      	ldrb	r3, [r3, #0]
 8015a42:	f003 0310 	and.w	r3, r3, #16
 8015a46:	2b00      	cmp	r3, #0
 8015a48:	d019      	beq.n	8015a7e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015a4a:	4b68      	ldr	r3, [pc, #416]	; (8015bec <tcp_listen_input+0x1d8>)
 8015a4c:	6819      	ldr	r1, [r3, #0]
 8015a4e:	4b68      	ldr	r3, [pc, #416]	; (8015bf0 <tcp_listen_input+0x1dc>)
 8015a50:	881b      	ldrh	r3, [r3, #0]
 8015a52:	461a      	mov	r2, r3
 8015a54:	4b67      	ldr	r3, [pc, #412]	; (8015bf4 <tcp_listen_input+0x1e0>)
 8015a56:	681b      	ldr	r3, [r3, #0]
 8015a58:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015a5a:	4b67      	ldr	r3, [pc, #412]	; (8015bf8 <tcp_listen_input+0x1e4>)
 8015a5c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015a5e:	885b      	ldrh	r3, [r3, #2]
 8015a60:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015a62:	4a65      	ldr	r2, [pc, #404]	; (8015bf8 <tcp_listen_input+0x1e4>)
 8015a64:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015a66:	8812      	ldrh	r2, [r2, #0]
 8015a68:	b292      	uxth	r2, r2
 8015a6a:	9202      	str	r2, [sp, #8]
 8015a6c:	9301      	str	r3, [sp, #4]
 8015a6e:	4b63      	ldr	r3, [pc, #396]	; (8015bfc <tcp_listen_input+0x1e8>)
 8015a70:	9300      	str	r3, [sp, #0]
 8015a72:	4b63      	ldr	r3, [pc, #396]	; (8015c00 <tcp_listen_input+0x1ec>)
 8015a74:	4602      	mov	r2, r0
 8015a76:	6878      	ldr	r0, [r7, #4]
 8015a78:	f002 ff90 	bl	801899c <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8015a7c:	e0aa      	b.n	8015bd4 <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 8015a7e:	4b57      	ldr	r3, [pc, #348]	; (8015bdc <tcp_listen_input+0x1c8>)
 8015a80:	781b      	ldrb	r3, [r3, #0]
 8015a82:	f003 0302 	and.w	r3, r3, #2
 8015a86:	2b00      	cmp	r3, #0
 8015a88:	f000 80a4 	beq.w	8015bd4 <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 8015a8c:	687b      	ldr	r3, [r7, #4]
 8015a8e:	7d5b      	ldrb	r3, [r3, #21]
 8015a90:	4618      	mov	r0, r3
 8015a92:	f7ff f92b 	bl	8014cec <tcp_alloc>
 8015a96:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8015a98:	697b      	ldr	r3, [r7, #20]
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	d111      	bne.n	8015ac2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	699b      	ldr	r3, [r3, #24]
 8015aa2:	2b00      	cmp	r3, #0
 8015aa4:	d00a      	beq.n	8015abc <tcp_listen_input+0xa8>
 8015aa6:	687b      	ldr	r3, [r7, #4]
 8015aa8:	699b      	ldr	r3, [r3, #24]
 8015aaa:	687a      	ldr	r2, [r7, #4]
 8015aac:	6910      	ldr	r0, [r2, #16]
 8015aae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015ab2:	2100      	movs	r1, #0
 8015ab4:	4798      	blx	r3
 8015ab6:	4603      	mov	r3, r0
 8015ab8:	73bb      	strb	r3, [r7, #14]
      return;
 8015aba:	e08c      	b.n	8015bd6 <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015abc:	23f0      	movs	r3, #240	; 0xf0
 8015abe:	73bb      	strb	r3, [r7, #14]
      return;
 8015ac0:	e089      	b.n	8015bd6 <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8015ac2:	4b50      	ldr	r3, [pc, #320]	; (8015c04 <tcp_listen_input+0x1f0>)
 8015ac4:	695a      	ldr	r2, [r3, #20]
 8015ac6:	697b      	ldr	r3, [r7, #20]
 8015ac8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8015aca:	4b4e      	ldr	r3, [pc, #312]	; (8015c04 <tcp_listen_input+0x1f0>)
 8015acc:	691a      	ldr	r2, [r3, #16]
 8015ace:	697b      	ldr	r3, [r7, #20]
 8015ad0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8015ad2:	687b      	ldr	r3, [r7, #4]
 8015ad4:	8ada      	ldrh	r2, [r3, #22]
 8015ad6:	697b      	ldr	r3, [r7, #20]
 8015ad8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8015ada:	4b47      	ldr	r3, [pc, #284]	; (8015bf8 <tcp_listen_input+0x1e4>)
 8015adc:	681b      	ldr	r3, [r3, #0]
 8015ade:	881b      	ldrh	r3, [r3, #0]
 8015ae0:	b29a      	uxth	r2, r3
 8015ae2:	697b      	ldr	r3, [r7, #20]
 8015ae4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8015ae6:	697b      	ldr	r3, [r7, #20]
 8015ae8:	2203      	movs	r2, #3
 8015aea:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8015aec:	4b41      	ldr	r3, [pc, #260]	; (8015bf4 <tcp_listen_input+0x1e0>)
 8015aee:	681b      	ldr	r3, [r3, #0]
 8015af0:	1c5a      	adds	r2, r3, #1
 8015af2:	697b      	ldr	r3, [r7, #20]
 8015af4:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8015af6:	697b      	ldr	r3, [r7, #20]
 8015af8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015afa:	697b      	ldr	r3, [r7, #20]
 8015afc:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8015afe:	6978      	ldr	r0, [r7, #20]
 8015b00:	f7ff fa5c 	bl	8014fbc <tcp_next_iss>
 8015b04:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8015b06:	697b      	ldr	r3, [r7, #20]
 8015b08:	693a      	ldr	r2, [r7, #16]
 8015b0a:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8015b0c:	697b      	ldr	r3, [r7, #20]
 8015b0e:	693a      	ldr	r2, [r7, #16]
 8015b10:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8015b12:	697b      	ldr	r3, [r7, #20]
 8015b14:	693a      	ldr	r2, [r7, #16]
 8015b16:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8015b18:	697b      	ldr	r3, [r7, #20]
 8015b1a:	693a      	ldr	r2, [r7, #16]
 8015b1c:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8015b1e:	4b35      	ldr	r3, [pc, #212]	; (8015bf4 <tcp_listen_input+0x1e0>)
 8015b20:	681b      	ldr	r3, [r3, #0]
 8015b22:	1e5a      	subs	r2, r3, #1
 8015b24:	697b      	ldr	r3, [r7, #20]
 8015b26:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8015b28:	687b      	ldr	r3, [r7, #4]
 8015b2a:	691a      	ldr	r2, [r3, #16]
 8015b2c:	697b      	ldr	r3, [r7, #20]
 8015b2e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8015b30:	697b      	ldr	r3, [r7, #20]
 8015b32:	687a      	ldr	r2, [r7, #4]
 8015b34:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8015b36:	687b      	ldr	r3, [r7, #4]
 8015b38:	7a5b      	ldrb	r3, [r3, #9]
 8015b3a:	f003 030c 	and.w	r3, r3, #12
 8015b3e:	b2da      	uxtb	r2, r3
 8015b40:	697b      	ldr	r3, [r7, #20]
 8015b42:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	7a1a      	ldrb	r2, [r3, #8]
 8015b48:	697b      	ldr	r3, [r7, #20]
 8015b4a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8015b4c:	4b2e      	ldr	r3, [pc, #184]	; (8015c08 <tcp_listen_input+0x1f4>)
 8015b4e:	681a      	ldr	r2, [r3, #0]
 8015b50:	697b      	ldr	r3, [r7, #20]
 8015b52:	60da      	str	r2, [r3, #12]
 8015b54:	4a2c      	ldr	r2, [pc, #176]	; (8015c08 <tcp_listen_input+0x1f4>)
 8015b56:	697b      	ldr	r3, [r7, #20]
 8015b58:	6013      	str	r3, [r2, #0]
 8015b5a:	f003 fa7f 	bl	801905c <tcp_timer_needed>
 8015b5e:	4b2b      	ldr	r3, [pc, #172]	; (8015c0c <tcp_listen_input+0x1f8>)
 8015b60:	2201      	movs	r2, #1
 8015b62:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8015b64:	6978      	ldr	r0, [r7, #20]
 8015b66:	f001 fd8f 	bl	8017688 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8015b6a:	4b23      	ldr	r3, [pc, #140]	; (8015bf8 <tcp_listen_input+0x1e4>)
 8015b6c:	681b      	ldr	r3, [r3, #0]
 8015b6e:	89db      	ldrh	r3, [r3, #14]
 8015b70:	b29a      	uxth	r2, r3
 8015b72:	697b      	ldr	r3, [r7, #20]
 8015b74:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8015b78:	697b      	ldr	r3, [r7, #20]
 8015b7a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8015b7e:	697b      	ldr	r3, [r7, #20]
 8015b80:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8015b84:	697b      	ldr	r3, [r7, #20]
 8015b86:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8015b88:	697b      	ldr	r3, [r7, #20]
 8015b8a:	3304      	adds	r3, #4
 8015b8c:	4618      	mov	r0, r3
 8015b8e:	f7fa fec3 	bl	8010918 <ip4_route>
 8015b92:	4601      	mov	r1, r0
 8015b94:	697b      	ldr	r3, [r7, #20]
 8015b96:	3304      	adds	r3, #4
 8015b98:	461a      	mov	r2, r3
 8015b9a:	4620      	mov	r0, r4
 8015b9c:	f7ff fa34 	bl	8015008 <tcp_eff_send_mss_netif>
 8015ba0:	4603      	mov	r3, r0
 8015ba2:	461a      	mov	r2, r3
 8015ba4:	697b      	ldr	r3, [r7, #20]
 8015ba6:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8015ba8:	2112      	movs	r1, #18
 8015baa:	6978      	ldr	r0, [r7, #20]
 8015bac:	f002 f842 	bl	8017c34 <tcp_enqueue_flags>
 8015bb0:	4603      	mov	r3, r0
 8015bb2:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8015bb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015bb8:	2b00      	cmp	r3, #0
 8015bba:	d004      	beq.n	8015bc6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8015bbc:	2100      	movs	r1, #0
 8015bbe:	6978      	ldr	r0, [r7, #20]
 8015bc0:	f7fe f986 	bl	8013ed0 <tcp_abandon>
      return;
 8015bc4:	e007      	b.n	8015bd6 <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 8015bc6:	6978      	ldr	r0, [r7, #20]
 8015bc8:	f002 f922 	bl	8017e10 <tcp_output>
  return;
 8015bcc:	bf00      	nop
 8015bce:	e001      	b.n	8015bd4 <tcp_listen_input+0x1c0>
    return;
 8015bd0:	bf00      	nop
 8015bd2:	e000      	b.n	8015bd6 <tcp_listen_input+0x1c2>
  return;
 8015bd4:	bf00      	nop
}
 8015bd6:	371c      	adds	r7, #28
 8015bd8:	46bd      	mov	sp, r7
 8015bda:	bd90      	pop	{r4, r7, pc}
 8015bdc:	24004950 	.word	0x24004950
 8015be0:	0801eb30 	.word	0x0801eb30
 8015be4:	0801ed44 	.word	0x0801ed44
 8015be8:	0801eb98 	.word	0x0801eb98
 8015bec:	24004948 	.word	0x24004948
 8015bf0:	2400494e 	.word	0x2400494e
 8015bf4:	24004944 	.word	0x24004944
 8015bf8:	24004934 	.word	0x24004934
 8015bfc:	24005970 	.word	0x24005970
 8015c00:	24005974 	.word	0x24005974
 8015c04:	24005960 	.word	0x24005960
 8015c08:	24008a48 	.word	0x24008a48
 8015c0c:	24008a44 	.word	0x24008a44

08015c10 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8015c10:	b580      	push	{r7, lr}
 8015c12:	b086      	sub	sp, #24
 8015c14:	af04      	add	r7, sp, #16
 8015c16:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8015c18:	4b30      	ldr	r3, [pc, #192]	; (8015cdc <tcp_timewait_input+0xcc>)
 8015c1a:	781b      	ldrb	r3, [r3, #0]
 8015c1c:	f003 0304 	and.w	r3, r3, #4
 8015c20:	2b00      	cmp	r3, #0
 8015c22:	d154      	bne.n	8015cce <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8015c24:	687b      	ldr	r3, [r7, #4]
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	d106      	bne.n	8015c38 <tcp_timewait_input+0x28>
 8015c2a:	4b2d      	ldr	r3, [pc, #180]	; (8015ce0 <tcp_timewait_input+0xd0>)
 8015c2c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8015c30:	492c      	ldr	r1, [pc, #176]	; (8015ce4 <tcp_timewait_input+0xd4>)
 8015c32:	482d      	ldr	r0, [pc, #180]	; (8015ce8 <tcp_timewait_input+0xd8>)
 8015c34:	f004 ff98 	bl	801ab68 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8015c38:	4b28      	ldr	r3, [pc, #160]	; (8015cdc <tcp_timewait_input+0xcc>)
 8015c3a:	781b      	ldrb	r3, [r3, #0]
 8015c3c:	f003 0302 	and.w	r3, r3, #2
 8015c40:	2b00      	cmp	r3, #0
 8015c42:	d02a      	beq.n	8015c9a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8015c44:	4b29      	ldr	r3, [pc, #164]	; (8015cec <tcp_timewait_input+0xdc>)
 8015c46:	681a      	ldr	r2, [r3, #0]
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c4c:	1ad3      	subs	r3, r2, r3
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	db2d      	blt.n	8015cae <tcp_timewait_input+0x9e>
 8015c52:	4b26      	ldr	r3, [pc, #152]	; (8015cec <tcp_timewait_input+0xdc>)
 8015c54:	681a      	ldr	r2, [r3, #0]
 8015c56:	687b      	ldr	r3, [r7, #4]
 8015c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c5a:	6879      	ldr	r1, [r7, #4]
 8015c5c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015c5e:	440b      	add	r3, r1
 8015c60:	1ad3      	subs	r3, r2, r3
 8015c62:	2b00      	cmp	r3, #0
 8015c64:	dc23      	bgt.n	8015cae <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015c66:	4b22      	ldr	r3, [pc, #136]	; (8015cf0 <tcp_timewait_input+0xe0>)
 8015c68:	6819      	ldr	r1, [r3, #0]
 8015c6a:	4b22      	ldr	r3, [pc, #136]	; (8015cf4 <tcp_timewait_input+0xe4>)
 8015c6c:	881b      	ldrh	r3, [r3, #0]
 8015c6e:	461a      	mov	r2, r3
 8015c70:	4b1e      	ldr	r3, [pc, #120]	; (8015cec <tcp_timewait_input+0xdc>)
 8015c72:	681b      	ldr	r3, [r3, #0]
 8015c74:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015c76:	4b20      	ldr	r3, [pc, #128]	; (8015cf8 <tcp_timewait_input+0xe8>)
 8015c78:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015c7a:	885b      	ldrh	r3, [r3, #2]
 8015c7c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015c7e:	4a1e      	ldr	r2, [pc, #120]	; (8015cf8 <tcp_timewait_input+0xe8>)
 8015c80:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015c82:	8812      	ldrh	r2, [r2, #0]
 8015c84:	b292      	uxth	r2, r2
 8015c86:	9202      	str	r2, [sp, #8]
 8015c88:	9301      	str	r3, [sp, #4]
 8015c8a:	4b1c      	ldr	r3, [pc, #112]	; (8015cfc <tcp_timewait_input+0xec>)
 8015c8c:	9300      	str	r3, [sp, #0]
 8015c8e:	4b1c      	ldr	r3, [pc, #112]	; (8015d00 <tcp_timewait_input+0xf0>)
 8015c90:	4602      	mov	r2, r0
 8015c92:	6878      	ldr	r0, [r7, #4]
 8015c94:	f002 fe82 	bl	801899c <tcp_rst>
      return;
 8015c98:	e01c      	b.n	8015cd4 <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 8015c9a:	4b10      	ldr	r3, [pc, #64]	; (8015cdc <tcp_timewait_input+0xcc>)
 8015c9c:	781b      	ldrb	r3, [r3, #0]
 8015c9e:	f003 0301 	and.w	r3, r3, #1
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d003      	beq.n	8015cae <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8015ca6:	4b17      	ldr	r3, [pc, #92]	; (8015d04 <tcp_timewait_input+0xf4>)
 8015ca8:	681a      	ldr	r2, [r3, #0]
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8015cae:	4b11      	ldr	r3, [pc, #68]	; (8015cf4 <tcp_timewait_input+0xe4>)
 8015cb0:	881b      	ldrh	r3, [r3, #0]
 8015cb2:	2b00      	cmp	r3, #0
 8015cb4:	d00d      	beq.n	8015cd2 <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8015cb6:	687b      	ldr	r3, [r7, #4]
 8015cb8:	8b5b      	ldrh	r3, [r3, #26]
 8015cba:	f043 0302 	orr.w	r3, r3, #2
 8015cbe:	b29a      	uxth	r2, r3
 8015cc0:	687b      	ldr	r3, [r7, #4]
 8015cc2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015cc4:	6878      	ldr	r0, [r7, #4]
 8015cc6:	f002 f8a3 	bl	8017e10 <tcp_output>
  }
  return;
 8015cca:	bf00      	nop
 8015ccc:	e001      	b.n	8015cd2 <tcp_timewait_input+0xc2>
    return;
 8015cce:	bf00      	nop
 8015cd0:	e000      	b.n	8015cd4 <tcp_timewait_input+0xc4>
  return;
 8015cd2:	bf00      	nop
}
 8015cd4:	3708      	adds	r7, #8
 8015cd6:	46bd      	mov	sp, r7
 8015cd8:	bd80      	pop	{r7, pc}
 8015cda:	bf00      	nop
 8015cdc:	24004950 	.word	0x24004950
 8015ce0:	0801eb30 	.word	0x0801eb30
 8015ce4:	0801ed64 	.word	0x0801ed64
 8015ce8:	0801eb98 	.word	0x0801eb98
 8015cec:	24004944 	.word	0x24004944
 8015cf0:	24004948 	.word	0x24004948
 8015cf4:	2400494e 	.word	0x2400494e
 8015cf8:	24004934 	.word	0x24004934
 8015cfc:	24005970 	.word	0x24005970
 8015d00:	24005974 	.word	0x24005974
 8015d04:	24008a4c 	.word	0x24008a4c

08015d08 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8015d08:	b590      	push	{r4, r7, lr}
 8015d0a:	b08d      	sub	sp, #52	; 0x34
 8015d0c:	af04      	add	r7, sp, #16
 8015d0e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8015d10:	2300      	movs	r3, #0
 8015d12:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8015d14:	2300      	movs	r3, #0
 8015d16:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8015d18:	687b      	ldr	r3, [r7, #4]
 8015d1a:	2b00      	cmp	r3, #0
 8015d1c:	d106      	bne.n	8015d2c <tcp_process+0x24>
 8015d1e:	4ba5      	ldr	r3, [pc, #660]	; (8015fb4 <tcp_process+0x2ac>)
 8015d20:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8015d24:	49a4      	ldr	r1, [pc, #656]	; (8015fb8 <tcp_process+0x2b0>)
 8015d26:	48a5      	ldr	r0, [pc, #660]	; (8015fbc <tcp_process+0x2b4>)
 8015d28:	f004 ff1e 	bl	801ab68 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8015d2c:	4ba4      	ldr	r3, [pc, #656]	; (8015fc0 <tcp_process+0x2b8>)
 8015d2e:	781b      	ldrb	r3, [r3, #0]
 8015d30:	f003 0304 	and.w	r3, r3, #4
 8015d34:	2b00      	cmp	r3, #0
 8015d36:	d04e      	beq.n	8015dd6 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	7d1b      	ldrb	r3, [r3, #20]
 8015d3c:	2b02      	cmp	r3, #2
 8015d3e:	d108      	bne.n	8015d52 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8015d44:	4b9f      	ldr	r3, [pc, #636]	; (8015fc4 <tcp_process+0x2bc>)
 8015d46:	681b      	ldr	r3, [r3, #0]
 8015d48:	429a      	cmp	r2, r3
 8015d4a:	d123      	bne.n	8015d94 <tcp_process+0x8c>
        acceptable = 1;
 8015d4c:	2301      	movs	r3, #1
 8015d4e:	76fb      	strb	r3, [r7, #27]
 8015d50:	e020      	b.n	8015d94 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015d56:	4b9c      	ldr	r3, [pc, #624]	; (8015fc8 <tcp_process+0x2c0>)
 8015d58:	681b      	ldr	r3, [r3, #0]
 8015d5a:	429a      	cmp	r2, r3
 8015d5c:	d102      	bne.n	8015d64 <tcp_process+0x5c>
        acceptable = 1;
 8015d5e:	2301      	movs	r3, #1
 8015d60:	76fb      	strb	r3, [r7, #27]
 8015d62:	e017      	b.n	8015d94 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015d64:	4b98      	ldr	r3, [pc, #608]	; (8015fc8 <tcp_process+0x2c0>)
 8015d66:	681a      	ldr	r2, [r3, #0]
 8015d68:	687b      	ldr	r3, [r7, #4]
 8015d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015d6c:	1ad3      	subs	r3, r2, r3
 8015d6e:	2b00      	cmp	r3, #0
 8015d70:	db10      	blt.n	8015d94 <tcp_process+0x8c>
 8015d72:	4b95      	ldr	r3, [pc, #596]	; (8015fc8 <tcp_process+0x2c0>)
 8015d74:	681a      	ldr	r2, [r3, #0]
 8015d76:	687b      	ldr	r3, [r7, #4]
 8015d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015d7a:	6879      	ldr	r1, [r7, #4]
 8015d7c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015d7e:	440b      	add	r3, r1
 8015d80:	1ad3      	subs	r3, r2, r3
 8015d82:	2b00      	cmp	r3, #0
 8015d84:	dc06      	bgt.n	8015d94 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	8b5b      	ldrh	r3, [r3, #26]
 8015d8a:	f043 0302 	orr.w	r3, r3, #2
 8015d8e:	b29a      	uxth	r2, r3
 8015d90:	687b      	ldr	r3, [r7, #4]
 8015d92:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8015d94:	7efb      	ldrb	r3, [r7, #27]
 8015d96:	2b00      	cmp	r3, #0
 8015d98:	d01b      	beq.n	8015dd2 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8015d9a:	687b      	ldr	r3, [r7, #4]
 8015d9c:	7d1b      	ldrb	r3, [r3, #20]
 8015d9e:	2b00      	cmp	r3, #0
 8015da0:	d106      	bne.n	8015db0 <tcp_process+0xa8>
 8015da2:	4b84      	ldr	r3, [pc, #528]	; (8015fb4 <tcp_process+0x2ac>)
 8015da4:	f44f 724e 	mov.w	r2, #824	; 0x338
 8015da8:	4988      	ldr	r1, [pc, #544]	; (8015fcc <tcp_process+0x2c4>)
 8015daa:	4884      	ldr	r0, [pc, #528]	; (8015fbc <tcp_process+0x2b4>)
 8015dac:	f004 fedc 	bl	801ab68 <iprintf>
      recv_flags |= TF_RESET;
 8015db0:	4b87      	ldr	r3, [pc, #540]	; (8015fd0 <tcp_process+0x2c8>)
 8015db2:	781b      	ldrb	r3, [r3, #0]
 8015db4:	f043 0308 	orr.w	r3, r3, #8
 8015db8:	b2da      	uxtb	r2, r3
 8015dba:	4b85      	ldr	r3, [pc, #532]	; (8015fd0 <tcp_process+0x2c8>)
 8015dbc:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8015dbe:	687b      	ldr	r3, [r7, #4]
 8015dc0:	8b5b      	ldrh	r3, [r3, #26]
 8015dc2:	f023 0301 	bic.w	r3, r3, #1
 8015dc6:	b29a      	uxth	r2, r3
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8015dcc:	f06f 030d 	mvn.w	r3, #13
 8015dd0:	e37a      	b.n	80164c8 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8015dd2:	2300      	movs	r3, #0
 8015dd4:	e378      	b.n	80164c8 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8015dd6:	4b7a      	ldr	r3, [pc, #488]	; (8015fc0 <tcp_process+0x2b8>)
 8015dd8:	781b      	ldrb	r3, [r3, #0]
 8015dda:	f003 0302 	and.w	r3, r3, #2
 8015dde:	2b00      	cmp	r3, #0
 8015de0:	d010      	beq.n	8015e04 <tcp_process+0xfc>
 8015de2:	687b      	ldr	r3, [r7, #4]
 8015de4:	7d1b      	ldrb	r3, [r3, #20]
 8015de6:	2b02      	cmp	r3, #2
 8015de8:	d00c      	beq.n	8015e04 <tcp_process+0xfc>
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	7d1b      	ldrb	r3, [r3, #20]
 8015dee:	2b03      	cmp	r3, #3
 8015df0:	d008      	beq.n	8015e04 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8015df2:	687b      	ldr	r3, [r7, #4]
 8015df4:	8b5b      	ldrh	r3, [r3, #26]
 8015df6:	f043 0302 	orr.w	r3, r3, #2
 8015dfa:	b29a      	uxth	r2, r3
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8015e00:	2300      	movs	r3, #0
 8015e02:	e361      	b.n	80164c8 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	8b5b      	ldrh	r3, [r3, #26]
 8015e08:	f003 0310 	and.w	r3, r3, #16
 8015e0c:	2b00      	cmp	r3, #0
 8015e0e:	d103      	bne.n	8015e18 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8015e10:	4b70      	ldr	r3, [pc, #448]	; (8015fd4 <tcp_process+0x2cc>)
 8015e12:	681a      	ldr	r2, [r3, #0]
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	2200      	movs	r2, #0
 8015e1c:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8015e20:	687b      	ldr	r3, [r7, #4]
 8015e22:	2200      	movs	r2, #0
 8015e24:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8015e28:	6878      	ldr	r0, [r7, #4]
 8015e2a:	f001 fc2d 	bl	8017688 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	7d1b      	ldrb	r3, [r3, #20]
 8015e32:	3b02      	subs	r3, #2
 8015e34:	2b07      	cmp	r3, #7
 8015e36:	f200 8337 	bhi.w	80164a8 <tcp_process+0x7a0>
 8015e3a:	a201      	add	r2, pc, #4	; (adr r2, 8015e40 <tcp_process+0x138>)
 8015e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015e40:	08015e61 	.word	0x08015e61
 8015e44:	08016091 	.word	0x08016091
 8015e48:	08016209 	.word	0x08016209
 8015e4c:	08016233 	.word	0x08016233
 8015e50:	08016357 	.word	0x08016357
 8015e54:	08016209 	.word	0x08016209
 8015e58:	080163e3 	.word	0x080163e3
 8015e5c:	08016473 	.word	0x08016473
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8015e60:	4b57      	ldr	r3, [pc, #348]	; (8015fc0 <tcp_process+0x2b8>)
 8015e62:	781b      	ldrb	r3, [r3, #0]
 8015e64:	f003 0310 	and.w	r3, r3, #16
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	f000 80e4 	beq.w	8016036 <tcp_process+0x32e>
 8015e6e:	4b54      	ldr	r3, [pc, #336]	; (8015fc0 <tcp_process+0x2b8>)
 8015e70:	781b      	ldrb	r3, [r3, #0]
 8015e72:	f003 0302 	and.w	r3, r3, #2
 8015e76:	2b00      	cmp	r3, #0
 8015e78:	f000 80dd 	beq.w	8016036 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015e80:	1c5a      	adds	r2, r3, #1
 8015e82:	4b50      	ldr	r3, [pc, #320]	; (8015fc4 <tcp_process+0x2bc>)
 8015e84:	681b      	ldr	r3, [r3, #0]
 8015e86:	429a      	cmp	r2, r3
 8015e88:	f040 80d5 	bne.w	8016036 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8015e8c:	4b4e      	ldr	r3, [pc, #312]	; (8015fc8 <tcp_process+0x2c0>)
 8015e8e:	681b      	ldr	r3, [r3, #0]
 8015e90:	1c5a      	adds	r2, r3, #1
 8015e92:	687b      	ldr	r3, [r7, #4]
 8015e94:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8015e96:	687b      	ldr	r3, [r7, #4]
 8015e98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8015e9e:	4b49      	ldr	r3, [pc, #292]	; (8015fc4 <tcp_process+0x2bc>)
 8015ea0:	681a      	ldr	r2, [r3, #0]
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8015ea6:	4b4c      	ldr	r3, [pc, #304]	; (8015fd8 <tcp_process+0x2d0>)
 8015ea8:	681b      	ldr	r3, [r3, #0]
 8015eaa:	89db      	ldrh	r3, [r3, #14]
 8015eac:	b29a      	uxth	r2, r3
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8015eb4:	687b      	ldr	r3, [r7, #4]
 8015eb6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8015eba:	687b      	ldr	r3, [r7, #4]
 8015ebc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8015ec0:	4b41      	ldr	r3, [pc, #260]	; (8015fc8 <tcp_process+0x2c0>)
 8015ec2:	681b      	ldr	r3, [r3, #0]
 8015ec4:	1e5a      	subs	r2, r3, #1
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8015eca:	687b      	ldr	r3, [r7, #4]
 8015ecc:	2204      	movs	r2, #4
 8015ece:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	3304      	adds	r3, #4
 8015ed8:	4618      	mov	r0, r3
 8015eda:	f7fa fd1d 	bl	8010918 <ip4_route>
 8015ede:	4601      	mov	r1, r0
 8015ee0:	687b      	ldr	r3, [r7, #4]
 8015ee2:	3304      	adds	r3, #4
 8015ee4:	461a      	mov	r2, r3
 8015ee6:	4620      	mov	r0, r4
 8015ee8:	f7ff f88e 	bl	8015008 <tcp_eff_send_mss_netif>
 8015eec:	4603      	mov	r3, r0
 8015eee:	461a      	mov	r2, r3
 8015ef0:	687b      	ldr	r3, [r7, #4]
 8015ef2:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015ef8:	009a      	lsls	r2, r3, #2
 8015efa:	687b      	ldr	r3, [r7, #4]
 8015efc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015efe:	005b      	lsls	r3, r3, #1
 8015f00:	f241 111c 	movw	r1, #4380	; 0x111c
 8015f04:	428b      	cmp	r3, r1
 8015f06:	bf38      	it	cc
 8015f08:	460b      	movcc	r3, r1
 8015f0a:	429a      	cmp	r2, r3
 8015f0c:	d204      	bcs.n	8015f18 <tcp_process+0x210>
 8015f0e:	687b      	ldr	r3, [r7, #4]
 8015f10:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015f12:	009b      	lsls	r3, r3, #2
 8015f14:	b29b      	uxth	r3, r3
 8015f16:	e00d      	b.n	8015f34 <tcp_process+0x22c>
 8015f18:	687b      	ldr	r3, [r7, #4]
 8015f1a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015f1c:	005b      	lsls	r3, r3, #1
 8015f1e:	f241 121c 	movw	r2, #4380	; 0x111c
 8015f22:	4293      	cmp	r3, r2
 8015f24:	d904      	bls.n	8015f30 <tcp_process+0x228>
 8015f26:	687b      	ldr	r3, [r7, #4]
 8015f28:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015f2a:	005b      	lsls	r3, r3, #1
 8015f2c:	b29b      	uxth	r3, r3
 8015f2e:	e001      	b.n	8015f34 <tcp_process+0x22c>
 8015f30:	f241 131c 	movw	r3, #4380	; 0x111c
 8015f34:	687a      	ldr	r2, [r7, #4]
 8015f36:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8015f3a:	687b      	ldr	r3, [r7, #4]
 8015f3c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015f40:	2b00      	cmp	r3, #0
 8015f42:	d106      	bne.n	8015f52 <tcp_process+0x24a>
 8015f44:	4b1b      	ldr	r3, [pc, #108]	; (8015fb4 <tcp_process+0x2ac>)
 8015f46:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8015f4a:	4924      	ldr	r1, [pc, #144]	; (8015fdc <tcp_process+0x2d4>)
 8015f4c:	481b      	ldr	r0, [pc, #108]	; (8015fbc <tcp_process+0x2b4>)
 8015f4e:	f004 fe0b 	bl	801ab68 <iprintf>
        --pcb->snd_queuelen;
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015f58:	3b01      	subs	r3, #1
 8015f5a:	b29a      	uxth	r2, r3
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8015f62:	687b      	ldr	r3, [r7, #4]
 8015f64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f66:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8015f68:	69fb      	ldr	r3, [r7, #28]
 8015f6a:	2b00      	cmp	r3, #0
 8015f6c:	d111      	bne.n	8015f92 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8015f6e:	687b      	ldr	r3, [r7, #4]
 8015f70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015f72:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8015f74:	69fb      	ldr	r3, [r7, #28]
 8015f76:	2b00      	cmp	r3, #0
 8015f78:	d106      	bne.n	8015f88 <tcp_process+0x280>
 8015f7a:	4b0e      	ldr	r3, [pc, #56]	; (8015fb4 <tcp_process+0x2ac>)
 8015f7c:	f44f 725d 	mov.w	r2, #884	; 0x374
 8015f80:	4917      	ldr	r1, [pc, #92]	; (8015fe0 <tcp_process+0x2d8>)
 8015f82:	480e      	ldr	r0, [pc, #56]	; (8015fbc <tcp_process+0x2b4>)
 8015f84:	f004 fdf0 	bl	801ab68 <iprintf>
          pcb->unsent = rseg->next;
 8015f88:	69fb      	ldr	r3, [r7, #28]
 8015f8a:	681a      	ldr	r2, [r3, #0]
 8015f8c:	687b      	ldr	r3, [r7, #4]
 8015f8e:	66da      	str	r2, [r3, #108]	; 0x6c
 8015f90:	e003      	b.n	8015f9a <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 8015f92:	69fb      	ldr	r3, [r7, #28]
 8015f94:	681a      	ldr	r2, [r3, #0]
 8015f96:	687b      	ldr	r3, [r7, #4]
 8015f98:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8015f9a:	69f8      	ldr	r0, [r7, #28]
 8015f9c:	f7fe fd3e 	bl	8014a1c <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015fa4:	2b00      	cmp	r3, #0
 8015fa6:	d11d      	bne.n	8015fe4 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8015fa8:	687b      	ldr	r3, [r7, #4]
 8015faa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015fae:	861a      	strh	r2, [r3, #48]	; 0x30
 8015fb0:	e01f      	b.n	8015ff2 <tcp_process+0x2ea>
 8015fb2:	bf00      	nop
 8015fb4:	0801eb30 	.word	0x0801eb30
 8015fb8:	0801ed84 	.word	0x0801ed84
 8015fbc:	0801eb98 	.word	0x0801eb98
 8015fc0:	24004950 	.word	0x24004950
 8015fc4:	24004948 	.word	0x24004948
 8015fc8:	24004944 	.word	0x24004944
 8015fcc:	0801eda0 	.word	0x0801eda0
 8015fd0:	24004951 	.word	0x24004951
 8015fd4:	24008a4c 	.word	0x24008a4c
 8015fd8:	24004934 	.word	0x24004934
 8015fdc:	0801edc0 	.word	0x0801edc0
 8015fe0:	0801edd8 	.word	0x0801edd8
        } else {
          pcb->rtime = 0;
 8015fe4:	687b      	ldr	r3, [r7, #4]
 8015fe6:	2200      	movs	r2, #0
 8015fe8:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	2200      	movs	r2, #0
 8015fee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015ff8:	2b00      	cmp	r3, #0
 8015ffa:	d00a      	beq.n	8016012 <tcp_process+0x30a>
 8015ffc:	687b      	ldr	r3, [r7, #4]
 8015ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8016002:	687a      	ldr	r2, [r7, #4]
 8016004:	6910      	ldr	r0, [r2, #16]
 8016006:	2200      	movs	r2, #0
 8016008:	6879      	ldr	r1, [r7, #4]
 801600a:	4798      	blx	r3
 801600c:	4603      	mov	r3, r0
 801600e:	76bb      	strb	r3, [r7, #26]
 8016010:	e001      	b.n	8016016 <tcp_process+0x30e>
 8016012:	2300      	movs	r3, #0
 8016014:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8016016:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801601a:	f113 0f0d 	cmn.w	r3, #13
 801601e:	d102      	bne.n	8016026 <tcp_process+0x31e>
          return ERR_ABRT;
 8016020:	f06f 030c 	mvn.w	r3, #12
 8016024:	e250      	b.n	80164c8 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8016026:	687b      	ldr	r3, [r7, #4]
 8016028:	8b5b      	ldrh	r3, [r3, #26]
 801602a:	f043 0302 	orr.w	r3, r3, #2
 801602e:	b29a      	uxth	r2, r3
 8016030:	687b      	ldr	r3, [r7, #4]
 8016032:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8016034:	e23a      	b.n	80164ac <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8016036:	4b9d      	ldr	r3, [pc, #628]	; (80162ac <tcp_process+0x5a4>)
 8016038:	781b      	ldrb	r3, [r3, #0]
 801603a:	f003 0310 	and.w	r3, r3, #16
 801603e:	2b00      	cmp	r3, #0
 8016040:	f000 8234 	beq.w	80164ac <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016044:	4b9a      	ldr	r3, [pc, #616]	; (80162b0 <tcp_process+0x5a8>)
 8016046:	6819      	ldr	r1, [r3, #0]
 8016048:	4b9a      	ldr	r3, [pc, #616]	; (80162b4 <tcp_process+0x5ac>)
 801604a:	881b      	ldrh	r3, [r3, #0]
 801604c:	461a      	mov	r2, r3
 801604e:	4b9a      	ldr	r3, [pc, #616]	; (80162b8 <tcp_process+0x5b0>)
 8016050:	681b      	ldr	r3, [r3, #0]
 8016052:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016054:	4b99      	ldr	r3, [pc, #612]	; (80162bc <tcp_process+0x5b4>)
 8016056:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016058:	885b      	ldrh	r3, [r3, #2]
 801605a:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801605c:	4a97      	ldr	r2, [pc, #604]	; (80162bc <tcp_process+0x5b4>)
 801605e:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016060:	8812      	ldrh	r2, [r2, #0]
 8016062:	b292      	uxth	r2, r2
 8016064:	9202      	str	r2, [sp, #8]
 8016066:	9301      	str	r3, [sp, #4]
 8016068:	4b95      	ldr	r3, [pc, #596]	; (80162c0 <tcp_process+0x5b8>)
 801606a:	9300      	str	r3, [sp, #0]
 801606c:	4b95      	ldr	r3, [pc, #596]	; (80162c4 <tcp_process+0x5bc>)
 801606e:	4602      	mov	r2, r0
 8016070:	6878      	ldr	r0, [r7, #4]
 8016072:	f002 fc93 	bl	801899c <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801607c:	2b05      	cmp	r3, #5
 801607e:	f200 8215 	bhi.w	80164ac <tcp_process+0x7a4>
          pcb->rtime = 0;
 8016082:	687b      	ldr	r3, [r7, #4]
 8016084:	2200      	movs	r2, #0
 8016086:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8016088:	6878      	ldr	r0, [r7, #4]
 801608a:	f002 fa51 	bl	8018530 <tcp_rexmit_rto>
      break;
 801608e:	e20d      	b.n	80164ac <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8016090:	4b86      	ldr	r3, [pc, #536]	; (80162ac <tcp_process+0x5a4>)
 8016092:	781b      	ldrb	r3, [r3, #0]
 8016094:	f003 0310 	and.w	r3, r3, #16
 8016098:	2b00      	cmp	r3, #0
 801609a:	f000 80a1 	beq.w	80161e0 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801609e:	4b84      	ldr	r3, [pc, #528]	; (80162b0 <tcp_process+0x5a8>)
 80160a0:	681a      	ldr	r2, [r3, #0]
 80160a2:	687b      	ldr	r3, [r7, #4]
 80160a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80160a6:	1ad3      	subs	r3, r2, r3
 80160a8:	3b01      	subs	r3, #1
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	db7e      	blt.n	80161ac <tcp_process+0x4a4>
 80160ae:	4b80      	ldr	r3, [pc, #512]	; (80162b0 <tcp_process+0x5a8>)
 80160b0:	681a      	ldr	r2, [r3, #0]
 80160b2:	687b      	ldr	r3, [r7, #4]
 80160b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80160b6:	1ad3      	subs	r3, r2, r3
 80160b8:	2b00      	cmp	r3, #0
 80160ba:	dc77      	bgt.n	80161ac <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80160bc:	687b      	ldr	r3, [r7, #4]
 80160be:	2204      	movs	r2, #4
 80160c0:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80160c6:	2b00      	cmp	r3, #0
 80160c8:	d102      	bne.n	80160d0 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80160ca:	23fa      	movs	r3, #250	; 0xfa
 80160cc:	76bb      	strb	r3, [r7, #26]
 80160ce:	e01d      	b.n	801610c <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80160d0:	687b      	ldr	r3, [r7, #4]
 80160d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80160d4:	699b      	ldr	r3, [r3, #24]
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d106      	bne.n	80160e8 <tcp_process+0x3e0>
 80160da:	4b7b      	ldr	r3, [pc, #492]	; (80162c8 <tcp_process+0x5c0>)
 80160dc:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80160e0:	497a      	ldr	r1, [pc, #488]	; (80162cc <tcp_process+0x5c4>)
 80160e2:	487b      	ldr	r0, [pc, #492]	; (80162d0 <tcp_process+0x5c8>)
 80160e4:	f004 fd40 	bl	801ab68 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80160ec:	699b      	ldr	r3, [r3, #24]
 80160ee:	2b00      	cmp	r3, #0
 80160f0:	d00a      	beq.n	8016108 <tcp_process+0x400>
 80160f2:	687b      	ldr	r3, [r7, #4]
 80160f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80160f6:	699b      	ldr	r3, [r3, #24]
 80160f8:	687a      	ldr	r2, [r7, #4]
 80160fa:	6910      	ldr	r0, [r2, #16]
 80160fc:	2200      	movs	r2, #0
 80160fe:	6879      	ldr	r1, [r7, #4]
 8016100:	4798      	blx	r3
 8016102:	4603      	mov	r3, r0
 8016104:	76bb      	strb	r3, [r7, #26]
 8016106:	e001      	b.n	801610c <tcp_process+0x404>
 8016108:	23f0      	movs	r3, #240	; 0xf0
 801610a:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 801610c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016110:	2b00      	cmp	r3, #0
 8016112:	d00a      	beq.n	801612a <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8016114:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016118:	f113 0f0d 	cmn.w	r3, #13
 801611c:	d002      	beq.n	8016124 <tcp_process+0x41c>
              tcp_abort(pcb);
 801611e:	6878      	ldr	r0, [r7, #4]
 8016120:	f7fd ff94 	bl	801404c <tcp_abort>
            }
            return ERR_ABRT;
 8016124:	f06f 030c 	mvn.w	r3, #12
 8016128:	e1ce      	b.n	80164c8 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801612a:	6878      	ldr	r0, [r7, #4]
 801612c:	f000 fae0 	bl	80166f0 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8016130:	4b68      	ldr	r3, [pc, #416]	; (80162d4 <tcp_process+0x5cc>)
 8016132:	881b      	ldrh	r3, [r3, #0]
 8016134:	2b00      	cmp	r3, #0
 8016136:	d005      	beq.n	8016144 <tcp_process+0x43c>
            recv_acked--;
 8016138:	4b66      	ldr	r3, [pc, #408]	; (80162d4 <tcp_process+0x5cc>)
 801613a:	881b      	ldrh	r3, [r3, #0]
 801613c:	3b01      	subs	r3, #1
 801613e:	b29a      	uxth	r2, r3
 8016140:	4b64      	ldr	r3, [pc, #400]	; (80162d4 <tcp_process+0x5cc>)
 8016142:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016148:	009a      	lsls	r2, r3, #2
 801614a:	687b      	ldr	r3, [r7, #4]
 801614c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801614e:	005b      	lsls	r3, r3, #1
 8016150:	f241 111c 	movw	r1, #4380	; 0x111c
 8016154:	428b      	cmp	r3, r1
 8016156:	bf38      	it	cc
 8016158:	460b      	movcc	r3, r1
 801615a:	429a      	cmp	r2, r3
 801615c:	d204      	bcs.n	8016168 <tcp_process+0x460>
 801615e:	687b      	ldr	r3, [r7, #4]
 8016160:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016162:	009b      	lsls	r3, r3, #2
 8016164:	b29b      	uxth	r3, r3
 8016166:	e00d      	b.n	8016184 <tcp_process+0x47c>
 8016168:	687b      	ldr	r3, [r7, #4]
 801616a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801616c:	005b      	lsls	r3, r3, #1
 801616e:	f241 121c 	movw	r2, #4380	; 0x111c
 8016172:	4293      	cmp	r3, r2
 8016174:	d904      	bls.n	8016180 <tcp_process+0x478>
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801617a:	005b      	lsls	r3, r3, #1
 801617c:	b29b      	uxth	r3, r3
 801617e:	e001      	b.n	8016184 <tcp_process+0x47c>
 8016180:	f241 131c 	movw	r3, #4380	; 0x111c
 8016184:	687a      	ldr	r2, [r7, #4]
 8016186:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 801618a:	4b53      	ldr	r3, [pc, #332]	; (80162d8 <tcp_process+0x5d0>)
 801618c:	781b      	ldrb	r3, [r3, #0]
 801618e:	f003 0320 	and.w	r3, r3, #32
 8016192:	2b00      	cmp	r3, #0
 8016194:	d037      	beq.n	8016206 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8016196:	687b      	ldr	r3, [r7, #4]
 8016198:	8b5b      	ldrh	r3, [r3, #26]
 801619a:	f043 0302 	orr.w	r3, r3, #2
 801619e:	b29a      	uxth	r2, r3
 80161a0:	687b      	ldr	r3, [r7, #4]
 80161a2:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80161a4:	687b      	ldr	r3, [r7, #4]
 80161a6:	2207      	movs	r2, #7
 80161a8:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80161aa:	e02c      	b.n	8016206 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80161ac:	4b40      	ldr	r3, [pc, #256]	; (80162b0 <tcp_process+0x5a8>)
 80161ae:	6819      	ldr	r1, [r3, #0]
 80161b0:	4b40      	ldr	r3, [pc, #256]	; (80162b4 <tcp_process+0x5ac>)
 80161b2:	881b      	ldrh	r3, [r3, #0]
 80161b4:	461a      	mov	r2, r3
 80161b6:	4b40      	ldr	r3, [pc, #256]	; (80162b8 <tcp_process+0x5b0>)
 80161b8:	681b      	ldr	r3, [r3, #0]
 80161ba:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80161bc:	4b3f      	ldr	r3, [pc, #252]	; (80162bc <tcp_process+0x5b4>)
 80161be:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80161c0:	885b      	ldrh	r3, [r3, #2]
 80161c2:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80161c4:	4a3d      	ldr	r2, [pc, #244]	; (80162bc <tcp_process+0x5b4>)
 80161c6:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80161c8:	8812      	ldrh	r2, [r2, #0]
 80161ca:	b292      	uxth	r2, r2
 80161cc:	9202      	str	r2, [sp, #8]
 80161ce:	9301      	str	r3, [sp, #4]
 80161d0:	4b3b      	ldr	r3, [pc, #236]	; (80162c0 <tcp_process+0x5b8>)
 80161d2:	9300      	str	r3, [sp, #0]
 80161d4:	4b3b      	ldr	r3, [pc, #236]	; (80162c4 <tcp_process+0x5bc>)
 80161d6:	4602      	mov	r2, r0
 80161d8:	6878      	ldr	r0, [r7, #4]
 80161da:	f002 fbdf 	bl	801899c <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80161de:	e167      	b.n	80164b0 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80161e0:	4b32      	ldr	r3, [pc, #200]	; (80162ac <tcp_process+0x5a4>)
 80161e2:	781b      	ldrb	r3, [r3, #0]
 80161e4:	f003 0302 	and.w	r3, r3, #2
 80161e8:	2b00      	cmp	r3, #0
 80161ea:	f000 8161 	beq.w	80164b0 <tcp_process+0x7a8>
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80161f2:	1e5a      	subs	r2, r3, #1
 80161f4:	4b30      	ldr	r3, [pc, #192]	; (80162b8 <tcp_process+0x5b0>)
 80161f6:	681b      	ldr	r3, [r3, #0]
 80161f8:	429a      	cmp	r2, r3
 80161fa:	f040 8159 	bne.w	80164b0 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80161fe:	6878      	ldr	r0, [r7, #4]
 8016200:	f002 f9b8 	bl	8018574 <tcp_rexmit>
      break;
 8016204:	e154      	b.n	80164b0 <tcp_process+0x7a8>
 8016206:	e153      	b.n	80164b0 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8016208:	6878      	ldr	r0, [r7, #4]
 801620a:	f000 fa71 	bl	80166f0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801620e:	4b32      	ldr	r3, [pc, #200]	; (80162d8 <tcp_process+0x5d0>)
 8016210:	781b      	ldrb	r3, [r3, #0]
 8016212:	f003 0320 	and.w	r3, r3, #32
 8016216:	2b00      	cmp	r3, #0
 8016218:	f000 814c 	beq.w	80164b4 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 801621c:	687b      	ldr	r3, [r7, #4]
 801621e:	8b5b      	ldrh	r3, [r3, #26]
 8016220:	f043 0302 	orr.w	r3, r3, #2
 8016224:	b29a      	uxth	r2, r3
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801622a:	687b      	ldr	r3, [r7, #4]
 801622c:	2207      	movs	r2, #7
 801622e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8016230:	e140      	b.n	80164b4 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8016232:	6878      	ldr	r0, [r7, #4]
 8016234:	f000 fa5c 	bl	80166f0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8016238:	4b27      	ldr	r3, [pc, #156]	; (80162d8 <tcp_process+0x5d0>)
 801623a:	781b      	ldrb	r3, [r3, #0]
 801623c:	f003 0320 	and.w	r3, r3, #32
 8016240:	2b00      	cmp	r3, #0
 8016242:	d071      	beq.n	8016328 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016244:	4b19      	ldr	r3, [pc, #100]	; (80162ac <tcp_process+0x5a4>)
 8016246:	781b      	ldrb	r3, [r3, #0]
 8016248:	f003 0310 	and.w	r3, r3, #16
 801624c:	2b00      	cmp	r3, #0
 801624e:	d060      	beq.n	8016312 <tcp_process+0x60a>
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016254:	4b16      	ldr	r3, [pc, #88]	; (80162b0 <tcp_process+0x5a8>)
 8016256:	681b      	ldr	r3, [r3, #0]
 8016258:	429a      	cmp	r2, r3
 801625a:	d15a      	bne.n	8016312 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016260:	2b00      	cmp	r3, #0
 8016262:	d156      	bne.n	8016312 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8016264:	687b      	ldr	r3, [r7, #4]
 8016266:	8b5b      	ldrh	r3, [r3, #26]
 8016268:	f043 0302 	orr.w	r3, r3, #2
 801626c:	b29a      	uxth	r2, r3
 801626e:	687b      	ldr	r3, [r7, #4]
 8016270:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8016272:	6878      	ldr	r0, [r7, #4]
 8016274:	f7fe fdbe 	bl	8014df4 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8016278:	4b18      	ldr	r3, [pc, #96]	; (80162dc <tcp_process+0x5d4>)
 801627a:	681b      	ldr	r3, [r3, #0]
 801627c:	687a      	ldr	r2, [r7, #4]
 801627e:	429a      	cmp	r2, r3
 8016280:	d105      	bne.n	801628e <tcp_process+0x586>
 8016282:	4b16      	ldr	r3, [pc, #88]	; (80162dc <tcp_process+0x5d4>)
 8016284:	681b      	ldr	r3, [r3, #0]
 8016286:	68db      	ldr	r3, [r3, #12]
 8016288:	4a14      	ldr	r2, [pc, #80]	; (80162dc <tcp_process+0x5d4>)
 801628a:	6013      	str	r3, [r2, #0]
 801628c:	e02e      	b.n	80162ec <tcp_process+0x5e4>
 801628e:	4b13      	ldr	r3, [pc, #76]	; (80162dc <tcp_process+0x5d4>)
 8016290:	681b      	ldr	r3, [r3, #0]
 8016292:	617b      	str	r3, [r7, #20]
 8016294:	e027      	b.n	80162e6 <tcp_process+0x5de>
 8016296:	697b      	ldr	r3, [r7, #20]
 8016298:	68db      	ldr	r3, [r3, #12]
 801629a:	687a      	ldr	r2, [r7, #4]
 801629c:	429a      	cmp	r2, r3
 801629e:	d11f      	bne.n	80162e0 <tcp_process+0x5d8>
 80162a0:	687b      	ldr	r3, [r7, #4]
 80162a2:	68da      	ldr	r2, [r3, #12]
 80162a4:	697b      	ldr	r3, [r7, #20]
 80162a6:	60da      	str	r2, [r3, #12]
 80162a8:	e020      	b.n	80162ec <tcp_process+0x5e4>
 80162aa:	bf00      	nop
 80162ac:	24004950 	.word	0x24004950
 80162b0:	24004948 	.word	0x24004948
 80162b4:	2400494e 	.word	0x2400494e
 80162b8:	24004944 	.word	0x24004944
 80162bc:	24004934 	.word	0x24004934
 80162c0:	24005970 	.word	0x24005970
 80162c4:	24005974 	.word	0x24005974
 80162c8:	0801eb30 	.word	0x0801eb30
 80162cc:	0801edec 	.word	0x0801edec
 80162d0:	0801eb98 	.word	0x0801eb98
 80162d4:	2400494c 	.word	0x2400494c
 80162d8:	24004951 	.word	0x24004951
 80162dc:	24008a48 	.word	0x24008a48
 80162e0:	697b      	ldr	r3, [r7, #20]
 80162e2:	68db      	ldr	r3, [r3, #12]
 80162e4:	617b      	str	r3, [r7, #20]
 80162e6:	697b      	ldr	r3, [r7, #20]
 80162e8:	2b00      	cmp	r3, #0
 80162ea:	d1d4      	bne.n	8016296 <tcp_process+0x58e>
 80162ec:	687b      	ldr	r3, [r7, #4]
 80162ee:	2200      	movs	r2, #0
 80162f0:	60da      	str	r2, [r3, #12]
 80162f2:	4b77      	ldr	r3, [pc, #476]	; (80164d0 <tcp_process+0x7c8>)
 80162f4:	2201      	movs	r2, #1
 80162f6:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80162f8:	687b      	ldr	r3, [r7, #4]
 80162fa:	220a      	movs	r2, #10
 80162fc:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80162fe:	4b75      	ldr	r3, [pc, #468]	; (80164d4 <tcp_process+0x7cc>)
 8016300:	681a      	ldr	r2, [r3, #0]
 8016302:	687b      	ldr	r3, [r7, #4]
 8016304:	60da      	str	r2, [r3, #12]
 8016306:	4a73      	ldr	r2, [pc, #460]	; (80164d4 <tcp_process+0x7cc>)
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	6013      	str	r3, [r2, #0]
 801630c:	f002 fea6 	bl	801905c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8016310:	e0d2      	b.n	80164b8 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8016312:	687b      	ldr	r3, [r7, #4]
 8016314:	8b5b      	ldrh	r3, [r3, #26]
 8016316:	f043 0302 	orr.w	r3, r3, #2
 801631a:	b29a      	uxth	r2, r3
 801631c:	687b      	ldr	r3, [r7, #4]
 801631e:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	2208      	movs	r2, #8
 8016324:	751a      	strb	r2, [r3, #20]
      break;
 8016326:	e0c7      	b.n	80164b8 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016328:	4b6b      	ldr	r3, [pc, #428]	; (80164d8 <tcp_process+0x7d0>)
 801632a:	781b      	ldrb	r3, [r3, #0]
 801632c:	f003 0310 	and.w	r3, r3, #16
 8016330:	2b00      	cmp	r3, #0
 8016332:	f000 80c1 	beq.w	80164b8 <tcp_process+0x7b0>
 8016336:	687b      	ldr	r3, [r7, #4]
 8016338:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801633a:	4b68      	ldr	r3, [pc, #416]	; (80164dc <tcp_process+0x7d4>)
 801633c:	681b      	ldr	r3, [r3, #0]
 801633e:	429a      	cmp	r2, r3
 8016340:	f040 80ba 	bne.w	80164b8 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016348:	2b00      	cmp	r3, #0
 801634a:	f040 80b5 	bne.w	80164b8 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	2206      	movs	r2, #6
 8016352:	751a      	strb	r2, [r3, #20]
      break;
 8016354:	e0b0      	b.n	80164b8 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8016356:	6878      	ldr	r0, [r7, #4]
 8016358:	f000 f9ca 	bl	80166f0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801635c:	4b60      	ldr	r3, [pc, #384]	; (80164e0 <tcp_process+0x7d8>)
 801635e:	781b      	ldrb	r3, [r3, #0]
 8016360:	f003 0320 	and.w	r3, r3, #32
 8016364:	2b00      	cmp	r3, #0
 8016366:	f000 80a9 	beq.w	80164bc <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801636a:	687b      	ldr	r3, [r7, #4]
 801636c:	8b5b      	ldrh	r3, [r3, #26]
 801636e:	f043 0302 	orr.w	r3, r3, #2
 8016372:	b29a      	uxth	r2, r3
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8016378:	6878      	ldr	r0, [r7, #4]
 801637a:	f7fe fd3b 	bl	8014df4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801637e:	4b59      	ldr	r3, [pc, #356]	; (80164e4 <tcp_process+0x7dc>)
 8016380:	681b      	ldr	r3, [r3, #0]
 8016382:	687a      	ldr	r2, [r7, #4]
 8016384:	429a      	cmp	r2, r3
 8016386:	d105      	bne.n	8016394 <tcp_process+0x68c>
 8016388:	4b56      	ldr	r3, [pc, #344]	; (80164e4 <tcp_process+0x7dc>)
 801638a:	681b      	ldr	r3, [r3, #0]
 801638c:	68db      	ldr	r3, [r3, #12]
 801638e:	4a55      	ldr	r2, [pc, #340]	; (80164e4 <tcp_process+0x7dc>)
 8016390:	6013      	str	r3, [r2, #0]
 8016392:	e013      	b.n	80163bc <tcp_process+0x6b4>
 8016394:	4b53      	ldr	r3, [pc, #332]	; (80164e4 <tcp_process+0x7dc>)
 8016396:	681b      	ldr	r3, [r3, #0]
 8016398:	613b      	str	r3, [r7, #16]
 801639a:	e00c      	b.n	80163b6 <tcp_process+0x6ae>
 801639c:	693b      	ldr	r3, [r7, #16]
 801639e:	68db      	ldr	r3, [r3, #12]
 80163a0:	687a      	ldr	r2, [r7, #4]
 80163a2:	429a      	cmp	r2, r3
 80163a4:	d104      	bne.n	80163b0 <tcp_process+0x6a8>
 80163a6:	687b      	ldr	r3, [r7, #4]
 80163a8:	68da      	ldr	r2, [r3, #12]
 80163aa:	693b      	ldr	r3, [r7, #16]
 80163ac:	60da      	str	r2, [r3, #12]
 80163ae:	e005      	b.n	80163bc <tcp_process+0x6b4>
 80163b0:	693b      	ldr	r3, [r7, #16]
 80163b2:	68db      	ldr	r3, [r3, #12]
 80163b4:	613b      	str	r3, [r7, #16]
 80163b6:	693b      	ldr	r3, [r7, #16]
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	d1ef      	bne.n	801639c <tcp_process+0x694>
 80163bc:	687b      	ldr	r3, [r7, #4]
 80163be:	2200      	movs	r2, #0
 80163c0:	60da      	str	r2, [r3, #12]
 80163c2:	4b43      	ldr	r3, [pc, #268]	; (80164d0 <tcp_process+0x7c8>)
 80163c4:	2201      	movs	r2, #1
 80163c6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	220a      	movs	r2, #10
 80163cc:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80163ce:	4b41      	ldr	r3, [pc, #260]	; (80164d4 <tcp_process+0x7cc>)
 80163d0:	681a      	ldr	r2, [r3, #0]
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	60da      	str	r2, [r3, #12]
 80163d6:	4a3f      	ldr	r2, [pc, #252]	; (80164d4 <tcp_process+0x7cc>)
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	6013      	str	r3, [r2, #0]
 80163dc:	f002 fe3e 	bl	801905c <tcp_timer_needed>
      }
      break;
 80163e0:	e06c      	b.n	80164bc <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80163e2:	6878      	ldr	r0, [r7, #4]
 80163e4:	f000 f984 	bl	80166f0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80163e8:	4b3b      	ldr	r3, [pc, #236]	; (80164d8 <tcp_process+0x7d0>)
 80163ea:	781b      	ldrb	r3, [r3, #0]
 80163ec:	f003 0310 	and.w	r3, r3, #16
 80163f0:	2b00      	cmp	r3, #0
 80163f2:	d065      	beq.n	80164c0 <tcp_process+0x7b8>
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80163f8:	4b38      	ldr	r3, [pc, #224]	; (80164dc <tcp_process+0x7d4>)
 80163fa:	681b      	ldr	r3, [r3, #0]
 80163fc:	429a      	cmp	r2, r3
 80163fe:	d15f      	bne.n	80164c0 <tcp_process+0x7b8>
 8016400:	687b      	ldr	r3, [r7, #4]
 8016402:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016404:	2b00      	cmp	r3, #0
 8016406:	d15b      	bne.n	80164c0 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8016408:	6878      	ldr	r0, [r7, #4]
 801640a:	f7fe fcf3 	bl	8014df4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801640e:	4b35      	ldr	r3, [pc, #212]	; (80164e4 <tcp_process+0x7dc>)
 8016410:	681b      	ldr	r3, [r3, #0]
 8016412:	687a      	ldr	r2, [r7, #4]
 8016414:	429a      	cmp	r2, r3
 8016416:	d105      	bne.n	8016424 <tcp_process+0x71c>
 8016418:	4b32      	ldr	r3, [pc, #200]	; (80164e4 <tcp_process+0x7dc>)
 801641a:	681b      	ldr	r3, [r3, #0]
 801641c:	68db      	ldr	r3, [r3, #12]
 801641e:	4a31      	ldr	r2, [pc, #196]	; (80164e4 <tcp_process+0x7dc>)
 8016420:	6013      	str	r3, [r2, #0]
 8016422:	e013      	b.n	801644c <tcp_process+0x744>
 8016424:	4b2f      	ldr	r3, [pc, #188]	; (80164e4 <tcp_process+0x7dc>)
 8016426:	681b      	ldr	r3, [r3, #0]
 8016428:	60fb      	str	r3, [r7, #12]
 801642a:	e00c      	b.n	8016446 <tcp_process+0x73e>
 801642c:	68fb      	ldr	r3, [r7, #12]
 801642e:	68db      	ldr	r3, [r3, #12]
 8016430:	687a      	ldr	r2, [r7, #4]
 8016432:	429a      	cmp	r2, r3
 8016434:	d104      	bne.n	8016440 <tcp_process+0x738>
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	68da      	ldr	r2, [r3, #12]
 801643a:	68fb      	ldr	r3, [r7, #12]
 801643c:	60da      	str	r2, [r3, #12]
 801643e:	e005      	b.n	801644c <tcp_process+0x744>
 8016440:	68fb      	ldr	r3, [r7, #12]
 8016442:	68db      	ldr	r3, [r3, #12]
 8016444:	60fb      	str	r3, [r7, #12]
 8016446:	68fb      	ldr	r3, [r7, #12]
 8016448:	2b00      	cmp	r3, #0
 801644a:	d1ef      	bne.n	801642c <tcp_process+0x724>
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	2200      	movs	r2, #0
 8016450:	60da      	str	r2, [r3, #12]
 8016452:	4b1f      	ldr	r3, [pc, #124]	; (80164d0 <tcp_process+0x7c8>)
 8016454:	2201      	movs	r2, #1
 8016456:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8016458:	687b      	ldr	r3, [r7, #4]
 801645a:	220a      	movs	r2, #10
 801645c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801645e:	4b1d      	ldr	r3, [pc, #116]	; (80164d4 <tcp_process+0x7cc>)
 8016460:	681a      	ldr	r2, [r3, #0]
 8016462:	687b      	ldr	r3, [r7, #4]
 8016464:	60da      	str	r2, [r3, #12]
 8016466:	4a1b      	ldr	r2, [pc, #108]	; (80164d4 <tcp_process+0x7cc>)
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	6013      	str	r3, [r2, #0]
 801646c:	f002 fdf6 	bl	801905c <tcp_timer_needed>
      }
      break;
 8016470:	e026      	b.n	80164c0 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8016472:	6878      	ldr	r0, [r7, #4]
 8016474:	f000 f93c 	bl	80166f0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016478:	4b17      	ldr	r3, [pc, #92]	; (80164d8 <tcp_process+0x7d0>)
 801647a:	781b      	ldrb	r3, [r3, #0]
 801647c:	f003 0310 	and.w	r3, r3, #16
 8016480:	2b00      	cmp	r3, #0
 8016482:	d01f      	beq.n	80164c4 <tcp_process+0x7bc>
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016488:	4b14      	ldr	r3, [pc, #80]	; (80164dc <tcp_process+0x7d4>)
 801648a:	681b      	ldr	r3, [r3, #0]
 801648c:	429a      	cmp	r2, r3
 801648e:	d119      	bne.n	80164c4 <tcp_process+0x7bc>
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016494:	2b00      	cmp	r3, #0
 8016496:	d115      	bne.n	80164c4 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8016498:	4b11      	ldr	r3, [pc, #68]	; (80164e0 <tcp_process+0x7d8>)
 801649a:	781b      	ldrb	r3, [r3, #0]
 801649c:	f043 0310 	orr.w	r3, r3, #16
 80164a0:	b2da      	uxtb	r2, r3
 80164a2:	4b0f      	ldr	r3, [pc, #60]	; (80164e0 <tcp_process+0x7d8>)
 80164a4:	701a      	strb	r2, [r3, #0]
      }
      break;
 80164a6:	e00d      	b.n	80164c4 <tcp_process+0x7bc>
    default:
      break;
 80164a8:	bf00      	nop
 80164aa:	e00c      	b.n	80164c6 <tcp_process+0x7be>
      break;
 80164ac:	bf00      	nop
 80164ae:	e00a      	b.n	80164c6 <tcp_process+0x7be>
      break;
 80164b0:	bf00      	nop
 80164b2:	e008      	b.n	80164c6 <tcp_process+0x7be>
      break;
 80164b4:	bf00      	nop
 80164b6:	e006      	b.n	80164c6 <tcp_process+0x7be>
      break;
 80164b8:	bf00      	nop
 80164ba:	e004      	b.n	80164c6 <tcp_process+0x7be>
      break;
 80164bc:	bf00      	nop
 80164be:	e002      	b.n	80164c6 <tcp_process+0x7be>
      break;
 80164c0:	bf00      	nop
 80164c2:	e000      	b.n	80164c6 <tcp_process+0x7be>
      break;
 80164c4:	bf00      	nop
  }
  return ERR_OK;
 80164c6:	2300      	movs	r3, #0
}
 80164c8:	4618      	mov	r0, r3
 80164ca:	3724      	adds	r7, #36	; 0x24
 80164cc:	46bd      	mov	sp, r7
 80164ce:	bd90      	pop	{r4, r7, pc}
 80164d0:	24008a44 	.word	0x24008a44
 80164d4:	24008a58 	.word	0x24008a58
 80164d8:	24004950 	.word	0x24004950
 80164dc:	24004948 	.word	0x24004948
 80164e0:	24004951 	.word	0x24004951
 80164e4:	24008a48 	.word	0x24008a48

080164e8 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80164e8:	b590      	push	{r4, r7, lr}
 80164ea:	b085      	sub	sp, #20
 80164ec:	af00      	add	r7, sp, #0
 80164ee:	6078      	str	r0, [r7, #4]
 80164f0:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80164f2:	687b      	ldr	r3, [r7, #4]
 80164f4:	2b00      	cmp	r3, #0
 80164f6:	d106      	bne.n	8016506 <tcp_oos_insert_segment+0x1e>
 80164f8:	4b3b      	ldr	r3, [pc, #236]	; (80165e8 <tcp_oos_insert_segment+0x100>)
 80164fa:	f240 421f 	movw	r2, #1055	; 0x41f
 80164fe:	493b      	ldr	r1, [pc, #236]	; (80165ec <tcp_oos_insert_segment+0x104>)
 8016500:	483b      	ldr	r0, [pc, #236]	; (80165f0 <tcp_oos_insert_segment+0x108>)
 8016502:	f004 fb31 	bl	801ab68 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	68db      	ldr	r3, [r3, #12]
 801650a:	899b      	ldrh	r3, [r3, #12]
 801650c:	b29b      	uxth	r3, r3
 801650e:	4618      	mov	r0, r3
 8016510:	f7f7 f882 	bl	800d618 <lwip_htons>
 8016514:	4603      	mov	r3, r0
 8016516:	b2db      	uxtb	r3, r3
 8016518:	f003 0301 	and.w	r3, r3, #1
 801651c:	2b00      	cmp	r3, #0
 801651e:	d028      	beq.n	8016572 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8016520:	6838      	ldr	r0, [r7, #0]
 8016522:	f7fe fa67 	bl	80149f4 <tcp_segs_free>
    next = NULL;
 8016526:	2300      	movs	r3, #0
 8016528:	603b      	str	r3, [r7, #0]
 801652a:	e056      	b.n	80165da <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801652c:	683b      	ldr	r3, [r7, #0]
 801652e:	68db      	ldr	r3, [r3, #12]
 8016530:	899b      	ldrh	r3, [r3, #12]
 8016532:	b29b      	uxth	r3, r3
 8016534:	4618      	mov	r0, r3
 8016536:	f7f7 f86f 	bl	800d618 <lwip_htons>
 801653a:	4603      	mov	r3, r0
 801653c:	b2db      	uxtb	r3, r3
 801653e:	f003 0301 	and.w	r3, r3, #1
 8016542:	2b00      	cmp	r3, #0
 8016544:	d00d      	beq.n	8016562 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8016546:	687b      	ldr	r3, [r7, #4]
 8016548:	68db      	ldr	r3, [r3, #12]
 801654a:	899b      	ldrh	r3, [r3, #12]
 801654c:	b29c      	uxth	r4, r3
 801654e:	2001      	movs	r0, #1
 8016550:	f7f7 f862 	bl	800d618 <lwip_htons>
 8016554:	4603      	mov	r3, r0
 8016556:	461a      	mov	r2, r3
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	68db      	ldr	r3, [r3, #12]
 801655c:	4322      	orrs	r2, r4
 801655e:	b292      	uxth	r2, r2
 8016560:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8016562:	683b      	ldr	r3, [r7, #0]
 8016564:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8016566:	683b      	ldr	r3, [r7, #0]
 8016568:	681b      	ldr	r3, [r3, #0]
 801656a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 801656c:	68f8      	ldr	r0, [r7, #12]
 801656e:	f7fe fa55 	bl	8014a1c <tcp_seg_free>
    while (next &&
 8016572:	683b      	ldr	r3, [r7, #0]
 8016574:	2b00      	cmp	r3, #0
 8016576:	d00e      	beq.n	8016596 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8016578:	687b      	ldr	r3, [r7, #4]
 801657a:	891b      	ldrh	r3, [r3, #8]
 801657c:	461a      	mov	r2, r3
 801657e:	4b1d      	ldr	r3, [pc, #116]	; (80165f4 <tcp_oos_insert_segment+0x10c>)
 8016580:	681b      	ldr	r3, [r3, #0]
 8016582:	441a      	add	r2, r3
 8016584:	683b      	ldr	r3, [r7, #0]
 8016586:	68db      	ldr	r3, [r3, #12]
 8016588:	685b      	ldr	r3, [r3, #4]
 801658a:	6839      	ldr	r1, [r7, #0]
 801658c:	8909      	ldrh	r1, [r1, #8]
 801658e:	440b      	add	r3, r1
 8016590:	1ad3      	subs	r3, r2, r3
    while (next &&
 8016592:	2b00      	cmp	r3, #0
 8016594:	daca      	bge.n	801652c <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8016596:	683b      	ldr	r3, [r7, #0]
 8016598:	2b00      	cmp	r3, #0
 801659a:	d01e      	beq.n	80165da <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	891b      	ldrh	r3, [r3, #8]
 80165a0:	461a      	mov	r2, r3
 80165a2:	4b14      	ldr	r3, [pc, #80]	; (80165f4 <tcp_oos_insert_segment+0x10c>)
 80165a4:	681b      	ldr	r3, [r3, #0]
 80165a6:	441a      	add	r2, r3
 80165a8:	683b      	ldr	r3, [r7, #0]
 80165aa:	68db      	ldr	r3, [r3, #12]
 80165ac:	685b      	ldr	r3, [r3, #4]
 80165ae:	1ad3      	subs	r3, r2, r3
    if (next &&
 80165b0:	2b00      	cmp	r3, #0
 80165b2:	dd12      	ble.n	80165da <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80165b4:	683b      	ldr	r3, [r7, #0]
 80165b6:	68db      	ldr	r3, [r3, #12]
 80165b8:	685b      	ldr	r3, [r3, #4]
 80165ba:	b29a      	uxth	r2, r3
 80165bc:	4b0d      	ldr	r3, [pc, #52]	; (80165f4 <tcp_oos_insert_segment+0x10c>)
 80165be:	681b      	ldr	r3, [r3, #0]
 80165c0:	b29b      	uxth	r3, r3
 80165c2:	1ad3      	subs	r3, r2, r3
 80165c4:	b29a      	uxth	r2, r3
 80165c6:	687b      	ldr	r3, [r7, #4]
 80165c8:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80165ca:	687b      	ldr	r3, [r7, #4]
 80165cc:	685a      	ldr	r2, [r3, #4]
 80165ce:	687b      	ldr	r3, [r7, #4]
 80165d0:	891b      	ldrh	r3, [r3, #8]
 80165d2:	4619      	mov	r1, r3
 80165d4:	4610      	mov	r0, r2
 80165d6:	f7fc fd01 	bl	8012fdc <pbuf_realloc>
    }
  }
  cseg->next = next;
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	683a      	ldr	r2, [r7, #0]
 80165de:	601a      	str	r2, [r3, #0]
}
 80165e0:	bf00      	nop
 80165e2:	3714      	adds	r7, #20
 80165e4:	46bd      	mov	sp, r7
 80165e6:	bd90      	pop	{r4, r7, pc}
 80165e8:	0801eb30 	.word	0x0801eb30
 80165ec:	0801ee0c 	.word	0x0801ee0c
 80165f0:	0801eb98 	.word	0x0801eb98
 80165f4:	24004944 	.word	0x24004944

080165f8 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80165f8:	b5b0      	push	{r4, r5, r7, lr}
 80165fa:	b086      	sub	sp, #24
 80165fc:	af00      	add	r7, sp, #0
 80165fe:	60f8      	str	r0, [r7, #12]
 8016600:	60b9      	str	r1, [r7, #8]
 8016602:	607a      	str	r2, [r7, #4]
 8016604:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8016606:	e03e      	b.n	8016686 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8016608:	68bb      	ldr	r3, [r7, #8]
 801660a:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 801660c:	68bb      	ldr	r3, [r7, #8]
 801660e:	681b      	ldr	r3, [r3, #0]
 8016610:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8016612:	697b      	ldr	r3, [r7, #20]
 8016614:	685b      	ldr	r3, [r3, #4]
 8016616:	4618      	mov	r0, r3
 8016618:	f7fc fef4 	bl	8013404 <pbuf_clen>
 801661c:	4603      	mov	r3, r0
 801661e:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8016620:	68fb      	ldr	r3, [r7, #12]
 8016622:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016626:	8a7a      	ldrh	r2, [r7, #18]
 8016628:	429a      	cmp	r2, r3
 801662a:	d906      	bls.n	801663a <tcp_free_acked_segments+0x42>
 801662c:	4b2a      	ldr	r3, [pc, #168]	; (80166d8 <tcp_free_acked_segments+0xe0>)
 801662e:	f240 4257 	movw	r2, #1111	; 0x457
 8016632:	492a      	ldr	r1, [pc, #168]	; (80166dc <tcp_free_acked_segments+0xe4>)
 8016634:	482a      	ldr	r0, [pc, #168]	; (80166e0 <tcp_free_acked_segments+0xe8>)
 8016636:	f004 fa97 	bl	801ab68 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801663a:	68fb      	ldr	r3, [r7, #12]
 801663c:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8016640:	8a7b      	ldrh	r3, [r7, #18]
 8016642:	1ad3      	subs	r3, r2, r3
 8016644:	b29a      	uxth	r2, r3
 8016646:	68fb      	ldr	r3, [r7, #12]
 8016648:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801664c:	697b      	ldr	r3, [r7, #20]
 801664e:	891a      	ldrh	r2, [r3, #8]
 8016650:	4b24      	ldr	r3, [pc, #144]	; (80166e4 <tcp_free_acked_segments+0xec>)
 8016652:	881b      	ldrh	r3, [r3, #0]
 8016654:	4413      	add	r3, r2
 8016656:	b29a      	uxth	r2, r3
 8016658:	4b22      	ldr	r3, [pc, #136]	; (80166e4 <tcp_free_acked_segments+0xec>)
 801665a:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 801665c:	6978      	ldr	r0, [r7, #20]
 801665e:	f7fe f9dd 	bl	8014a1c <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8016662:	68fb      	ldr	r3, [r7, #12]
 8016664:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016668:	2b00      	cmp	r3, #0
 801666a:	d00c      	beq.n	8016686 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801666c:	68bb      	ldr	r3, [r7, #8]
 801666e:	2b00      	cmp	r3, #0
 8016670:	d109      	bne.n	8016686 <tcp_free_acked_segments+0x8e>
 8016672:	683b      	ldr	r3, [r7, #0]
 8016674:	2b00      	cmp	r3, #0
 8016676:	d106      	bne.n	8016686 <tcp_free_acked_segments+0x8e>
 8016678:	4b17      	ldr	r3, [pc, #92]	; (80166d8 <tcp_free_acked_segments+0xe0>)
 801667a:	f240 4262 	movw	r2, #1122	; 0x462
 801667e:	491a      	ldr	r1, [pc, #104]	; (80166e8 <tcp_free_acked_segments+0xf0>)
 8016680:	4817      	ldr	r0, [pc, #92]	; (80166e0 <tcp_free_acked_segments+0xe8>)
 8016682:	f004 fa71 	bl	801ab68 <iprintf>
  while (seg_list != NULL &&
 8016686:	68bb      	ldr	r3, [r7, #8]
 8016688:	2b00      	cmp	r3, #0
 801668a:	d020      	beq.n	80166ce <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801668c:	68bb      	ldr	r3, [r7, #8]
 801668e:	68db      	ldr	r3, [r3, #12]
 8016690:	685b      	ldr	r3, [r3, #4]
 8016692:	4618      	mov	r0, r3
 8016694:	f7f6 ffd5 	bl	800d642 <lwip_htonl>
 8016698:	4604      	mov	r4, r0
 801669a:	68bb      	ldr	r3, [r7, #8]
 801669c:	891b      	ldrh	r3, [r3, #8]
 801669e:	461d      	mov	r5, r3
 80166a0:	68bb      	ldr	r3, [r7, #8]
 80166a2:	68db      	ldr	r3, [r3, #12]
 80166a4:	899b      	ldrh	r3, [r3, #12]
 80166a6:	b29b      	uxth	r3, r3
 80166a8:	4618      	mov	r0, r3
 80166aa:	f7f6 ffb5 	bl	800d618 <lwip_htons>
 80166ae:	4603      	mov	r3, r0
 80166b0:	b2db      	uxtb	r3, r3
 80166b2:	f003 0303 	and.w	r3, r3, #3
 80166b6:	2b00      	cmp	r3, #0
 80166b8:	d001      	beq.n	80166be <tcp_free_acked_segments+0xc6>
 80166ba:	2301      	movs	r3, #1
 80166bc:	e000      	b.n	80166c0 <tcp_free_acked_segments+0xc8>
 80166be:	2300      	movs	r3, #0
 80166c0:	442b      	add	r3, r5
 80166c2:	18e2      	adds	r2, r4, r3
 80166c4:	4b09      	ldr	r3, [pc, #36]	; (80166ec <tcp_free_acked_segments+0xf4>)
 80166c6:	681b      	ldr	r3, [r3, #0]
 80166c8:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80166ca:	2b00      	cmp	r3, #0
 80166cc:	dd9c      	ble.n	8016608 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80166ce:	68bb      	ldr	r3, [r7, #8]
}
 80166d0:	4618      	mov	r0, r3
 80166d2:	3718      	adds	r7, #24
 80166d4:	46bd      	mov	sp, r7
 80166d6:	bdb0      	pop	{r4, r5, r7, pc}
 80166d8:	0801eb30 	.word	0x0801eb30
 80166dc:	0801ee34 	.word	0x0801ee34
 80166e0:	0801eb98 	.word	0x0801eb98
 80166e4:	2400494c 	.word	0x2400494c
 80166e8:	0801ee5c 	.word	0x0801ee5c
 80166ec:	24004948 	.word	0x24004948

080166f0 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80166f0:	b5b0      	push	{r4, r5, r7, lr}
 80166f2:	b094      	sub	sp, #80	; 0x50
 80166f4:	af00      	add	r7, sp, #0
 80166f6:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80166f8:	2300      	movs	r3, #0
 80166fa:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80166fc:	687b      	ldr	r3, [r7, #4]
 80166fe:	2b00      	cmp	r3, #0
 8016700:	d106      	bne.n	8016710 <tcp_receive+0x20>
 8016702:	4ba6      	ldr	r3, [pc, #664]	; (801699c <tcp_receive+0x2ac>)
 8016704:	f240 427b 	movw	r2, #1147	; 0x47b
 8016708:	49a5      	ldr	r1, [pc, #660]	; (80169a0 <tcp_receive+0x2b0>)
 801670a:	48a6      	ldr	r0, [pc, #664]	; (80169a4 <tcp_receive+0x2b4>)
 801670c:	f004 fa2c 	bl	801ab68 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8016710:	687b      	ldr	r3, [r7, #4]
 8016712:	7d1b      	ldrb	r3, [r3, #20]
 8016714:	2b03      	cmp	r3, #3
 8016716:	d806      	bhi.n	8016726 <tcp_receive+0x36>
 8016718:	4ba0      	ldr	r3, [pc, #640]	; (801699c <tcp_receive+0x2ac>)
 801671a:	f240 427c 	movw	r2, #1148	; 0x47c
 801671e:	49a2      	ldr	r1, [pc, #648]	; (80169a8 <tcp_receive+0x2b8>)
 8016720:	48a0      	ldr	r0, [pc, #640]	; (80169a4 <tcp_receive+0x2b4>)
 8016722:	f004 fa21 	bl	801ab68 <iprintf>

  if (flags & TCP_ACK) {
 8016726:	4ba1      	ldr	r3, [pc, #644]	; (80169ac <tcp_receive+0x2bc>)
 8016728:	781b      	ldrb	r3, [r3, #0]
 801672a:	f003 0310 	and.w	r3, r3, #16
 801672e:	2b00      	cmp	r3, #0
 8016730:	f000 8263 	beq.w	8016bfa <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8016734:	687b      	ldr	r3, [r7, #4]
 8016736:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801673a:	461a      	mov	r2, r3
 801673c:	687b      	ldr	r3, [r7, #4]
 801673e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016740:	4413      	add	r3, r2
 8016742:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8016744:	687b      	ldr	r3, [r7, #4]
 8016746:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8016748:	4b99      	ldr	r3, [pc, #612]	; (80169b0 <tcp_receive+0x2c0>)
 801674a:	681b      	ldr	r3, [r3, #0]
 801674c:	1ad3      	subs	r3, r2, r3
 801674e:	2b00      	cmp	r3, #0
 8016750:	db1b      	blt.n	801678a <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016752:	687b      	ldr	r3, [r7, #4]
 8016754:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8016756:	4b96      	ldr	r3, [pc, #600]	; (80169b0 <tcp_receive+0x2c0>)
 8016758:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801675a:	429a      	cmp	r2, r3
 801675c:	d106      	bne.n	801676c <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8016762:	4b94      	ldr	r3, [pc, #592]	; (80169b4 <tcp_receive+0x2c4>)
 8016764:	681b      	ldr	r3, [r3, #0]
 8016766:	1ad3      	subs	r3, r2, r3
 8016768:	2b00      	cmp	r3, #0
 801676a:	db0e      	blt.n	801678a <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801676c:	687b      	ldr	r3, [r7, #4]
 801676e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8016770:	4b90      	ldr	r3, [pc, #576]	; (80169b4 <tcp_receive+0x2c4>)
 8016772:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016774:	429a      	cmp	r2, r3
 8016776:	d125      	bne.n	80167c4 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8016778:	4b8f      	ldr	r3, [pc, #572]	; (80169b8 <tcp_receive+0x2c8>)
 801677a:	681b      	ldr	r3, [r3, #0]
 801677c:	89db      	ldrh	r3, [r3, #14]
 801677e:	b29a      	uxth	r2, r3
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016786:	429a      	cmp	r2, r3
 8016788:	d91c      	bls.n	80167c4 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801678a:	4b8b      	ldr	r3, [pc, #556]	; (80169b8 <tcp_receive+0x2c8>)
 801678c:	681b      	ldr	r3, [r3, #0]
 801678e:	89db      	ldrh	r3, [r3, #14]
 8016790:	b29a      	uxth	r2, r3
 8016792:	687b      	ldr	r3, [r7, #4]
 8016794:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8016798:	687b      	ldr	r3, [r7, #4]
 801679a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 801679e:	687b      	ldr	r3, [r7, #4]
 80167a0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80167a4:	429a      	cmp	r2, r3
 80167a6:	d205      	bcs.n	80167b4 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80167a8:	687b      	ldr	r3, [r7, #4]
 80167aa:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80167ae:	687b      	ldr	r3, [r7, #4]
 80167b0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 80167b4:	4b7e      	ldr	r3, [pc, #504]	; (80169b0 <tcp_receive+0x2c0>)
 80167b6:	681a      	ldr	r2, [r3, #0]
 80167b8:	687b      	ldr	r3, [r7, #4]
 80167ba:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 80167bc:	4b7d      	ldr	r3, [pc, #500]	; (80169b4 <tcp_receive+0x2c4>)
 80167be:	681a      	ldr	r2, [r3, #0]
 80167c0:	687b      	ldr	r3, [r7, #4]
 80167c2:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80167c4:	4b7b      	ldr	r3, [pc, #492]	; (80169b4 <tcp_receive+0x2c4>)
 80167c6:	681a      	ldr	r2, [r3, #0]
 80167c8:	687b      	ldr	r3, [r7, #4]
 80167ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80167cc:	1ad3      	subs	r3, r2, r3
 80167ce:	2b00      	cmp	r3, #0
 80167d0:	dc58      	bgt.n	8016884 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80167d2:	4b7a      	ldr	r3, [pc, #488]	; (80169bc <tcp_receive+0x2cc>)
 80167d4:	881b      	ldrh	r3, [r3, #0]
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	d14b      	bne.n	8016872 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80167da:	687b      	ldr	r3, [r7, #4]
 80167dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80167de:	687a      	ldr	r2, [r7, #4]
 80167e0:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 80167e4:	4413      	add	r3, r2
 80167e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80167e8:	429a      	cmp	r2, r3
 80167ea:	d142      	bne.n	8016872 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80167ec:	687b      	ldr	r3, [r7, #4]
 80167ee:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	db3d      	blt.n	8016872 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80167f6:	687b      	ldr	r3, [r7, #4]
 80167f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80167fa:	4b6e      	ldr	r3, [pc, #440]	; (80169b4 <tcp_receive+0x2c4>)
 80167fc:	681b      	ldr	r3, [r3, #0]
 80167fe:	429a      	cmp	r2, r3
 8016800:	d137      	bne.n	8016872 <tcp_receive+0x182>
              found_dupack = 1;
 8016802:	2301      	movs	r3, #1
 8016804:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8016806:	687b      	ldr	r3, [r7, #4]
 8016808:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801680c:	2bff      	cmp	r3, #255	; 0xff
 801680e:	d007      	beq.n	8016820 <tcp_receive+0x130>
                ++pcb->dupacks;
 8016810:	687b      	ldr	r3, [r7, #4]
 8016812:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016816:	3301      	adds	r3, #1
 8016818:	b2da      	uxtb	r2, r3
 801681a:	687b      	ldr	r3, [r7, #4]
 801681c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016826:	2b03      	cmp	r3, #3
 8016828:	d91b      	bls.n	8016862 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801682a:	687b      	ldr	r3, [r7, #4]
 801682c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016830:	687b      	ldr	r3, [r7, #4]
 8016832:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016834:	4413      	add	r3, r2
 8016836:	b29a      	uxth	r2, r3
 8016838:	687b      	ldr	r3, [r7, #4]
 801683a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801683e:	429a      	cmp	r2, r3
 8016840:	d30a      	bcc.n	8016858 <tcp_receive+0x168>
 8016842:	687b      	ldr	r3, [r7, #4]
 8016844:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016848:	687b      	ldr	r3, [r7, #4]
 801684a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801684c:	4413      	add	r3, r2
 801684e:	b29a      	uxth	r2, r3
 8016850:	687b      	ldr	r3, [r7, #4]
 8016852:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016856:	e004      	b.n	8016862 <tcp_receive+0x172>
 8016858:	687b      	ldr	r3, [r7, #4]
 801685a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801685e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8016862:	687b      	ldr	r3, [r7, #4]
 8016864:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016868:	2b02      	cmp	r3, #2
 801686a:	d902      	bls.n	8016872 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 801686c:	6878      	ldr	r0, [r7, #4]
 801686e:	f001 feed 	bl	801864c <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8016872:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016874:	2b00      	cmp	r3, #0
 8016876:	f040 8160 	bne.w	8016b3a <tcp_receive+0x44a>
        pcb->dupacks = 0;
 801687a:	687b      	ldr	r3, [r7, #4]
 801687c:	2200      	movs	r2, #0
 801687e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8016882:	e15a      	b.n	8016b3a <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016884:	4b4b      	ldr	r3, [pc, #300]	; (80169b4 <tcp_receive+0x2c4>)
 8016886:	681a      	ldr	r2, [r3, #0]
 8016888:	687b      	ldr	r3, [r7, #4]
 801688a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801688c:	1ad3      	subs	r3, r2, r3
 801688e:	3b01      	subs	r3, #1
 8016890:	2b00      	cmp	r3, #0
 8016892:	f2c0 814d 	blt.w	8016b30 <tcp_receive+0x440>
 8016896:	4b47      	ldr	r3, [pc, #284]	; (80169b4 <tcp_receive+0x2c4>)
 8016898:	681a      	ldr	r2, [r3, #0]
 801689a:	687b      	ldr	r3, [r7, #4]
 801689c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801689e:	1ad3      	subs	r3, r2, r3
 80168a0:	2b00      	cmp	r3, #0
 80168a2:	f300 8145 	bgt.w	8016b30 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80168a6:	687b      	ldr	r3, [r7, #4]
 80168a8:	8b5b      	ldrh	r3, [r3, #26]
 80168aa:	f003 0304 	and.w	r3, r3, #4
 80168ae:	2b00      	cmp	r3, #0
 80168b0:	d010      	beq.n	80168d4 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 80168b2:	687b      	ldr	r3, [r7, #4]
 80168b4:	8b5b      	ldrh	r3, [r3, #26]
 80168b6:	f023 0304 	bic.w	r3, r3, #4
 80168ba:	b29a      	uxth	r2, r3
 80168bc:	687b      	ldr	r3, [r7, #4]
 80168be:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80168c0:	687b      	ldr	r3, [r7, #4]
 80168c2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80168c6:	687b      	ldr	r3, [r7, #4]
 80168c8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 80168cc:	687b      	ldr	r3, [r7, #4]
 80168ce:	2200      	movs	r2, #0
 80168d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80168d4:	687b      	ldr	r3, [r7, #4]
 80168d6:	2200      	movs	r2, #0
 80168d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80168dc:	687b      	ldr	r3, [r7, #4]
 80168de:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80168e2:	10db      	asrs	r3, r3, #3
 80168e4:	b21b      	sxth	r3, r3
 80168e6:	b29a      	uxth	r2, r3
 80168e8:	687b      	ldr	r3, [r7, #4]
 80168ea:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80168ee:	b29b      	uxth	r3, r3
 80168f0:	4413      	add	r3, r2
 80168f2:	b29b      	uxth	r3, r3
 80168f4:	b21a      	sxth	r2, r3
 80168f6:	687b      	ldr	r3, [r7, #4]
 80168f8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80168fc:	4b2d      	ldr	r3, [pc, #180]	; (80169b4 <tcp_receive+0x2c4>)
 80168fe:	681b      	ldr	r3, [r3, #0]
 8016900:	b29a      	uxth	r2, r3
 8016902:	687b      	ldr	r3, [r7, #4]
 8016904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016906:	b29b      	uxth	r3, r3
 8016908:	1ad3      	subs	r3, r2, r3
 801690a:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801690c:	687b      	ldr	r3, [r7, #4]
 801690e:	2200      	movs	r2, #0
 8016910:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8016914:	4b27      	ldr	r3, [pc, #156]	; (80169b4 <tcp_receive+0x2c4>)
 8016916:	681a      	ldr	r2, [r3, #0]
 8016918:	687b      	ldr	r3, [r7, #4]
 801691a:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801691c:	687b      	ldr	r3, [r7, #4]
 801691e:	7d1b      	ldrb	r3, [r3, #20]
 8016920:	2b03      	cmp	r3, #3
 8016922:	f240 8096 	bls.w	8016a52 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8016926:	687b      	ldr	r3, [r7, #4]
 8016928:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801692c:	687b      	ldr	r3, [r7, #4]
 801692e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8016932:	429a      	cmp	r2, r3
 8016934:	d244      	bcs.n	80169c0 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8016936:	687b      	ldr	r3, [r7, #4]
 8016938:	8b5b      	ldrh	r3, [r3, #26]
 801693a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801693e:	2b00      	cmp	r3, #0
 8016940:	d001      	beq.n	8016946 <tcp_receive+0x256>
 8016942:	2301      	movs	r3, #1
 8016944:	e000      	b.n	8016948 <tcp_receive+0x258>
 8016946:	2302      	movs	r3, #2
 8016948:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801694c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8016950:	b29a      	uxth	r2, r3
 8016952:	687b      	ldr	r3, [r7, #4]
 8016954:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016956:	fb12 f303 	smulbb	r3, r2, r3
 801695a:	b29b      	uxth	r3, r3
 801695c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801695e:	4293      	cmp	r3, r2
 8016960:	bf28      	it	cs
 8016962:	4613      	movcs	r3, r2
 8016964:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8016966:	687b      	ldr	r3, [r7, #4]
 8016968:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801696c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801696e:	4413      	add	r3, r2
 8016970:	b29a      	uxth	r2, r3
 8016972:	687b      	ldr	r3, [r7, #4]
 8016974:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016978:	429a      	cmp	r2, r3
 801697a:	d309      	bcc.n	8016990 <tcp_receive+0x2a0>
 801697c:	687b      	ldr	r3, [r7, #4]
 801697e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016982:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8016984:	4413      	add	r3, r2
 8016986:	b29a      	uxth	r2, r3
 8016988:	687b      	ldr	r3, [r7, #4]
 801698a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801698e:	e060      	b.n	8016a52 <tcp_receive+0x362>
 8016990:	687b      	ldr	r3, [r7, #4]
 8016992:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016996:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801699a:	e05a      	b.n	8016a52 <tcp_receive+0x362>
 801699c:	0801eb30 	.word	0x0801eb30
 80169a0:	0801ee7c 	.word	0x0801ee7c
 80169a4:	0801eb98 	.word	0x0801eb98
 80169a8:	0801ee98 	.word	0x0801ee98
 80169ac:	24004950 	.word	0x24004950
 80169b0:	24004944 	.word	0x24004944
 80169b4:	24004948 	.word	0x24004948
 80169b8:	24004934 	.word	0x24004934
 80169bc:	2400494e 	.word	0x2400494e
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80169c0:	687b      	ldr	r3, [r7, #4]
 80169c2:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80169c6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80169c8:	4413      	add	r3, r2
 80169ca:	b29a      	uxth	r2, r3
 80169cc:	687b      	ldr	r3, [r7, #4]
 80169ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80169d2:	429a      	cmp	r2, r3
 80169d4:	d309      	bcc.n	80169ea <tcp_receive+0x2fa>
 80169d6:	687b      	ldr	r3, [r7, #4]
 80169d8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80169dc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80169de:	4413      	add	r3, r2
 80169e0:	b29a      	uxth	r2, r3
 80169e2:	687b      	ldr	r3, [r7, #4]
 80169e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80169e8:	e004      	b.n	80169f4 <tcp_receive+0x304>
 80169ea:	687b      	ldr	r3, [r7, #4]
 80169ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80169f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80169f4:	687b      	ldr	r3, [r7, #4]
 80169f6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80169fa:	687b      	ldr	r3, [r7, #4]
 80169fc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016a00:	429a      	cmp	r2, r3
 8016a02:	d326      	bcc.n	8016a52 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016a10:	1ad3      	subs	r3, r2, r3
 8016a12:	b29a      	uxth	r2, r3
 8016a14:	687b      	ldr	r3, [r7, #4]
 8016a16:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8016a1a:	687b      	ldr	r3, [r7, #4]
 8016a1c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016a20:	687b      	ldr	r3, [r7, #4]
 8016a22:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016a24:	4413      	add	r3, r2
 8016a26:	b29a      	uxth	r2, r3
 8016a28:	687b      	ldr	r3, [r7, #4]
 8016a2a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016a2e:	429a      	cmp	r2, r3
 8016a30:	d30a      	bcc.n	8016a48 <tcp_receive+0x358>
 8016a32:	687b      	ldr	r3, [r7, #4]
 8016a34:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016a38:	687b      	ldr	r3, [r7, #4]
 8016a3a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016a3c:	4413      	add	r3, r2
 8016a3e:	b29a      	uxth	r2, r3
 8016a40:	687b      	ldr	r3, [r7, #4]
 8016a42:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016a46:	e004      	b.n	8016a52 <tcp_receive+0x362>
 8016a48:	687b      	ldr	r3, [r7, #4]
 8016a4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016a4e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8016a56:	687b      	ldr	r3, [r7, #4]
 8016a58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016a5a:	4a98      	ldr	r2, [pc, #608]	; (8016cbc <tcp_receive+0x5cc>)
 8016a5c:	6878      	ldr	r0, [r7, #4]
 8016a5e:	f7ff fdcb 	bl	80165f8 <tcp_free_acked_segments>
 8016a62:	4602      	mov	r2, r0
 8016a64:	687b      	ldr	r3, [r7, #4]
 8016a66:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8016a68:	687b      	ldr	r3, [r7, #4]
 8016a6a:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8016a6c:	687b      	ldr	r3, [r7, #4]
 8016a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016a70:	4a93      	ldr	r2, [pc, #588]	; (8016cc0 <tcp_receive+0x5d0>)
 8016a72:	6878      	ldr	r0, [r7, #4]
 8016a74:	f7ff fdc0 	bl	80165f8 <tcp_free_acked_segments>
 8016a78:	4602      	mov	r2, r0
 8016a7a:	687b      	ldr	r3, [r7, #4]
 8016a7c:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8016a7e:	687b      	ldr	r3, [r7, #4]
 8016a80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016a82:	2b00      	cmp	r3, #0
 8016a84:	d104      	bne.n	8016a90 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8016a86:	687b      	ldr	r3, [r7, #4]
 8016a88:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016a8c:	861a      	strh	r2, [r3, #48]	; 0x30
 8016a8e:	e002      	b.n	8016a96 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	2200      	movs	r2, #0
 8016a94:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8016a96:	687b      	ldr	r3, [r7, #4]
 8016a98:	2200      	movs	r2, #0
 8016a9a:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8016a9c:	687b      	ldr	r3, [r7, #4]
 8016a9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016aa0:	2b00      	cmp	r3, #0
 8016aa2:	d103      	bne.n	8016aac <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8016aa4:	687b      	ldr	r3, [r7, #4]
 8016aa6:	2200      	movs	r2, #0
 8016aa8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8016aac:	687b      	ldr	r3, [r7, #4]
 8016aae:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8016ab2:	4b84      	ldr	r3, [pc, #528]	; (8016cc4 <tcp_receive+0x5d4>)
 8016ab4:	881b      	ldrh	r3, [r3, #0]
 8016ab6:	4413      	add	r3, r2
 8016ab8:	b29a      	uxth	r2, r3
 8016aba:	687b      	ldr	r3, [r7, #4]
 8016abc:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8016ac0:	687b      	ldr	r3, [r7, #4]
 8016ac2:	8b5b      	ldrh	r3, [r3, #26]
 8016ac4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8016ac8:	2b00      	cmp	r3, #0
 8016aca:	d035      	beq.n	8016b38 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8016acc:	687b      	ldr	r3, [r7, #4]
 8016ace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016ad0:	2b00      	cmp	r3, #0
 8016ad2:	d118      	bne.n	8016b06 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8016ad4:	687b      	ldr	r3, [r7, #4]
 8016ad6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016ad8:	2b00      	cmp	r3, #0
 8016ada:	d00c      	beq.n	8016af6 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8016adc:	687b      	ldr	r3, [r7, #4]
 8016ade:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8016ae0:	687b      	ldr	r3, [r7, #4]
 8016ae2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016ae4:	68db      	ldr	r3, [r3, #12]
 8016ae6:	685b      	ldr	r3, [r3, #4]
 8016ae8:	4618      	mov	r0, r3
 8016aea:	f7f6 fdaa 	bl	800d642 <lwip_htonl>
 8016aee:	4603      	mov	r3, r0
 8016af0:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8016af2:	2b00      	cmp	r3, #0
 8016af4:	dc20      	bgt.n	8016b38 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8016af6:	687b      	ldr	r3, [r7, #4]
 8016af8:	8b5b      	ldrh	r3, [r3, #26]
 8016afa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8016afe:	b29a      	uxth	r2, r3
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016b04:	e018      	b.n	8016b38 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8016b06:	687b      	ldr	r3, [r7, #4]
 8016b08:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8016b0a:	687b      	ldr	r3, [r7, #4]
 8016b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016b0e:	68db      	ldr	r3, [r3, #12]
 8016b10:	685b      	ldr	r3, [r3, #4]
 8016b12:	4618      	mov	r0, r3
 8016b14:	f7f6 fd95 	bl	800d642 <lwip_htonl>
 8016b18:	4603      	mov	r3, r0
 8016b1a:	1ae3      	subs	r3, r4, r3
 8016b1c:	2b00      	cmp	r3, #0
 8016b1e:	dc0b      	bgt.n	8016b38 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8016b20:	687b      	ldr	r3, [r7, #4]
 8016b22:	8b5b      	ldrh	r3, [r3, #26]
 8016b24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8016b28:	b29a      	uxth	r2, r3
 8016b2a:	687b      	ldr	r3, [r7, #4]
 8016b2c:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016b2e:	e003      	b.n	8016b38 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8016b30:	6878      	ldr	r0, [r7, #4]
 8016b32:	f001 ff85 	bl	8018a40 <tcp_send_empty_ack>
 8016b36:	e000      	b.n	8016b3a <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016b38:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8016b3a:	687b      	ldr	r3, [r7, #4]
 8016b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016b3e:	2b00      	cmp	r3, #0
 8016b40:	d05b      	beq.n	8016bfa <tcp_receive+0x50a>
 8016b42:	687b      	ldr	r3, [r7, #4]
 8016b44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016b46:	4b60      	ldr	r3, [pc, #384]	; (8016cc8 <tcp_receive+0x5d8>)
 8016b48:	681b      	ldr	r3, [r3, #0]
 8016b4a:	1ad3      	subs	r3, r2, r3
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	da54      	bge.n	8016bfa <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8016b50:	4b5e      	ldr	r3, [pc, #376]	; (8016ccc <tcp_receive+0x5dc>)
 8016b52:	681b      	ldr	r3, [r3, #0]
 8016b54:	b29a      	uxth	r2, r3
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016b5a:	b29b      	uxth	r3, r3
 8016b5c:	1ad3      	subs	r3, r2, r3
 8016b5e:	b29b      	uxth	r3, r3
 8016b60:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8016b64:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8016b68:	687b      	ldr	r3, [r7, #4]
 8016b6a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016b6e:	10db      	asrs	r3, r3, #3
 8016b70:	b21b      	sxth	r3, r3
 8016b72:	b29b      	uxth	r3, r3
 8016b74:	1ad3      	subs	r3, r2, r3
 8016b76:	b29b      	uxth	r3, r3
 8016b78:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8016b7c:	687b      	ldr	r3, [r7, #4]
 8016b7e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016b82:	b29a      	uxth	r2, r3
 8016b84:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8016b88:	4413      	add	r3, r2
 8016b8a:	b29b      	uxth	r3, r3
 8016b8c:	b21a      	sxth	r2, r3
 8016b8e:	687b      	ldr	r3, [r7, #4]
 8016b90:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8016b92:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8016b96:	2b00      	cmp	r3, #0
 8016b98:	da05      	bge.n	8016ba6 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8016b9a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8016b9e:	425b      	negs	r3, r3
 8016ba0:	b29b      	uxth	r3, r3
 8016ba2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8016ba6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8016baa:	687b      	ldr	r3, [r7, #4]
 8016bac:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016bb0:	109b      	asrs	r3, r3, #2
 8016bb2:	b21b      	sxth	r3, r3
 8016bb4:	b29b      	uxth	r3, r3
 8016bb6:	1ad3      	subs	r3, r2, r3
 8016bb8:	b29b      	uxth	r3, r3
 8016bba:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8016bbe:	687b      	ldr	r3, [r7, #4]
 8016bc0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016bc4:	b29a      	uxth	r2, r3
 8016bc6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8016bca:	4413      	add	r3, r2
 8016bcc:	b29b      	uxth	r3, r3
 8016bce:	b21a      	sxth	r2, r3
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8016bd4:	687b      	ldr	r3, [r7, #4]
 8016bd6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016bda:	10db      	asrs	r3, r3, #3
 8016bdc:	b21b      	sxth	r3, r3
 8016bde:	b29a      	uxth	r2, r3
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016be6:	b29b      	uxth	r3, r3
 8016be8:	4413      	add	r3, r2
 8016bea:	b29b      	uxth	r3, r3
 8016bec:	b21a      	sxth	r2, r3
 8016bee:	687b      	ldr	r3, [r7, #4]
 8016bf0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8016bf4:	687b      	ldr	r3, [r7, #4]
 8016bf6:	2200      	movs	r2, #0
 8016bf8:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8016bfa:	4b35      	ldr	r3, [pc, #212]	; (8016cd0 <tcp_receive+0x5e0>)
 8016bfc:	881b      	ldrh	r3, [r3, #0]
 8016bfe:	2b00      	cmp	r3, #0
 8016c00:	f000 84e1 	beq.w	80175c6 <tcp_receive+0xed6>
 8016c04:	687b      	ldr	r3, [r7, #4]
 8016c06:	7d1b      	ldrb	r3, [r3, #20]
 8016c08:	2b06      	cmp	r3, #6
 8016c0a:	f200 84dc 	bhi.w	80175c6 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016c12:	4b30      	ldr	r3, [pc, #192]	; (8016cd4 <tcp_receive+0x5e4>)
 8016c14:	681b      	ldr	r3, [r3, #0]
 8016c16:	1ad3      	subs	r3, r2, r3
 8016c18:	3b01      	subs	r3, #1
 8016c1a:	2b00      	cmp	r3, #0
 8016c1c:	f2c0 808e 	blt.w	8016d3c <tcp_receive+0x64c>
 8016c20:	687b      	ldr	r3, [r7, #4]
 8016c22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016c24:	4b2a      	ldr	r3, [pc, #168]	; (8016cd0 <tcp_receive+0x5e0>)
 8016c26:	881b      	ldrh	r3, [r3, #0]
 8016c28:	4619      	mov	r1, r3
 8016c2a:	4b2a      	ldr	r3, [pc, #168]	; (8016cd4 <tcp_receive+0x5e4>)
 8016c2c:	681b      	ldr	r3, [r3, #0]
 8016c2e:	440b      	add	r3, r1
 8016c30:	1ad3      	subs	r3, r2, r3
 8016c32:	3301      	adds	r3, #1
 8016c34:	2b00      	cmp	r3, #0
 8016c36:	f300 8081 	bgt.w	8016d3c <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8016c3a:	4b27      	ldr	r3, [pc, #156]	; (8016cd8 <tcp_receive+0x5e8>)
 8016c3c:	685b      	ldr	r3, [r3, #4]
 8016c3e:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8016c40:	687b      	ldr	r3, [r7, #4]
 8016c42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016c44:	4b23      	ldr	r3, [pc, #140]	; (8016cd4 <tcp_receive+0x5e4>)
 8016c46:	681b      	ldr	r3, [r3, #0]
 8016c48:	1ad3      	subs	r3, r2, r3
 8016c4a:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8016c4c:	4b22      	ldr	r3, [pc, #136]	; (8016cd8 <tcp_receive+0x5e8>)
 8016c4e:	685b      	ldr	r3, [r3, #4]
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d106      	bne.n	8016c62 <tcp_receive+0x572>
 8016c54:	4b21      	ldr	r3, [pc, #132]	; (8016cdc <tcp_receive+0x5ec>)
 8016c56:	f240 5294 	movw	r2, #1428	; 0x594
 8016c5a:	4921      	ldr	r1, [pc, #132]	; (8016ce0 <tcp_receive+0x5f0>)
 8016c5c:	4821      	ldr	r0, [pc, #132]	; (8016ce4 <tcp_receive+0x5f4>)
 8016c5e:	f003 ff83 	bl	801ab68 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8016c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c64:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8016c68:	4293      	cmp	r3, r2
 8016c6a:	d906      	bls.n	8016c7a <tcp_receive+0x58a>
 8016c6c:	4b1b      	ldr	r3, [pc, #108]	; (8016cdc <tcp_receive+0x5ec>)
 8016c6e:	f240 5295 	movw	r2, #1429	; 0x595
 8016c72:	491d      	ldr	r1, [pc, #116]	; (8016ce8 <tcp_receive+0x5f8>)
 8016c74:	481b      	ldr	r0, [pc, #108]	; (8016ce4 <tcp_receive+0x5f4>)
 8016c76:	f003 ff77 	bl	801ab68 <iprintf>
      off = (u16_t)off32;
 8016c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c7c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8016c80:	4b15      	ldr	r3, [pc, #84]	; (8016cd8 <tcp_receive+0x5e8>)
 8016c82:	685b      	ldr	r3, [r3, #4]
 8016c84:	891b      	ldrh	r3, [r3, #8]
 8016c86:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016c8a:	429a      	cmp	r2, r3
 8016c8c:	d906      	bls.n	8016c9c <tcp_receive+0x5ac>
 8016c8e:	4b13      	ldr	r3, [pc, #76]	; (8016cdc <tcp_receive+0x5ec>)
 8016c90:	f240 5297 	movw	r2, #1431	; 0x597
 8016c94:	4915      	ldr	r1, [pc, #84]	; (8016cec <tcp_receive+0x5fc>)
 8016c96:	4813      	ldr	r0, [pc, #76]	; (8016ce4 <tcp_receive+0x5f4>)
 8016c98:	f003 ff66 	bl	801ab68 <iprintf>
      inseg.len -= off;
 8016c9c:	4b0e      	ldr	r3, [pc, #56]	; (8016cd8 <tcp_receive+0x5e8>)
 8016c9e:	891a      	ldrh	r2, [r3, #8]
 8016ca0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016ca4:	1ad3      	subs	r3, r2, r3
 8016ca6:	b29a      	uxth	r2, r3
 8016ca8:	4b0b      	ldr	r3, [pc, #44]	; (8016cd8 <tcp_receive+0x5e8>)
 8016caa:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8016cac:	4b0a      	ldr	r3, [pc, #40]	; (8016cd8 <tcp_receive+0x5e8>)
 8016cae:	685b      	ldr	r3, [r3, #4]
 8016cb0:	891a      	ldrh	r2, [r3, #8]
 8016cb2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016cb6:	1ad3      	subs	r3, r2, r3
 8016cb8:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8016cba:	e029      	b.n	8016d10 <tcp_receive+0x620>
 8016cbc:	0801eeb4 	.word	0x0801eeb4
 8016cc0:	0801eebc 	.word	0x0801eebc
 8016cc4:	2400494c 	.word	0x2400494c
 8016cc8:	24004948 	.word	0x24004948
 8016ccc:	24008a4c 	.word	0x24008a4c
 8016cd0:	2400494e 	.word	0x2400494e
 8016cd4:	24004944 	.word	0x24004944
 8016cd8:	24004924 	.word	0x24004924
 8016cdc:	0801eb30 	.word	0x0801eb30
 8016ce0:	0801eec4 	.word	0x0801eec4
 8016ce4:	0801eb98 	.word	0x0801eb98
 8016ce8:	0801eed4 	.word	0x0801eed4
 8016cec:	0801eee4 	.word	0x0801eee4
        off -= p->len;
 8016cf0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016cf2:	895b      	ldrh	r3, [r3, #10]
 8016cf4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016cf8:	1ad3      	subs	r3, r2, r3
 8016cfa:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8016cfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016d00:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8016d02:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8016d04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016d06:	2200      	movs	r2, #0
 8016d08:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8016d0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016d0c:	681b      	ldr	r3, [r3, #0]
 8016d0e:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8016d10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016d12:	895b      	ldrh	r3, [r3, #10]
 8016d14:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016d18:	429a      	cmp	r2, r3
 8016d1a:	d8e9      	bhi.n	8016cf0 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8016d1c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016d20:	4619      	mov	r1, r3
 8016d22:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8016d24:	f7fc fa5a 	bl	80131dc <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8016d28:	687b      	ldr	r3, [r7, #4]
 8016d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016d2c:	4a91      	ldr	r2, [pc, #580]	; (8016f74 <tcp_receive+0x884>)
 8016d2e:	6013      	str	r3, [r2, #0]
 8016d30:	4b91      	ldr	r3, [pc, #580]	; (8016f78 <tcp_receive+0x888>)
 8016d32:	68db      	ldr	r3, [r3, #12]
 8016d34:	4a8f      	ldr	r2, [pc, #572]	; (8016f74 <tcp_receive+0x884>)
 8016d36:	6812      	ldr	r2, [r2, #0]
 8016d38:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8016d3a:	e00d      	b.n	8016d58 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8016d3c:	4b8d      	ldr	r3, [pc, #564]	; (8016f74 <tcp_receive+0x884>)
 8016d3e:	681a      	ldr	r2, [r3, #0]
 8016d40:	687b      	ldr	r3, [r7, #4]
 8016d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016d44:	1ad3      	subs	r3, r2, r3
 8016d46:	2b00      	cmp	r3, #0
 8016d48:	da06      	bge.n	8016d58 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8016d4a:	687b      	ldr	r3, [r7, #4]
 8016d4c:	8b5b      	ldrh	r3, [r3, #26]
 8016d4e:	f043 0302 	orr.w	r3, r3, #2
 8016d52:	b29a      	uxth	r2, r3
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8016d58:	4b86      	ldr	r3, [pc, #536]	; (8016f74 <tcp_receive+0x884>)
 8016d5a:	681a      	ldr	r2, [r3, #0]
 8016d5c:	687b      	ldr	r3, [r7, #4]
 8016d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016d60:	1ad3      	subs	r3, r2, r3
 8016d62:	2b00      	cmp	r3, #0
 8016d64:	f2c0 842a 	blt.w	80175bc <tcp_receive+0xecc>
 8016d68:	4b82      	ldr	r3, [pc, #520]	; (8016f74 <tcp_receive+0x884>)
 8016d6a:	681a      	ldr	r2, [r3, #0]
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016d70:	6879      	ldr	r1, [r7, #4]
 8016d72:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8016d74:	440b      	add	r3, r1
 8016d76:	1ad3      	subs	r3, r2, r3
 8016d78:	3301      	adds	r3, #1
 8016d7a:	2b00      	cmp	r3, #0
 8016d7c:	f300 841e 	bgt.w	80175bc <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016d84:	4b7b      	ldr	r3, [pc, #492]	; (8016f74 <tcp_receive+0x884>)
 8016d86:	681b      	ldr	r3, [r3, #0]
 8016d88:	429a      	cmp	r2, r3
 8016d8a:	f040 829a 	bne.w	80172c2 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8016d8e:	4b7a      	ldr	r3, [pc, #488]	; (8016f78 <tcp_receive+0x888>)
 8016d90:	891c      	ldrh	r4, [r3, #8]
 8016d92:	4b79      	ldr	r3, [pc, #484]	; (8016f78 <tcp_receive+0x888>)
 8016d94:	68db      	ldr	r3, [r3, #12]
 8016d96:	899b      	ldrh	r3, [r3, #12]
 8016d98:	b29b      	uxth	r3, r3
 8016d9a:	4618      	mov	r0, r3
 8016d9c:	f7f6 fc3c 	bl	800d618 <lwip_htons>
 8016da0:	4603      	mov	r3, r0
 8016da2:	b2db      	uxtb	r3, r3
 8016da4:	f003 0303 	and.w	r3, r3, #3
 8016da8:	2b00      	cmp	r3, #0
 8016daa:	d001      	beq.n	8016db0 <tcp_receive+0x6c0>
 8016dac:	2301      	movs	r3, #1
 8016dae:	e000      	b.n	8016db2 <tcp_receive+0x6c2>
 8016db0:	2300      	movs	r3, #0
 8016db2:	4423      	add	r3, r4
 8016db4:	b29a      	uxth	r2, r3
 8016db6:	4b71      	ldr	r3, [pc, #452]	; (8016f7c <tcp_receive+0x88c>)
 8016db8:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8016dba:	687b      	ldr	r3, [r7, #4]
 8016dbc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8016dbe:	4b6f      	ldr	r3, [pc, #444]	; (8016f7c <tcp_receive+0x88c>)
 8016dc0:	881b      	ldrh	r3, [r3, #0]
 8016dc2:	429a      	cmp	r2, r3
 8016dc4:	d275      	bcs.n	8016eb2 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8016dc6:	4b6c      	ldr	r3, [pc, #432]	; (8016f78 <tcp_receive+0x888>)
 8016dc8:	68db      	ldr	r3, [r3, #12]
 8016dca:	899b      	ldrh	r3, [r3, #12]
 8016dcc:	b29b      	uxth	r3, r3
 8016dce:	4618      	mov	r0, r3
 8016dd0:	f7f6 fc22 	bl	800d618 <lwip_htons>
 8016dd4:	4603      	mov	r3, r0
 8016dd6:	b2db      	uxtb	r3, r3
 8016dd8:	f003 0301 	and.w	r3, r3, #1
 8016ddc:	2b00      	cmp	r3, #0
 8016dde:	d01f      	beq.n	8016e20 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8016de0:	4b65      	ldr	r3, [pc, #404]	; (8016f78 <tcp_receive+0x888>)
 8016de2:	68db      	ldr	r3, [r3, #12]
 8016de4:	899b      	ldrh	r3, [r3, #12]
 8016de6:	b29b      	uxth	r3, r3
 8016de8:	b21b      	sxth	r3, r3
 8016dea:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8016dee:	b21c      	sxth	r4, r3
 8016df0:	4b61      	ldr	r3, [pc, #388]	; (8016f78 <tcp_receive+0x888>)
 8016df2:	68db      	ldr	r3, [r3, #12]
 8016df4:	899b      	ldrh	r3, [r3, #12]
 8016df6:	b29b      	uxth	r3, r3
 8016df8:	4618      	mov	r0, r3
 8016dfa:	f7f6 fc0d 	bl	800d618 <lwip_htons>
 8016dfe:	4603      	mov	r3, r0
 8016e00:	b2db      	uxtb	r3, r3
 8016e02:	b29b      	uxth	r3, r3
 8016e04:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8016e08:	b29b      	uxth	r3, r3
 8016e0a:	4618      	mov	r0, r3
 8016e0c:	f7f6 fc04 	bl	800d618 <lwip_htons>
 8016e10:	4603      	mov	r3, r0
 8016e12:	b21b      	sxth	r3, r3
 8016e14:	4323      	orrs	r3, r4
 8016e16:	b21a      	sxth	r2, r3
 8016e18:	4b57      	ldr	r3, [pc, #348]	; (8016f78 <tcp_receive+0x888>)
 8016e1a:	68db      	ldr	r3, [r3, #12]
 8016e1c:	b292      	uxth	r2, r2
 8016e1e:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8016e24:	4b54      	ldr	r3, [pc, #336]	; (8016f78 <tcp_receive+0x888>)
 8016e26:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8016e28:	4b53      	ldr	r3, [pc, #332]	; (8016f78 <tcp_receive+0x888>)
 8016e2a:	68db      	ldr	r3, [r3, #12]
 8016e2c:	899b      	ldrh	r3, [r3, #12]
 8016e2e:	b29b      	uxth	r3, r3
 8016e30:	4618      	mov	r0, r3
 8016e32:	f7f6 fbf1 	bl	800d618 <lwip_htons>
 8016e36:	4603      	mov	r3, r0
 8016e38:	b2db      	uxtb	r3, r3
 8016e3a:	f003 0302 	and.w	r3, r3, #2
 8016e3e:	2b00      	cmp	r3, #0
 8016e40:	d005      	beq.n	8016e4e <tcp_receive+0x75e>
            inseg.len -= 1;
 8016e42:	4b4d      	ldr	r3, [pc, #308]	; (8016f78 <tcp_receive+0x888>)
 8016e44:	891b      	ldrh	r3, [r3, #8]
 8016e46:	3b01      	subs	r3, #1
 8016e48:	b29a      	uxth	r2, r3
 8016e4a:	4b4b      	ldr	r3, [pc, #300]	; (8016f78 <tcp_receive+0x888>)
 8016e4c:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8016e4e:	4b4a      	ldr	r3, [pc, #296]	; (8016f78 <tcp_receive+0x888>)
 8016e50:	685a      	ldr	r2, [r3, #4]
 8016e52:	4b49      	ldr	r3, [pc, #292]	; (8016f78 <tcp_receive+0x888>)
 8016e54:	891b      	ldrh	r3, [r3, #8]
 8016e56:	4619      	mov	r1, r3
 8016e58:	4610      	mov	r0, r2
 8016e5a:	f7fc f8bf 	bl	8012fdc <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8016e5e:	4b46      	ldr	r3, [pc, #280]	; (8016f78 <tcp_receive+0x888>)
 8016e60:	891c      	ldrh	r4, [r3, #8]
 8016e62:	4b45      	ldr	r3, [pc, #276]	; (8016f78 <tcp_receive+0x888>)
 8016e64:	68db      	ldr	r3, [r3, #12]
 8016e66:	899b      	ldrh	r3, [r3, #12]
 8016e68:	b29b      	uxth	r3, r3
 8016e6a:	4618      	mov	r0, r3
 8016e6c:	f7f6 fbd4 	bl	800d618 <lwip_htons>
 8016e70:	4603      	mov	r3, r0
 8016e72:	b2db      	uxtb	r3, r3
 8016e74:	f003 0303 	and.w	r3, r3, #3
 8016e78:	2b00      	cmp	r3, #0
 8016e7a:	d001      	beq.n	8016e80 <tcp_receive+0x790>
 8016e7c:	2301      	movs	r3, #1
 8016e7e:	e000      	b.n	8016e82 <tcp_receive+0x792>
 8016e80:	2300      	movs	r3, #0
 8016e82:	4423      	add	r3, r4
 8016e84:	b29a      	uxth	r2, r3
 8016e86:	4b3d      	ldr	r3, [pc, #244]	; (8016f7c <tcp_receive+0x88c>)
 8016e88:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8016e8a:	4b3c      	ldr	r3, [pc, #240]	; (8016f7c <tcp_receive+0x88c>)
 8016e8c:	881b      	ldrh	r3, [r3, #0]
 8016e8e:	461a      	mov	r2, r3
 8016e90:	4b38      	ldr	r3, [pc, #224]	; (8016f74 <tcp_receive+0x884>)
 8016e92:	681b      	ldr	r3, [r3, #0]
 8016e94:	441a      	add	r2, r3
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016e9a:	6879      	ldr	r1, [r7, #4]
 8016e9c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8016e9e:	440b      	add	r3, r1
 8016ea0:	429a      	cmp	r2, r3
 8016ea2:	d006      	beq.n	8016eb2 <tcp_receive+0x7c2>
 8016ea4:	4b36      	ldr	r3, [pc, #216]	; (8016f80 <tcp_receive+0x890>)
 8016ea6:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8016eaa:	4936      	ldr	r1, [pc, #216]	; (8016f84 <tcp_receive+0x894>)
 8016eac:	4836      	ldr	r0, [pc, #216]	; (8016f88 <tcp_receive+0x898>)
 8016eae:	f003 fe5b 	bl	801ab68 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8016eb2:	687b      	ldr	r3, [r7, #4]
 8016eb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	f000 80e7 	beq.w	801708a <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8016ebc:	4b2e      	ldr	r3, [pc, #184]	; (8016f78 <tcp_receive+0x888>)
 8016ebe:	68db      	ldr	r3, [r3, #12]
 8016ec0:	899b      	ldrh	r3, [r3, #12]
 8016ec2:	b29b      	uxth	r3, r3
 8016ec4:	4618      	mov	r0, r3
 8016ec6:	f7f6 fba7 	bl	800d618 <lwip_htons>
 8016eca:	4603      	mov	r3, r0
 8016ecc:	b2db      	uxtb	r3, r3
 8016ece:	f003 0301 	and.w	r3, r3, #1
 8016ed2:	2b00      	cmp	r3, #0
 8016ed4:	d010      	beq.n	8016ef8 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8016ed6:	e00a      	b.n	8016eee <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8016ed8:	687b      	ldr	r3, [r7, #4]
 8016eda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016edc:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8016ede:	687b      	ldr	r3, [r7, #4]
 8016ee0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016ee2:	681a      	ldr	r2, [r3, #0]
 8016ee4:	687b      	ldr	r3, [r7, #4]
 8016ee6:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8016ee8:	68f8      	ldr	r0, [r7, #12]
 8016eea:	f7fd fd97 	bl	8014a1c <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8016eee:	687b      	ldr	r3, [r7, #4]
 8016ef0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016ef2:	2b00      	cmp	r3, #0
 8016ef4:	d1f0      	bne.n	8016ed8 <tcp_receive+0x7e8>
 8016ef6:	e0c8      	b.n	801708a <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8016ef8:	687b      	ldr	r3, [r7, #4]
 8016efa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016efc:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8016efe:	e052      	b.n	8016fa6 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8016f00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016f02:	68db      	ldr	r3, [r3, #12]
 8016f04:	899b      	ldrh	r3, [r3, #12]
 8016f06:	b29b      	uxth	r3, r3
 8016f08:	4618      	mov	r0, r3
 8016f0a:	f7f6 fb85 	bl	800d618 <lwip_htons>
 8016f0e:	4603      	mov	r3, r0
 8016f10:	b2db      	uxtb	r3, r3
 8016f12:	f003 0301 	and.w	r3, r3, #1
 8016f16:	2b00      	cmp	r3, #0
 8016f18:	d03d      	beq.n	8016f96 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8016f1a:	4b17      	ldr	r3, [pc, #92]	; (8016f78 <tcp_receive+0x888>)
 8016f1c:	68db      	ldr	r3, [r3, #12]
 8016f1e:	899b      	ldrh	r3, [r3, #12]
 8016f20:	b29b      	uxth	r3, r3
 8016f22:	4618      	mov	r0, r3
 8016f24:	f7f6 fb78 	bl	800d618 <lwip_htons>
 8016f28:	4603      	mov	r3, r0
 8016f2a:	b2db      	uxtb	r3, r3
 8016f2c:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8016f30:	2b00      	cmp	r3, #0
 8016f32:	d130      	bne.n	8016f96 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8016f34:	4b10      	ldr	r3, [pc, #64]	; (8016f78 <tcp_receive+0x888>)
 8016f36:	68db      	ldr	r3, [r3, #12]
 8016f38:	899b      	ldrh	r3, [r3, #12]
 8016f3a:	b29c      	uxth	r4, r3
 8016f3c:	2001      	movs	r0, #1
 8016f3e:	f7f6 fb6b 	bl	800d618 <lwip_htons>
 8016f42:	4603      	mov	r3, r0
 8016f44:	461a      	mov	r2, r3
 8016f46:	4b0c      	ldr	r3, [pc, #48]	; (8016f78 <tcp_receive+0x888>)
 8016f48:	68db      	ldr	r3, [r3, #12]
 8016f4a:	4322      	orrs	r2, r4
 8016f4c:	b292      	uxth	r2, r2
 8016f4e:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8016f50:	4b09      	ldr	r3, [pc, #36]	; (8016f78 <tcp_receive+0x888>)
 8016f52:	891c      	ldrh	r4, [r3, #8]
 8016f54:	4b08      	ldr	r3, [pc, #32]	; (8016f78 <tcp_receive+0x888>)
 8016f56:	68db      	ldr	r3, [r3, #12]
 8016f58:	899b      	ldrh	r3, [r3, #12]
 8016f5a:	b29b      	uxth	r3, r3
 8016f5c:	4618      	mov	r0, r3
 8016f5e:	f7f6 fb5b 	bl	800d618 <lwip_htons>
 8016f62:	4603      	mov	r3, r0
 8016f64:	b2db      	uxtb	r3, r3
 8016f66:	f003 0303 	and.w	r3, r3, #3
 8016f6a:	2b00      	cmp	r3, #0
 8016f6c:	d00e      	beq.n	8016f8c <tcp_receive+0x89c>
 8016f6e:	2301      	movs	r3, #1
 8016f70:	e00d      	b.n	8016f8e <tcp_receive+0x89e>
 8016f72:	bf00      	nop
 8016f74:	24004944 	.word	0x24004944
 8016f78:	24004924 	.word	0x24004924
 8016f7c:	2400494e 	.word	0x2400494e
 8016f80:	0801eb30 	.word	0x0801eb30
 8016f84:	0801eef4 	.word	0x0801eef4
 8016f88:	0801eb98 	.word	0x0801eb98
 8016f8c:	2300      	movs	r3, #0
 8016f8e:	4423      	add	r3, r4
 8016f90:	b29a      	uxth	r2, r3
 8016f92:	4b98      	ldr	r3, [pc, #608]	; (80171f4 <tcp_receive+0xb04>)
 8016f94:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8016f96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016f98:	613b      	str	r3, [r7, #16]
              next = next->next;
 8016f9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016f9c:	681b      	ldr	r3, [r3, #0]
 8016f9e:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8016fa0:	6938      	ldr	r0, [r7, #16]
 8016fa2:	f7fd fd3b 	bl	8014a1c <tcp_seg_free>
            while (next &&
 8016fa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016fa8:	2b00      	cmp	r3, #0
 8016faa:	d00e      	beq.n	8016fca <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8016fac:	4b91      	ldr	r3, [pc, #580]	; (80171f4 <tcp_receive+0xb04>)
 8016fae:	881b      	ldrh	r3, [r3, #0]
 8016fb0:	461a      	mov	r2, r3
 8016fb2:	4b91      	ldr	r3, [pc, #580]	; (80171f8 <tcp_receive+0xb08>)
 8016fb4:	681b      	ldr	r3, [r3, #0]
 8016fb6:	441a      	add	r2, r3
 8016fb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016fba:	68db      	ldr	r3, [r3, #12]
 8016fbc:	685b      	ldr	r3, [r3, #4]
 8016fbe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8016fc0:	8909      	ldrh	r1, [r1, #8]
 8016fc2:	440b      	add	r3, r1
 8016fc4:	1ad3      	subs	r3, r2, r3
            while (next &&
 8016fc6:	2b00      	cmp	r3, #0
 8016fc8:	da9a      	bge.n	8016f00 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8016fca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016fcc:	2b00      	cmp	r3, #0
 8016fce:	d059      	beq.n	8017084 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8016fd0:	4b88      	ldr	r3, [pc, #544]	; (80171f4 <tcp_receive+0xb04>)
 8016fd2:	881b      	ldrh	r3, [r3, #0]
 8016fd4:	461a      	mov	r2, r3
 8016fd6:	4b88      	ldr	r3, [pc, #544]	; (80171f8 <tcp_receive+0xb08>)
 8016fd8:	681b      	ldr	r3, [r3, #0]
 8016fda:	441a      	add	r2, r3
 8016fdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016fde:	68db      	ldr	r3, [r3, #12]
 8016fe0:	685b      	ldr	r3, [r3, #4]
 8016fe2:	1ad3      	subs	r3, r2, r3
            if (next &&
 8016fe4:	2b00      	cmp	r3, #0
 8016fe6:	dd4d      	ble.n	8017084 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8016fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016fea:	68db      	ldr	r3, [r3, #12]
 8016fec:	685b      	ldr	r3, [r3, #4]
 8016fee:	b29a      	uxth	r2, r3
 8016ff0:	4b81      	ldr	r3, [pc, #516]	; (80171f8 <tcp_receive+0xb08>)
 8016ff2:	681b      	ldr	r3, [r3, #0]
 8016ff4:	b29b      	uxth	r3, r3
 8016ff6:	1ad3      	subs	r3, r2, r3
 8016ff8:	b29a      	uxth	r2, r3
 8016ffa:	4b80      	ldr	r3, [pc, #512]	; (80171fc <tcp_receive+0xb0c>)
 8016ffc:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8016ffe:	4b7f      	ldr	r3, [pc, #508]	; (80171fc <tcp_receive+0xb0c>)
 8017000:	68db      	ldr	r3, [r3, #12]
 8017002:	899b      	ldrh	r3, [r3, #12]
 8017004:	b29b      	uxth	r3, r3
 8017006:	4618      	mov	r0, r3
 8017008:	f7f6 fb06 	bl	800d618 <lwip_htons>
 801700c:	4603      	mov	r3, r0
 801700e:	b2db      	uxtb	r3, r3
 8017010:	f003 0302 	and.w	r3, r3, #2
 8017014:	2b00      	cmp	r3, #0
 8017016:	d005      	beq.n	8017024 <tcp_receive+0x934>
                inseg.len -= 1;
 8017018:	4b78      	ldr	r3, [pc, #480]	; (80171fc <tcp_receive+0xb0c>)
 801701a:	891b      	ldrh	r3, [r3, #8]
 801701c:	3b01      	subs	r3, #1
 801701e:	b29a      	uxth	r2, r3
 8017020:	4b76      	ldr	r3, [pc, #472]	; (80171fc <tcp_receive+0xb0c>)
 8017022:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8017024:	4b75      	ldr	r3, [pc, #468]	; (80171fc <tcp_receive+0xb0c>)
 8017026:	685a      	ldr	r2, [r3, #4]
 8017028:	4b74      	ldr	r3, [pc, #464]	; (80171fc <tcp_receive+0xb0c>)
 801702a:	891b      	ldrh	r3, [r3, #8]
 801702c:	4619      	mov	r1, r3
 801702e:	4610      	mov	r0, r2
 8017030:	f7fb ffd4 	bl	8012fdc <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8017034:	4b71      	ldr	r3, [pc, #452]	; (80171fc <tcp_receive+0xb0c>)
 8017036:	891c      	ldrh	r4, [r3, #8]
 8017038:	4b70      	ldr	r3, [pc, #448]	; (80171fc <tcp_receive+0xb0c>)
 801703a:	68db      	ldr	r3, [r3, #12]
 801703c:	899b      	ldrh	r3, [r3, #12]
 801703e:	b29b      	uxth	r3, r3
 8017040:	4618      	mov	r0, r3
 8017042:	f7f6 fae9 	bl	800d618 <lwip_htons>
 8017046:	4603      	mov	r3, r0
 8017048:	b2db      	uxtb	r3, r3
 801704a:	f003 0303 	and.w	r3, r3, #3
 801704e:	2b00      	cmp	r3, #0
 8017050:	d001      	beq.n	8017056 <tcp_receive+0x966>
 8017052:	2301      	movs	r3, #1
 8017054:	e000      	b.n	8017058 <tcp_receive+0x968>
 8017056:	2300      	movs	r3, #0
 8017058:	4423      	add	r3, r4
 801705a:	b29a      	uxth	r2, r3
 801705c:	4b65      	ldr	r3, [pc, #404]	; (80171f4 <tcp_receive+0xb04>)
 801705e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8017060:	4b64      	ldr	r3, [pc, #400]	; (80171f4 <tcp_receive+0xb04>)
 8017062:	881b      	ldrh	r3, [r3, #0]
 8017064:	461a      	mov	r2, r3
 8017066:	4b64      	ldr	r3, [pc, #400]	; (80171f8 <tcp_receive+0xb08>)
 8017068:	681b      	ldr	r3, [r3, #0]
 801706a:	441a      	add	r2, r3
 801706c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801706e:	68db      	ldr	r3, [r3, #12]
 8017070:	685b      	ldr	r3, [r3, #4]
 8017072:	429a      	cmp	r2, r3
 8017074:	d006      	beq.n	8017084 <tcp_receive+0x994>
 8017076:	4b62      	ldr	r3, [pc, #392]	; (8017200 <tcp_receive+0xb10>)
 8017078:	f240 52fd 	movw	r2, #1533	; 0x5fd
 801707c:	4961      	ldr	r1, [pc, #388]	; (8017204 <tcp_receive+0xb14>)
 801707e:	4862      	ldr	r0, [pc, #392]	; (8017208 <tcp_receive+0xb18>)
 8017080:	f003 fd72 	bl	801ab68 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8017084:	687b      	ldr	r3, [r7, #4]
 8017086:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8017088:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801708a:	4b5a      	ldr	r3, [pc, #360]	; (80171f4 <tcp_receive+0xb04>)
 801708c:	881b      	ldrh	r3, [r3, #0]
 801708e:	461a      	mov	r2, r3
 8017090:	4b59      	ldr	r3, [pc, #356]	; (80171f8 <tcp_receive+0xb08>)
 8017092:	681b      	ldr	r3, [r3, #0]
 8017094:	441a      	add	r2, r3
 8017096:	687b      	ldr	r3, [r7, #4]
 8017098:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801709a:	687b      	ldr	r3, [r7, #4]
 801709c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801709e:	4b55      	ldr	r3, [pc, #340]	; (80171f4 <tcp_receive+0xb04>)
 80170a0:	881b      	ldrh	r3, [r3, #0]
 80170a2:	429a      	cmp	r2, r3
 80170a4:	d206      	bcs.n	80170b4 <tcp_receive+0x9c4>
 80170a6:	4b56      	ldr	r3, [pc, #344]	; (8017200 <tcp_receive+0xb10>)
 80170a8:	f240 6207 	movw	r2, #1543	; 0x607
 80170ac:	4957      	ldr	r1, [pc, #348]	; (801720c <tcp_receive+0xb1c>)
 80170ae:	4856      	ldr	r0, [pc, #344]	; (8017208 <tcp_receive+0xb18>)
 80170b0:	f003 fd5a 	bl	801ab68 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80170b4:	687b      	ldr	r3, [r7, #4]
 80170b6:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80170b8:	4b4e      	ldr	r3, [pc, #312]	; (80171f4 <tcp_receive+0xb04>)
 80170ba:	881b      	ldrh	r3, [r3, #0]
 80170bc:	1ad3      	subs	r3, r2, r3
 80170be:	b29a      	uxth	r2, r3
 80170c0:	687b      	ldr	r3, [r7, #4]
 80170c2:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80170c4:	6878      	ldr	r0, [r7, #4]
 80170c6:	f7fc ffcd 	bl	8014064 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80170ca:	4b4c      	ldr	r3, [pc, #304]	; (80171fc <tcp_receive+0xb0c>)
 80170cc:	685b      	ldr	r3, [r3, #4]
 80170ce:	891b      	ldrh	r3, [r3, #8]
 80170d0:	2b00      	cmp	r3, #0
 80170d2:	d006      	beq.n	80170e2 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80170d4:	4b49      	ldr	r3, [pc, #292]	; (80171fc <tcp_receive+0xb0c>)
 80170d6:	685b      	ldr	r3, [r3, #4]
 80170d8:	4a4d      	ldr	r2, [pc, #308]	; (8017210 <tcp_receive+0xb20>)
 80170da:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80170dc:	4b47      	ldr	r3, [pc, #284]	; (80171fc <tcp_receive+0xb0c>)
 80170de:	2200      	movs	r2, #0
 80170e0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80170e2:	4b46      	ldr	r3, [pc, #280]	; (80171fc <tcp_receive+0xb0c>)
 80170e4:	68db      	ldr	r3, [r3, #12]
 80170e6:	899b      	ldrh	r3, [r3, #12]
 80170e8:	b29b      	uxth	r3, r3
 80170ea:	4618      	mov	r0, r3
 80170ec:	f7f6 fa94 	bl	800d618 <lwip_htons>
 80170f0:	4603      	mov	r3, r0
 80170f2:	b2db      	uxtb	r3, r3
 80170f4:	f003 0301 	and.w	r3, r3, #1
 80170f8:	2b00      	cmp	r3, #0
 80170fa:	f000 80b8 	beq.w	801726e <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80170fe:	4b45      	ldr	r3, [pc, #276]	; (8017214 <tcp_receive+0xb24>)
 8017100:	781b      	ldrb	r3, [r3, #0]
 8017102:	f043 0320 	orr.w	r3, r3, #32
 8017106:	b2da      	uxtb	r2, r3
 8017108:	4b42      	ldr	r3, [pc, #264]	; (8017214 <tcp_receive+0xb24>)
 801710a:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 801710c:	e0af      	b.n	801726e <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801710e:	687b      	ldr	r3, [r7, #4]
 8017110:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017112:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8017114:	687b      	ldr	r3, [r7, #4]
 8017116:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017118:	68db      	ldr	r3, [r3, #12]
 801711a:	685b      	ldr	r3, [r3, #4]
 801711c:	4a36      	ldr	r2, [pc, #216]	; (80171f8 <tcp_receive+0xb08>)
 801711e:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8017120:	68bb      	ldr	r3, [r7, #8]
 8017122:	891b      	ldrh	r3, [r3, #8]
 8017124:	461c      	mov	r4, r3
 8017126:	68bb      	ldr	r3, [r7, #8]
 8017128:	68db      	ldr	r3, [r3, #12]
 801712a:	899b      	ldrh	r3, [r3, #12]
 801712c:	b29b      	uxth	r3, r3
 801712e:	4618      	mov	r0, r3
 8017130:	f7f6 fa72 	bl	800d618 <lwip_htons>
 8017134:	4603      	mov	r3, r0
 8017136:	b2db      	uxtb	r3, r3
 8017138:	f003 0303 	and.w	r3, r3, #3
 801713c:	2b00      	cmp	r3, #0
 801713e:	d001      	beq.n	8017144 <tcp_receive+0xa54>
 8017140:	2301      	movs	r3, #1
 8017142:	e000      	b.n	8017146 <tcp_receive+0xa56>
 8017144:	2300      	movs	r3, #0
 8017146:	191a      	adds	r2, r3, r4
 8017148:	687b      	ldr	r3, [r7, #4]
 801714a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801714c:	441a      	add	r2, r3
 801714e:	687b      	ldr	r3, [r7, #4]
 8017150:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8017152:	687b      	ldr	r3, [r7, #4]
 8017154:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017156:	461c      	mov	r4, r3
 8017158:	68bb      	ldr	r3, [r7, #8]
 801715a:	891b      	ldrh	r3, [r3, #8]
 801715c:	461d      	mov	r5, r3
 801715e:	68bb      	ldr	r3, [r7, #8]
 8017160:	68db      	ldr	r3, [r3, #12]
 8017162:	899b      	ldrh	r3, [r3, #12]
 8017164:	b29b      	uxth	r3, r3
 8017166:	4618      	mov	r0, r3
 8017168:	f7f6 fa56 	bl	800d618 <lwip_htons>
 801716c:	4603      	mov	r3, r0
 801716e:	b2db      	uxtb	r3, r3
 8017170:	f003 0303 	and.w	r3, r3, #3
 8017174:	2b00      	cmp	r3, #0
 8017176:	d001      	beq.n	801717c <tcp_receive+0xa8c>
 8017178:	2301      	movs	r3, #1
 801717a:	e000      	b.n	801717e <tcp_receive+0xa8e>
 801717c:	2300      	movs	r3, #0
 801717e:	442b      	add	r3, r5
 8017180:	429c      	cmp	r4, r3
 8017182:	d206      	bcs.n	8017192 <tcp_receive+0xaa2>
 8017184:	4b1e      	ldr	r3, [pc, #120]	; (8017200 <tcp_receive+0xb10>)
 8017186:	f240 622c 	movw	r2, #1580	; 0x62c
 801718a:	4923      	ldr	r1, [pc, #140]	; (8017218 <tcp_receive+0xb28>)
 801718c:	481e      	ldr	r0, [pc, #120]	; (8017208 <tcp_receive+0xb18>)
 801718e:	f003 fceb 	bl	801ab68 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8017192:	68bb      	ldr	r3, [r7, #8]
 8017194:	891b      	ldrh	r3, [r3, #8]
 8017196:	461c      	mov	r4, r3
 8017198:	68bb      	ldr	r3, [r7, #8]
 801719a:	68db      	ldr	r3, [r3, #12]
 801719c:	899b      	ldrh	r3, [r3, #12]
 801719e:	b29b      	uxth	r3, r3
 80171a0:	4618      	mov	r0, r3
 80171a2:	f7f6 fa39 	bl	800d618 <lwip_htons>
 80171a6:	4603      	mov	r3, r0
 80171a8:	b2db      	uxtb	r3, r3
 80171aa:	f003 0303 	and.w	r3, r3, #3
 80171ae:	2b00      	cmp	r3, #0
 80171b0:	d001      	beq.n	80171b6 <tcp_receive+0xac6>
 80171b2:	2301      	movs	r3, #1
 80171b4:	e000      	b.n	80171b8 <tcp_receive+0xac8>
 80171b6:	2300      	movs	r3, #0
 80171b8:	1919      	adds	r1, r3, r4
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80171be:	b28b      	uxth	r3, r1
 80171c0:	1ad3      	subs	r3, r2, r3
 80171c2:	b29a      	uxth	r2, r3
 80171c4:	687b      	ldr	r3, [r7, #4]
 80171c6:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80171c8:	6878      	ldr	r0, [r7, #4]
 80171ca:	f7fc ff4b 	bl	8014064 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80171ce:	68bb      	ldr	r3, [r7, #8]
 80171d0:	685b      	ldr	r3, [r3, #4]
 80171d2:	891b      	ldrh	r3, [r3, #8]
 80171d4:	2b00      	cmp	r3, #0
 80171d6:	d028      	beq.n	801722a <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80171d8:	4b0d      	ldr	r3, [pc, #52]	; (8017210 <tcp_receive+0xb20>)
 80171da:	681b      	ldr	r3, [r3, #0]
 80171dc:	2b00      	cmp	r3, #0
 80171de:	d01d      	beq.n	801721c <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80171e0:	4b0b      	ldr	r3, [pc, #44]	; (8017210 <tcp_receive+0xb20>)
 80171e2:	681a      	ldr	r2, [r3, #0]
 80171e4:	68bb      	ldr	r3, [r7, #8]
 80171e6:	685b      	ldr	r3, [r3, #4]
 80171e8:	4619      	mov	r1, r3
 80171ea:	4610      	mov	r0, r2
 80171ec:	f7fc f94a 	bl	8013484 <pbuf_cat>
 80171f0:	e018      	b.n	8017224 <tcp_receive+0xb34>
 80171f2:	bf00      	nop
 80171f4:	2400494e 	.word	0x2400494e
 80171f8:	24004944 	.word	0x24004944
 80171fc:	24004924 	.word	0x24004924
 8017200:	0801eb30 	.word	0x0801eb30
 8017204:	0801ef2c 	.word	0x0801ef2c
 8017208:	0801eb98 	.word	0x0801eb98
 801720c:	0801ef68 	.word	0x0801ef68
 8017210:	24004954 	.word	0x24004954
 8017214:	24004951 	.word	0x24004951
 8017218:	0801ef88 	.word	0x0801ef88
            } else {
              recv_data = cseg->p;
 801721c:	68bb      	ldr	r3, [r7, #8]
 801721e:	685b      	ldr	r3, [r3, #4]
 8017220:	4a70      	ldr	r2, [pc, #448]	; (80173e4 <tcp_receive+0xcf4>)
 8017222:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8017224:	68bb      	ldr	r3, [r7, #8]
 8017226:	2200      	movs	r2, #0
 8017228:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801722a:	68bb      	ldr	r3, [r7, #8]
 801722c:	68db      	ldr	r3, [r3, #12]
 801722e:	899b      	ldrh	r3, [r3, #12]
 8017230:	b29b      	uxth	r3, r3
 8017232:	4618      	mov	r0, r3
 8017234:	f7f6 f9f0 	bl	800d618 <lwip_htons>
 8017238:	4603      	mov	r3, r0
 801723a:	b2db      	uxtb	r3, r3
 801723c:	f003 0301 	and.w	r3, r3, #1
 8017240:	2b00      	cmp	r3, #0
 8017242:	d00d      	beq.n	8017260 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8017244:	4b68      	ldr	r3, [pc, #416]	; (80173e8 <tcp_receive+0xcf8>)
 8017246:	781b      	ldrb	r3, [r3, #0]
 8017248:	f043 0320 	orr.w	r3, r3, #32
 801724c:	b2da      	uxtb	r2, r3
 801724e:	4b66      	ldr	r3, [pc, #408]	; (80173e8 <tcp_receive+0xcf8>)
 8017250:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8017252:	687b      	ldr	r3, [r7, #4]
 8017254:	7d1b      	ldrb	r3, [r3, #20]
 8017256:	2b04      	cmp	r3, #4
 8017258:	d102      	bne.n	8017260 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801725a:	687b      	ldr	r3, [r7, #4]
 801725c:	2207      	movs	r2, #7
 801725e:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8017260:	68bb      	ldr	r3, [r7, #8]
 8017262:	681a      	ldr	r2, [r3, #0]
 8017264:	687b      	ldr	r3, [r7, #4]
 8017266:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8017268:	68b8      	ldr	r0, [r7, #8]
 801726a:	f7fd fbd7 	bl	8014a1c <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801726e:	687b      	ldr	r3, [r7, #4]
 8017270:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017272:	2b00      	cmp	r3, #0
 8017274:	d008      	beq.n	8017288 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8017276:	687b      	ldr	r3, [r7, #4]
 8017278:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801727a:	68db      	ldr	r3, [r3, #12]
 801727c:	685a      	ldr	r2, [r3, #4]
 801727e:	687b      	ldr	r3, [r7, #4]
 8017280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8017282:	429a      	cmp	r2, r3
 8017284:	f43f af43 	beq.w	801710e <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	8b5b      	ldrh	r3, [r3, #26]
 801728c:	f003 0301 	and.w	r3, r3, #1
 8017290:	2b00      	cmp	r3, #0
 8017292:	d00e      	beq.n	80172b2 <tcp_receive+0xbc2>
 8017294:	687b      	ldr	r3, [r7, #4]
 8017296:	8b5b      	ldrh	r3, [r3, #26]
 8017298:	f023 0301 	bic.w	r3, r3, #1
 801729c:	b29a      	uxth	r2, r3
 801729e:	687b      	ldr	r3, [r7, #4]
 80172a0:	835a      	strh	r2, [r3, #26]
 80172a2:	687b      	ldr	r3, [r7, #4]
 80172a4:	8b5b      	ldrh	r3, [r3, #26]
 80172a6:	f043 0302 	orr.w	r3, r3, #2
 80172aa:	b29a      	uxth	r2, r3
 80172ac:	687b      	ldr	r3, [r7, #4]
 80172ae:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80172b0:	e188      	b.n	80175c4 <tcp_receive+0xed4>
        tcp_ack(pcb);
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	8b5b      	ldrh	r3, [r3, #26]
 80172b6:	f043 0301 	orr.w	r3, r3, #1
 80172ba:	b29a      	uxth	r2, r3
 80172bc:	687b      	ldr	r3, [r7, #4]
 80172be:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80172c0:	e180      	b.n	80175c4 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80172c6:	2b00      	cmp	r3, #0
 80172c8:	d106      	bne.n	80172d8 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80172ca:	4848      	ldr	r0, [pc, #288]	; (80173ec <tcp_receive+0xcfc>)
 80172cc:	f7fd fbbe 	bl	8014a4c <tcp_seg_copy>
 80172d0:	4602      	mov	r2, r0
 80172d2:	687b      	ldr	r3, [r7, #4]
 80172d4:	675a      	str	r2, [r3, #116]	; 0x74
 80172d6:	e16d      	b.n	80175b4 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80172d8:	2300      	movs	r3, #0
 80172da:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80172e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80172e2:	e157      	b.n	8017594 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 80172e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80172e6:	68db      	ldr	r3, [r3, #12]
 80172e8:	685a      	ldr	r2, [r3, #4]
 80172ea:	4b41      	ldr	r3, [pc, #260]	; (80173f0 <tcp_receive+0xd00>)
 80172ec:	681b      	ldr	r3, [r3, #0]
 80172ee:	429a      	cmp	r2, r3
 80172f0:	d11d      	bne.n	801732e <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80172f2:	4b3e      	ldr	r3, [pc, #248]	; (80173ec <tcp_receive+0xcfc>)
 80172f4:	891a      	ldrh	r2, [r3, #8]
 80172f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80172f8:	891b      	ldrh	r3, [r3, #8]
 80172fa:	429a      	cmp	r2, r3
 80172fc:	f240 814f 	bls.w	801759e <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017300:	483a      	ldr	r0, [pc, #232]	; (80173ec <tcp_receive+0xcfc>)
 8017302:	f7fd fba3 	bl	8014a4c <tcp_seg_copy>
 8017306:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8017308:	697b      	ldr	r3, [r7, #20]
 801730a:	2b00      	cmp	r3, #0
 801730c:	f000 8149 	beq.w	80175a2 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8017310:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017312:	2b00      	cmp	r3, #0
 8017314:	d003      	beq.n	801731e <tcp_receive+0xc2e>
                    prev->next = cseg;
 8017316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017318:	697a      	ldr	r2, [r7, #20]
 801731a:	601a      	str	r2, [r3, #0]
 801731c:	e002      	b.n	8017324 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	697a      	ldr	r2, [r7, #20]
 8017322:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8017324:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8017326:	6978      	ldr	r0, [r7, #20]
 8017328:	f7ff f8de 	bl	80164e8 <tcp_oos_insert_segment>
                }
                break;
 801732c:	e139      	b.n	80175a2 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801732e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017330:	2b00      	cmp	r3, #0
 8017332:	d117      	bne.n	8017364 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8017334:	4b2e      	ldr	r3, [pc, #184]	; (80173f0 <tcp_receive+0xd00>)
 8017336:	681a      	ldr	r2, [r3, #0]
 8017338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801733a:	68db      	ldr	r3, [r3, #12]
 801733c:	685b      	ldr	r3, [r3, #4]
 801733e:	1ad3      	subs	r3, r2, r3
 8017340:	2b00      	cmp	r3, #0
 8017342:	da57      	bge.n	80173f4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017344:	4829      	ldr	r0, [pc, #164]	; (80173ec <tcp_receive+0xcfc>)
 8017346:	f7fd fb81 	bl	8014a4c <tcp_seg_copy>
 801734a:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 801734c:	69bb      	ldr	r3, [r7, #24]
 801734e:	2b00      	cmp	r3, #0
 8017350:	f000 8129 	beq.w	80175a6 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8017354:	687b      	ldr	r3, [r7, #4]
 8017356:	69ba      	ldr	r2, [r7, #24]
 8017358:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 801735a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801735c:	69b8      	ldr	r0, [r7, #24]
 801735e:	f7ff f8c3 	bl	80164e8 <tcp_oos_insert_segment>
                  }
                  break;
 8017362:	e120      	b.n	80175a6 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8017364:	4b22      	ldr	r3, [pc, #136]	; (80173f0 <tcp_receive+0xd00>)
 8017366:	681a      	ldr	r2, [r3, #0]
 8017368:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801736a:	68db      	ldr	r3, [r3, #12]
 801736c:	685b      	ldr	r3, [r3, #4]
 801736e:	1ad3      	subs	r3, r2, r3
 8017370:	3b01      	subs	r3, #1
 8017372:	2b00      	cmp	r3, #0
 8017374:	db3e      	blt.n	80173f4 <tcp_receive+0xd04>
 8017376:	4b1e      	ldr	r3, [pc, #120]	; (80173f0 <tcp_receive+0xd00>)
 8017378:	681a      	ldr	r2, [r3, #0]
 801737a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801737c:	68db      	ldr	r3, [r3, #12]
 801737e:	685b      	ldr	r3, [r3, #4]
 8017380:	1ad3      	subs	r3, r2, r3
 8017382:	3301      	adds	r3, #1
 8017384:	2b00      	cmp	r3, #0
 8017386:	dc35      	bgt.n	80173f4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017388:	4818      	ldr	r0, [pc, #96]	; (80173ec <tcp_receive+0xcfc>)
 801738a:	f7fd fb5f 	bl	8014a4c <tcp_seg_copy>
 801738e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8017390:	69fb      	ldr	r3, [r7, #28]
 8017392:	2b00      	cmp	r3, #0
 8017394:	f000 8109 	beq.w	80175aa <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8017398:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801739a:	68db      	ldr	r3, [r3, #12]
 801739c:	685b      	ldr	r3, [r3, #4]
 801739e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80173a0:	8912      	ldrh	r2, [r2, #8]
 80173a2:	441a      	add	r2, r3
 80173a4:	4b12      	ldr	r3, [pc, #72]	; (80173f0 <tcp_receive+0xd00>)
 80173a6:	681b      	ldr	r3, [r3, #0]
 80173a8:	1ad3      	subs	r3, r2, r3
 80173aa:	2b00      	cmp	r3, #0
 80173ac:	dd12      	ble.n	80173d4 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80173ae:	4b10      	ldr	r3, [pc, #64]	; (80173f0 <tcp_receive+0xd00>)
 80173b0:	681b      	ldr	r3, [r3, #0]
 80173b2:	b29a      	uxth	r2, r3
 80173b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80173b6:	68db      	ldr	r3, [r3, #12]
 80173b8:	685b      	ldr	r3, [r3, #4]
 80173ba:	b29b      	uxth	r3, r3
 80173bc:	1ad3      	subs	r3, r2, r3
 80173be:	b29a      	uxth	r2, r3
 80173c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80173c2:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80173c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80173c6:	685a      	ldr	r2, [r3, #4]
 80173c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80173ca:	891b      	ldrh	r3, [r3, #8]
 80173cc:	4619      	mov	r1, r3
 80173ce:	4610      	mov	r0, r2
 80173d0:	f7fb fe04 	bl	8012fdc <pbuf_realloc>
                    }
                    prev->next = cseg;
 80173d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80173d6:	69fa      	ldr	r2, [r7, #28]
 80173d8:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80173da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80173dc:	69f8      	ldr	r0, [r7, #28]
 80173de:	f7ff f883 	bl	80164e8 <tcp_oos_insert_segment>
                  }
                  break;
 80173e2:	e0e2      	b.n	80175aa <tcp_receive+0xeba>
 80173e4:	24004954 	.word	0x24004954
 80173e8:	24004951 	.word	0x24004951
 80173ec:	24004924 	.word	0x24004924
 80173f0:	24004944 	.word	0x24004944
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80173f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80173f6:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80173f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80173fa:	681b      	ldr	r3, [r3, #0]
 80173fc:	2b00      	cmp	r3, #0
 80173fe:	f040 80c6 	bne.w	801758e <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8017402:	4b80      	ldr	r3, [pc, #512]	; (8017604 <tcp_receive+0xf14>)
 8017404:	681a      	ldr	r2, [r3, #0]
 8017406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017408:	68db      	ldr	r3, [r3, #12]
 801740a:	685b      	ldr	r3, [r3, #4]
 801740c:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801740e:	2b00      	cmp	r3, #0
 8017410:	f340 80bd 	ble.w	801758e <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017416:	68db      	ldr	r3, [r3, #12]
 8017418:	899b      	ldrh	r3, [r3, #12]
 801741a:	b29b      	uxth	r3, r3
 801741c:	4618      	mov	r0, r3
 801741e:	f7f6 f8fb 	bl	800d618 <lwip_htons>
 8017422:	4603      	mov	r3, r0
 8017424:	b2db      	uxtb	r3, r3
 8017426:	f003 0301 	and.w	r3, r3, #1
 801742a:	2b00      	cmp	r3, #0
 801742c:	f040 80bf 	bne.w	80175ae <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8017430:	4875      	ldr	r0, [pc, #468]	; (8017608 <tcp_receive+0xf18>)
 8017432:	f7fd fb0b 	bl	8014a4c <tcp_seg_copy>
 8017436:	4602      	mov	r2, r0
 8017438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801743a:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 801743c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801743e:	681b      	ldr	r3, [r3, #0]
 8017440:	2b00      	cmp	r3, #0
 8017442:	f000 80b6 	beq.w	80175b2 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8017446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017448:	68db      	ldr	r3, [r3, #12]
 801744a:	685b      	ldr	r3, [r3, #4]
 801744c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801744e:	8912      	ldrh	r2, [r2, #8]
 8017450:	441a      	add	r2, r3
 8017452:	4b6c      	ldr	r3, [pc, #432]	; (8017604 <tcp_receive+0xf14>)
 8017454:	681b      	ldr	r3, [r3, #0]
 8017456:	1ad3      	subs	r3, r2, r3
 8017458:	2b00      	cmp	r3, #0
 801745a:	dd12      	ble.n	8017482 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801745c:	4b69      	ldr	r3, [pc, #420]	; (8017604 <tcp_receive+0xf14>)
 801745e:	681b      	ldr	r3, [r3, #0]
 8017460:	b29a      	uxth	r2, r3
 8017462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017464:	68db      	ldr	r3, [r3, #12]
 8017466:	685b      	ldr	r3, [r3, #4]
 8017468:	b29b      	uxth	r3, r3
 801746a:	1ad3      	subs	r3, r2, r3
 801746c:	b29a      	uxth	r2, r3
 801746e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017470:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8017472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017474:	685a      	ldr	r2, [r3, #4]
 8017476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017478:	891b      	ldrh	r3, [r3, #8]
 801747a:	4619      	mov	r1, r3
 801747c:	4610      	mov	r0, r2
 801747e:	f7fb fdad 	bl	8012fdc <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8017482:	4b62      	ldr	r3, [pc, #392]	; (801760c <tcp_receive+0xf1c>)
 8017484:	881b      	ldrh	r3, [r3, #0]
 8017486:	461a      	mov	r2, r3
 8017488:	4b5e      	ldr	r3, [pc, #376]	; (8017604 <tcp_receive+0xf14>)
 801748a:	681b      	ldr	r3, [r3, #0]
 801748c:	441a      	add	r2, r3
 801748e:	687b      	ldr	r3, [r7, #4]
 8017490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017492:	6879      	ldr	r1, [r7, #4]
 8017494:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017496:	440b      	add	r3, r1
 8017498:	1ad3      	subs	r3, r2, r3
 801749a:	2b00      	cmp	r3, #0
 801749c:	f340 8089 	ble.w	80175b2 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80174a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80174a2:	681b      	ldr	r3, [r3, #0]
 80174a4:	68db      	ldr	r3, [r3, #12]
 80174a6:	899b      	ldrh	r3, [r3, #12]
 80174a8:	b29b      	uxth	r3, r3
 80174aa:	4618      	mov	r0, r3
 80174ac:	f7f6 f8b4 	bl	800d618 <lwip_htons>
 80174b0:	4603      	mov	r3, r0
 80174b2:	b2db      	uxtb	r3, r3
 80174b4:	f003 0301 	and.w	r3, r3, #1
 80174b8:	2b00      	cmp	r3, #0
 80174ba:	d022      	beq.n	8017502 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80174bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80174be:	681b      	ldr	r3, [r3, #0]
 80174c0:	68db      	ldr	r3, [r3, #12]
 80174c2:	899b      	ldrh	r3, [r3, #12]
 80174c4:	b29b      	uxth	r3, r3
 80174c6:	b21b      	sxth	r3, r3
 80174c8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80174cc:	b21c      	sxth	r4, r3
 80174ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80174d0:	681b      	ldr	r3, [r3, #0]
 80174d2:	68db      	ldr	r3, [r3, #12]
 80174d4:	899b      	ldrh	r3, [r3, #12]
 80174d6:	b29b      	uxth	r3, r3
 80174d8:	4618      	mov	r0, r3
 80174da:	f7f6 f89d 	bl	800d618 <lwip_htons>
 80174de:	4603      	mov	r3, r0
 80174e0:	b2db      	uxtb	r3, r3
 80174e2:	b29b      	uxth	r3, r3
 80174e4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80174e8:	b29b      	uxth	r3, r3
 80174ea:	4618      	mov	r0, r3
 80174ec:	f7f6 f894 	bl	800d618 <lwip_htons>
 80174f0:	4603      	mov	r3, r0
 80174f2:	b21b      	sxth	r3, r3
 80174f4:	4323      	orrs	r3, r4
 80174f6:	b21a      	sxth	r2, r3
 80174f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80174fa:	681b      	ldr	r3, [r3, #0]
 80174fc:	68db      	ldr	r3, [r3, #12]
 80174fe:	b292      	uxth	r2, r2
 8017500:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8017502:	687b      	ldr	r3, [r7, #4]
 8017504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017506:	b29a      	uxth	r2, r3
 8017508:	687b      	ldr	r3, [r7, #4]
 801750a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801750c:	4413      	add	r3, r2
 801750e:	b299      	uxth	r1, r3
 8017510:	4b3c      	ldr	r3, [pc, #240]	; (8017604 <tcp_receive+0xf14>)
 8017512:	681b      	ldr	r3, [r3, #0]
 8017514:	b29a      	uxth	r2, r3
 8017516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017518:	681b      	ldr	r3, [r3, #0]
 801751a:	1a8a      	subs	r2, r1, r2
 801751c:	b292      	uxth	r2, r2
 801751e:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8017520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017522:	681b      	ldr	r3, [r3, #0]
 8017524:	685a      	ldr	r2, [r3, #4]
 8017526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017528:	681b      	ldr	r3, [r3, #0]
 801752a:	891b      	ldrh	r3, [r3, #8]
 801752c:	4619      	mov	r1, r3
 801752e:	4610      	mov	r0, r2
 8017530:	f7fb fd54 	bl	8012fdc <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8017534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017536:	681b      	ldr	r3, [r3, #0]
 8017538:	891c      	ldrh	r4, [r3, #8]
 801753a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801753c:	681b      	ldr	r3, [r3, #0]
 801753e:	68db      	ldr	r3, [r3, #12]
 8017540:	899b      	ldrh	r3, [r3, #12]
 8017542:	b29b      	uxth	r3, r3
 8017544:	4618      	mov	r0, r3
 8017546:	f7f6 f867 	bl	800d618 <lwip_htons>
 801754a:	4603      	mov	r3, r0
 801754c:	b2db      	uxtb	r3, r3
 801754e:	f003 0303 	and.w	r3, r3, #3
 8017552:	2b00      	cmp	r3, #0
 8017554:	d001      	beq.n	801755a <tcp_receive+0xe6a>
 8017556:	2301      	movs	r3, #1
 8017558:	e000      	b.n	801755c <tcp_receive+0xe6c>
 801755a:	2300      	movs	r3, #0
 801755c:	4423      	add	r3, r4
 801755e:	b29a      	uxth	r2, r3
 8017560:	4b2a      	ldr	r3, [pc, #168]	; (801760c <tcp_receive+0xf1c>)
 8017562:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017564:	4b29      	ldr	r3, [pc, #164]	; (801760c <tcp_receive+0xf1c>)
 8017566:	881b      	ldrh	r3, [r3, #0]
 8017568:	461a      	mov	r2, r3
 801756a:	4b26      	ldr	r3, [pc, #152]	; (8017604 <tcp_receive+0xf14>)
 801756c:	681b      	ldr	r3, [r3, #0]
 801756e:	441a      	add	r2, r3
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017574:	6879      	ldr	r1, [r7, #4]
 8017576:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017578:	440b      	add	r3, r1
 801757a:	429a      	cmp	r2, r3
 801757c:	d019      	beq.n	80175b2 <tcp_receive+0xec2>
 801757e:	4b24      	ldr	r3, [pc, #144]	; (8017610 <tcp_receive+0xf20>)
 8017580:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8017584:	4923      	ldr	r1, [pc, #140]	; (8017614 <tcp_receive+0xf24>)
 8017586:	4824      	ldr	r0, [pc, #144]	; (8017618 <tcp_receive+0xf28>)
 8017588:	f003 faee 	bl	801ab68 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801758c:	e011      	b.n	80175b2 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801758e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017590:	681b      	ldr	r3, [r3, #0]
 8017592:	63bb      	str	r3, [r7, #56]	; 0x38
 8017594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017596:	2b00      	cmp	r3, #0
 8017598:	f47f aea4 	bne.w	80172e4 <tcp_receive+0xbf4>
 801759c:	e00a      	b.n	80175b4 <tcp_receive+0xec4>
                break;
 801759e:	bf00      	nop
 80175a0:	e008      	b.n	80175b4 <tcp_receive+0xec4>
                break;
 80175a2:	bf00      	nop
 80175a4:	e006      	b.n	80175b4 <tcp_receive+0xec4>
                  break;
 80175a6:	bf00      	nop
 80175a8:	e004      	b.n	80175b4 <tcp_receive+0xec4>
                  break;
 80175aa:	bf00      	nop
 80175ac:	e002      	b.n	80175b4 <tcp_receive+0xec4>
                  break;
 80175ae:	bf00      	nop
 80175b0:	e000      	b.n	80175b4 <tcp_receive+0xec4>
                break;
 80175b2:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80175b4:	6878      	ldr	r0, [r7, #4]
 80175b6:	f001 fa43 	bl	8018a40 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80175ba:	e003      	b.n	80175c4 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80175bc:	6878      	ldr	r0, [r7, #4]
 80175be:	f001 fa3f 	bl	8018a40 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80175c2:	e01a      	b.n	80175fa <tcp_receive+0xf0a>
 80175c4:	e019      	b.n	80175fa <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80175c6:	4b0f      	ldr	r3, [pc, #60]	; (8017604 <tcp_receive+0xf14>)
 80175c8:	681a      	ldr	r2, [r3, #0]
 80175ca:	687b      	ldr	r3, [r7, #4]
 80175cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80175ce:	1ad3      	subs	r3, r2, r3
 80175d0:	2b00      	cmp	r3, #0
 80175d2:	db0a      	blt.n	80175ea <tcp_receive+0xefa>
 80175d4:	4b0b      	ldr	r3, [pc, #44]	; (8017604 <tcp_receive+0xf14>)
 80175d6:	681a      	ldr	r2, [r3, #0]
 80175d8:	687b      	ldr	r3, [r7, #4]
 80175da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80175dc:	6879      	ldr	r1, [r7, #4]
 80175de:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80175e0:	440b      	add	r3, r1
 80175e2:	1ad3      	subs	r3, r2, r3
 80175e4:	3301      	adds	r3, #1
 80175e6:	2b00      	cmp	r3, #0
 80175e8:	dd07      	ble.n	80175fa <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 80175ea:	687b      	ldr	r3, [r7, #4]
 80175ec:	8b5b      	ldrh	r3, [r3, #26]
 80175ee:	f043 0302 	orr.w	r3, r3, #2
 80175f2:	b29a      	uxth	r2, r3
 80175f4:	687b      	ldr	r3, [r7, #4]
 80175f6:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80175f8:	e7ff      	b.n	80175fa <tcp_receive+0xf0a>
 80175fa:	bf00      	nop
 80175fc:	3750      	adds	r7, #80	; 0x50
 80175fe:	46bd      	mov	sp, r7
 8017600:	bdb0      	pop	{r4, r5, r7, pc}
 8017602:	bf00      	nop
 8017604:	24004944 	.word	0x24004944
 8017608:	24004924 	.word	0x24004924
 801760c:	2400494e 	.word	0x2400494e
 8017610:	0801eb30 	.word	0x0801eb30
 8017614:	0801eef4 	.word	0x0801eef4
 8017618:	0801eb98 	.word	0x0801eb98

0801761c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801761c:	b480      	push	{r7}
 801761e:	b083      	sub	sp, #12
 8017620:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8017622:	4b15      	ldr	r3, [pc, #84]	; (8017678 <tcp_get_next_optbyte+0x5c>)
 8017624:	881b      	ldrh	r3, [r3, #0]
 8017626:	1c5a      	adds	r2, r3, #1
 8017628:	b291      	uxth	r1, r2
 801762a:	4a13      	ldr	r2, [pc, #76]	; (8017678 <tcp_get_next_optbyte+0x5c>)
 801762c:	8011      	strh	r1, [r2, #0]
 801762e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8017630:	4b12      	ldr	r3, [pc, #72]	; (801767c <tcp_get_next_optbyte+0x60>)
 8017632:	681b      	ldr	r3, [r3, #0]
 8017634:	2b00      	cmp	r3, #0
 8017636:	d004      	beq.n	8017642 <tcp_get_next_optbyte+0x26>
 8017638:	4b11      	ldr	r3, [pc, #68]	; (8017680 <tcp_get_next_optbyte+0x64>)
 801763a:	881b      	ldrh	r3, [r3, #0]
 801763c:	88fa      	ldrh	r2, [r7, #6]
 801763e:	429a      	cmp	r2, r3
 8017640:	d208      	bcs.n	8017654 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8017642:	4b10      	ldr	r3, [pc, #64]	; (8017684 <tcp_get_next_optbyte+0x68>)
 8017644:	681b      	ldr	r3, [r3, #0]
 8017646:	3314      	adds	r3, #20
 8017648:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801764a:	88fb      	ldrh	r3, [r7, #6]
 801764c:	683a      	ldr	r2, [r7, #0]
 801764e:	4413      	add	r3, r2
 8017650:	781b      	ldrb	r3, [r3, #0]
 8017652:	e00b      	b.n	801766c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8017654:	88fb      	ldrh	r3, [r7, #6]
 8017656:	b2da      	uxtb	r2, r3
 8017658:	4b09      	ldr	r3, [pc, #36]	; (8017680 <tcp_get_next_optbyte+0x64>)
 801765a:	881b      	ldrh	r3, [r3, #0]
 801765c:	b2db      	uxtb	r3, r3
 801765e:	1ad3      	subs	r3, r2, r3
 8017660:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8017662:	4b06      	ldr	r3, [pc, #24]	; (801767c <tcp_get_next_optbyte+0x60>)
 8017664:	681a      	ldr	r2, [r3, #0]
 8017666:	797b      	ldrb	r3, [r7, #5]
 8017668:	4413      	add	r3, r2
 801766a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801766c:	4618      	mov	r0, r3
 801766e:	370c      	adds	r7, #12
 8017670:	46bd      	mov	sp, r7
 8017672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017676:	4770      	bx	lr
 8017678:	24004940 	.word	0x24004940
 801767c:	2400493c 	.word	0x2400493c
 8017680:	2400493a 	.word	0x2400493a
 8017684:	24004934 	.word	0x24004934

08017688 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8017688:	b580      	push	{r7, lr}
 801768a:	b084      	sub	sp, #16
 801768c:	af00      	add	r7, sp, #0
 801768e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8017690:	687b      	ldr	r3, [r7, #4]
 8017692:	2b00      	cmp	r3, #0
 8017694:	d106      	bne.n	80176a4 <tcp_parseopt+0x1c>
 8017696:	4b31      	ldr	r3, [pc, #196]	; (801775c <tcp_parseopt+0xd4>)
 8017698:	f240 727d 	movw	r2, #1917	; 0x77d
 801769c:	4930      	ldr	r1, [pc, #192]	; (8017760 <tcp_parseopt+0xd8>)
 801769e:	4831      	ldr	r0, [pc, #196]	; (8017764 <tcp_parseopt+0xdc>)
 80176a0:	f003 fa62 	bl	801ab68 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80176a4:	4b30      	ldr	r3, [pc, #192]	; (8017768 <tcp_parseopt+0xe0>)
 80176a6:	881b      	ldrh	r3, [r3, #0]
 80176a8:	2b00      	cmp	r3, #0
 80176aa:	d053      	beq.n	8017754 <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80176ac:	4b2f      	ldr	r3, [pc, #188]	; (801776c <tcp_parseopt+0xe4>)
 80176ae:	2200      	movs	r2, #0
 80176b0:	801a      	strh	r2, [r3, #0]
 80176b2:	e043      	b.n	801773c <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 80176b4:	f7ff ffb2 	bl	801761c <tcp_get_next_optbyte>
 80176b8:	4603      	mov	r3, r0
 80176ba:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80176bc:	7bfb      	ldrb	r3, [r7, #15]
 80176be:	2b01      	cmp	r3, #1
 80176c0:	d03c      	beq.n	801773c <tcp_parseopt+0xb4>
 80176c2:	2b02      	cmp	r3, #2
 80176c4:	d002      	beq.n	80176cc <tcp_parseopt+0x44>
 80176c6:	2b00      	cmp	r3, #0
 80176c8:	d03f      	beq.n	801774a <tcp_parseopt+0xc2>
 80176ca:	e026      	b.n	801771a <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80176cc:	f7ff ffa6 	bl	801761c <tcp_get_next_optbyte>
 80176d0:	4603      	mov	r3, r0
 80176d2:	2b04      	cmp	r3, #4
 80176d4:	d13b      	bne.n	801774e <tcp_parseopt+0xc6>
 80176d6:	4b25      	ldr	r3, [pc, #148]	; (801776c <tcp_parseopt+0xe4>)
 80176d8:	881b      	ldrh	r3, [r3, #0]
 80176da:	3302      	adds	r3, #2
 80176dc:	4a22      	ldr	r2, [pc, #136]	; (8017768 <tcp_parseopt+0xe0>)
 80176de:	8812      	ldrh	r2, [r2, #0]
 80176e0:	4293      	cmp	r3, r2
 80176e2:	dc34      	bgt.n	801774e <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80176e4:	f7ff ff9a 	bl	801761c <tcp_get_next_optbyte>
 80176e8:	4603      	mov	r3, r0
 80176ea:	b29b      	uxth	r3, r3
 80176ec:	021b      	lsls	r3, r3, #8
 80176ee:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80176f0:	f7ff ff94 	bl	801761c <tcp_get_next_optbyte>
 80176f4:	4603      	mov	r3, r0
 80176f6:	b29a      	uxth	r2, r3
 80176f8:	89bb      	ldrh	r3, [r7, #12]
 80176fa:	4313      	orrs	r3, r2
 80176fc:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80176fe:	89bb      	ldrh	r3, [r7, #12]
 8017700:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8017704:	d804      	bhi.n	8017710 <tcp_parseopt+0x88>
 8017706:	89bb      	ldrh	r3, [r7, #12]
 8017708:	2b00      	cmp	r3, #0
 801770a:	d001      	beq.n	8017710 <tcp_parseopt+0x88>
 801770c:	89ba      	ldrh	r2, [r7, #12]
 801770e:	e001      	b.n	8017714 <tcp_parseopt+0x8c>
 8017710:	f44f 7206 	mov.w	r2, #536	; 0x218
 8017714:	687b      	ldr	r3, [r7, #4]
 8017716:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8017718:	e010      	b.n	801773c <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801771a:	f7ff ff7f 	bl	801761c <tcp_get_next_optbyte>
 801771e:	4603      	mov	r3, r0
 8017720:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8017722:	7afb      	ldrb	r3, [r7, #11]
 8017724:	2b01      	cmp	r3, #1
 8017726:	d914      	bls.n	8017752 <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8017728:	7afb      	ldrb	r3, [r7, #11]
 801772a:	b29a      	uxth	r2, r3
 801772c:	4b0f      	ldr	r3, [pc, #60]	; (801776c <tcp_parseopt+0xe4>)
 801772e:	881b      	ldrh	r3, [r3, #0]
 8017730:	4413      	add	r3, r2
 8017732:	b29b      	uxth	r3, r3
 8017734:	3b02      	subs	r3, #2
 8017736:	b29a      	uxth	r2, r3
 8017738:	4b0c      	ldr	r3, [pc, #48]	; (801776c <tcp_parseopt+0xe4>)
 801773a:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801773c:	4b0b      	ldr	r3, [pc, #44]	; (801776c <tcp_parseopt+0xe4>)
 801773e:	881a      	ldrh	r2, [r3, #0]
 8017740:	4b09      	ldr	r3, [pc, #36]	; (8017768 <tcp_parseopt+0xe0>)
 8017742:	881b      	ldrh	r3, [r3, #0]
 8017744:	429a      	cmp	r2, r3
 8017746:	d3b5      	bcc.n	80176b4 <tcp_parseopt+0x2c>
 8017748:	e004      	b.n	8017754 <tcp_parseopt+0xcc>
          return;
 801774a:	bf00      	nop
 801774c:	e002      	b.n	8017754 <tcp_parseopt+0xcc>
            return;
 801774e:	bf00      	nop
 8017750:	e000      	b.n	8017754 <tcp_parseopt+0xcc>
            return;
 8017752:	bf00      	nop
      }
    }
  }
}
 8017754:	3710      	adds	r7, #16
 8017756:	46bd      	mov	sp, r7
 8017758:	bd80      	pop	{r7, pc}
 801775a:	bf00      	nop
 801775c:	0801eb30 	.word	0x0801eb30
 8017760:	0801efb0 	.word	0x0801efb0
 8017764:	0801eb98 	.word	0x0801eb98
 8017768:	24004938 	.word	0x24004938
 801776c:	24004940 	.word	0x24004940

08017770 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8017770:	b480      	push	{r7}
 8017772:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8017774:	4b05      	ldr	r3, [pc, #20]	; (801778c <tcp_trigger_input_pcb_close+0x1c>)
 8017776:	781b      	ldrb	r3, [r3, #0]
 8017778:	f043 0310 	orr.w	r3, r3, #16
 801777c:	b2da      	uxtb	r2, r3
 801777e:	4b03      	ldr	r3, [pc, #12]	; (801778c <tcp_trigger_input_pcb_close+0x1c>)
 8017780:	701a      	strb	r2, [r3, #0]
}
 8017782:	bf00      	nop
 8017784:	46bd      	mov	sp, r7
 8017786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801778a:	4770      	bx	lr
 801778c:	24004951 	.word	0x24004951

08017790 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8017790:	b580      	push	{r7, lr}
 8017792:	b084      	sub	sp, #16
 8017794:	af00      	add	r7, sp, #0
 8017796:	60f8      	str	r0, [r7, #12]
 8017798:	60b9      	str	r1, [r7, #8]
 801779a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801779c:	68fb      	ldr	r3, [r7, #12]
 801779e:	2b00      	cmp	r3, #0
 80177a0:	d00a      	beq.n	80177b8 <tcp_route+0x28>
 80177a2:	68fb      	ldr	r3, [r7, #12]
 80177a4:	7a1b      	ldrb	r3, [r3, #8]
 80177a6:	2b00      	cmp	r3, #0
 80177a8:	d006      	beq.n	80177b8 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80177aa:	68fb      	ldr	r3, [r7, #12]
 80177ac:	7a1b      	ldrb	r3, [r3, #8]
 80177ae:	4618      	mov	r0, r3
 80177b0:	f7fb fa10 	bl	8012bd4 <netif_get_by_index>
 80177b4:	4603      	mov	r3, r0
 80177b6:	e003      	b.n	80177c0 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80177b8:	6878      	ldr	r0, [r7, #4]
 80177ba:	f7f9 f8ad 	bl	8010918 <ip4_route>
 80177be:	4603      	mov	r3, r0
  }
}
 80177c0:	4618      	mov	r0, r3
 80177c2:	3710      	adds	r7, #16
 80177c4:	46bd      	mov	sp, r7
 80177c6:	bd80      	pop	{r7, pc}

080177c8 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80177c8:	b590      	push	{r4, r7, lr}
 80177ca:	b087      	sub	sp, #28
 80177cc:	af00      	add	r7, sp, #0
 80177ce:	60f8      	str	r0, [r7, #12]
 80177d0:	60b9      	str	r1, [r7, #8]
 80177d2:	603b      	str	r3, [r7, #0]
 80177d4:	4613      	mov	r3, r2
 80177d6:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80177d8:	68fb      	ldr	r3, [r7, #12]
 80177da:	2b00      	cmp	r3, #0
 80177dc:	d105      	bne.n	80177ea <tcp_create_segment+0x22>
 80177de:	4b44      	ldr	r3, [pc, #272]	; (80178f0 <tcp_create_segment+0x128>)
 80177e0:	22a3      	movs	r2, #163	; 0xa3
 80177e2:	4944      	ldr	r1, [pc, #272]	; (80178f4 <tcp_create_segment+0x12c>)
 80177e4:	4844      	ldr	r0, [pc, #272]	; (80178f8 <tcp_create_segment+0x130>)
 80177e6:	f003 f9bf 	bl	801ab68 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80177ea:	68bb      	ldr	r3, [r7, #8]
 80177ec:	2b00      	cmp	r3, #0
 80177ee:	d105      	bne.n	80177fc <tcp_create_segment+0x34>
 80177f0:	4b3f      	ldr	r3, [pc, #252]	; (80178f0 <tcp_create_segment+0x128>)
 80177f2:	22a4      	movs	r2, #164	; 0xa4
 80177f4:	4941      	ldr	r1, [pc, #260]	; (80178fc <tcp_create_segment+0x134>)
 80177f6:	4840      	ldr	r0, [pc, #256]	; (80178f8 <tcp_create_segment+0x130>)
 80177f8:	f003 f9b6 	bl	801ab68 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80177fc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017800:	009b      	lsls	r3, r3, #2
 8017802:	b2db      	uxtb	r3, r3
 8017804:	f003 0304 	and.w	r3, r3, #4
 8017808:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801780a:	2003      	movs	r0, #3
 801780c:	f7fa fe4a 	bl	80124a4 <memp_malloc>
 8017810:	6138      	str	r0, [r7, #16]
 8017812:	693b      	ldr	r3, [r7, #16]
 8017814:	2b00      	cmp	r3, #0
 8017816:	d104      	bne.n	8017822 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8017818:	68b8      	ldr	r0, [r7, #8]
 801781a:	f7fb fd65 	bl	80132e8 <pbuf_free>
    return NULL;
 801781e:	2300      	movs	r3, #0
 8017820:	e061      	b.n	80178e6 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8017822:	693b      	ldr	r3, [r7, #16]
 8017824:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8017828:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801782a:	693b      	ldr	r3, [r7, #16]
 801782c:	2200      	movs	r2, #0
 801782e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8017830:	693b      	ldr	r3, [r7, #16]
 8017832:	68ba      	ldr	r2, [r7, #8]
 8017834:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8017836:	68bb      	ldr	r3, [r7, #8]
 8017838:	891a      	ldrh	r2, [r3, #8]
 801783a:	7dfb      	ldrb	r3, [r7, #23]
 801783c:	b29b      	uxth	r3, r3
 801783e:	429a      	cmp	r2, r3
 8017840:	d205      	bcs.n	801784e <tcp_create_segment+0x86>
 8017842:	4b2b      	ldr	r3, [pc, #172]	; (80178f0 <tcp_create_segment+0x128>)
 8017844:	22b0      	movs	r2, #176	; 0xb0
 8017846:	492e      	ldr	r1, [pc, #184]	; (8017900 <tcp_create_segment+0x138>)
 8017848:	482b      	ldr	r0, [pc, #172]	; (80178f8 <tcp_create_segment+0x130>)
 801784a:	f003 f98d 	bl	801ab68 <iprintf>
  seg->len = p->tot_len - optlen;
 801784e:	68bb      	ldr	r3, [r7, #8]
 8017850:	891a      	ldrh	r2, [r3, #8]
 8017852:	7dfb      	ldrb	r3, [r7, #23]
 8017854:	b29b      	uxth	r3, r3
 8017856:	1ad3      	subs	r3, r2, r3
 8017858:	b29a      	uxth	r2, r3
 801785a:	693b      	ldr	r3, [r7, #16]
 801785c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801785e:	2114      	movs	r1, #20
 8017860:	68b8      	ldr	r0, [r7, #8]
 8017862:	f7fb fcab 	bl	80131bc <pbuf_add_header>
 8017866:	4603      	mov	r3, r0
 8017868:	2b00      	cmp	r3, #0
 801786a:	d004      	beq.n	8017876 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801786c:	6938      	ldr	r0, [r7, #16]
 801786e:	f7fd f8d5 	bl	8014a1c <tcp_seg_free>
    return NULL;
 8017872:	2300      	movs	r3, #0
 8017874:	e037      	b.n	80178e6 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8017876:	693b      	ldr	r3, [r7, #16]
 8017878:	685b      	ldr	r3, [r3, #4]
 801787a:	685a      	ldr	r2, [r3, #4]
 801787c:	693b      	ldr	r3, [r7, #16]
 801787e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8017880:	68fb      	ldr	r3, [r7, #12]
 8017882:	8ada      	ldrh	r2, [r3, #22]
 8017884:	693b      	ldr	r3, [r7, #16]
 8017886:	68dc      	ldr	r4, [r3, #12]
 8017888:	4610      	mov	r0, r2
 801788a:	f7f5 fec5 	bl	800d618 <lwip_htons>
 801788e:	4603      	mov	r3, r0
 8017890:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8017892:	68fb      	ldr	r3, [r7, #12]
 8017894:	8b1a      	ldrh	r2, [r3, #24]
 8017896:	693b      	ldr	r3, [r7, #16]
 8017898:	68dc      	ldr	r4, [r3, #12]
 801789a:	4610      	mov	r0, r2
 801789c:	f7f5 febc 	bl	800d618 <lwip_htons>
 80178a0:	4603      	mov	r3, r0
 80178a2:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80178a4:	693b      	ldr	r3, [r7, #16]
 80178a6:	68dc      	ldr	r4, [r3, #12]
 80178a8:	6838      	ldr	r0, [r7, #0]
 80178aa:	f7f5 feca 	bl	800d642 <lwip_htonl>
 80178ae:	4603      	mov	r3, r0
 80178b0:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80178b2:	7dfb      	ldrb	r3, [r7, #23]
 80178b4:	089b      	lsrs	r3, r3, #2
 80178b6:	b2db      	uxtb	r3, r3
 80178b8:	b29b      	uxth	r3, r3
 80178ba:	3305      	adds	r3, #5
 80178bc:	b29b      	uxth	r3, r3
 80178be:	031b      	lsls	r3, r3, #12
 80178c0:	b29a      	uxth	r2, r3
 80178c2:	79fb      	ldrb	r3, [r7, #7]
 80178c4:	b29b      	uxth	r3, r3
 80178c6:	4313      	orrs	r3, r2
 80178c8:	b29a      	uxth	r2, r3
 80178ca:	693b      	ldr	r3, [r7, #16]
 80178cc:	68dc      	ldr	r4, [r3, #12]
 80178ce:	4610      	mov	r0, r2
 80178d0:	f7f5 fea2 	bl	800d618 <lwip_htons>
 80178d4:	4603      	mov	r3, r0
 80178d6:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80178d8:	693b      	ldr	r3, [r7, #16]
 80178da:	68db      	ldr	r3, [r3, #12]
 80178dc:	2200      	movs	r2, #0
 80178de:	749a      	strb	r2, [r3, #18]
 80178e0:	2200      	movs	r2, #0
 80178e2:	74da      	strb	r2, [r3, #19]
  return seg;
 80178e4:	693b      	ldr	r3, [r7, #16]
}
 80178e6:	4618      	mov	r0, r3
 80178e8:	371c      	adds	r7, #28
 80178ea:	46bd      	mov	sp, r7
 80178ec:	bd90      	pop	{r4, r7, pc}
 80178ee:	bf00      	nop
 80178f0:	0801efcc 	.word	0x0801efcc
 80178f4:	0801f01c 	.word	0x0801f01c
 80178f8:	0801f03c 	.word	0x0801f03c
 80178fc:	0801f064 	.word	0x0801f064
 8017900:	0801f088 	.word	0x0801f088

08017904 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8017904:	b590      	push	{r4, r7, lr}
 8017906:	b08b      	sub	sp, #44	; 0x2c
 8017908:	af02      	add	r7, sp, #8
 801790a:	6078      	str	r0, [r7, #4]
 801790c:	460b      	mov	r3, r1
 801790e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8017910:	2300      	movs	r3, #0
 8017912:	61fb      	str	r3, [r7, #28]
 8017914:	2300      	movs	r3, #0
 8017916:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8017918:	2300      	movs	r3, #0
 801791a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801791c:	687b      	ldr	r3, [r7, #4]
 801791e:	2b00      	cmp	r3, #0
 8017920:	d106      	bne.n	8017930 <tcp_split_unsent_seg+0x2c>
 8017922:	4b95      	ldr	r3, [pc, #596]	; (8017b78 <tcp_split_unsent_seg+0x274>)
 8017924:	f240 324b 	movw	r2, #843	; 0x34b
 8017928:	4994      	ldr	r1, [pc, #592]	; (8017b7c <tcp_split_unsent_seg+0x278>)
 801792a:	4895      	ldr	r0, [pc, #596]	; (8017b80 <tcp_split_unsent_seg+0x27c>)
 801792c:	f003 f91c 	bl	801ab68 <iprintf>

  useg = pcb->unsent;
 8017930:	687b      	ldr	r3, [r7, #4]
 8017932:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017934:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8017936:	697b      	ldr	r3, [r7, #20]
 8017938:	2b00      	cmp	r3, #0
 801793a:	d102      	bne.n	8017942 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801793c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8017940:	e116      	b.n	8017b70 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8017942:	887b      	ldrh	r3, [r7, #2]
 8017944:	2b00      	cmp	r3, #0
 8017946:	d109      	bne.n	801795c <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8017948:	4b8b      	ldr	r3, [pc, #556]	; (8017b78 <tcp_split_unsent_seg+0x274>)
 801794a:	f240 3253 	movw	r2, #851	; 0x353
 801794e:	498d      	ldr	r1, [pc, #564]	; (8017b84 <tcp_split_unsent_seg+0x280>)
 8017950:	488b      	ldr	r0, [pc, #556]	; (8017b80 <tcp_split_unsent_seg+0x27c>)
 8017952:	f003 f909 	bl	801ab68 <iprintf>
    return ERR_VAL;
 8017956:	f06f 0305 	mvn.w	r3, #5
 801795a:	e109      	b.n	8017b70 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801795c:	697b      	ldr	r3, [r7, #20]
 801795e:	891b      	ldrh	r3, [r3, #8]
 8017960:	887a      	ldrh	r2, [r7, #2]
 8017962:	429a      	cmp	r2, r3
 8017964:	d301      	bcc.n	801796a <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8017966:	2300      	movs	r3, #0
 8017968:	e102      	b.n	8017b70 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801796a:	687b      	ldr	r3, [r7, #4]
 801796c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801796e:	887a      	ldrh	r2, [r7, #2]
 8017970:	429a      	cmp	r2, r3
 8017972:	d906      	bls.n	8017982 <tcp_split_unsent_seg+0x7e>
 8017974:	4b80      	ldr	r3, [pc, #512]	; (8017b78 <tcp_split_unsent_seg+0x274>)
 8017976:	f240 325b 	movw	r2, #859	; 0x35b
 801797a:	4983      	ldr	r1, [pc, #524]	; (8017b88 <tcp_split_unsent_seg+0x284>)
 801797c:	4880      	ldr	r0, [pc, #512]	; (8017b80 <tcp_split_unsent_seg+0x27c>)
 801797e:	f003 f8f3 	bl	801ab68 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8017982:	697b      	ldr	r3, [r7, #20]
 8017984:	891b      	ldrh	r3, [r3, #8]
 8017986:	2b00      	cmp	r3, #0
 8017988:	d106      	bne.n	8017998 <tcp_split_unsent_seg+0x94>
 801798a:	4b7b      	ldr	r3, [pc, #492]	; (8017b78 <tcp_split_unsent_seg+0x274>)
 801798c:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8017990:	497e      	ldr	r1, [pc, #504]	; (8017b8c <tcp_split_unsent_seg+0x288>)
 8017992:	487b      	ldr	r0, [pc, #492]	; (8017b80 <tcp_split_unsent_seg+0x27c>)
 8017994:	f003 f8e8 	bl	801ab68 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8017998:	697b      	ldr	r3, [r7, #20]
 801799a:	7a9b      	ldrb	r3, [r3, #10]
 801799c:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801799e:	7bfb      	ldrb	r3, [r7, #15]
 80179a0:	009b      	lsls	r3, r3, #2
 80179a2:	b2db      	uxtb	r3, r3
 80179a4:	f003 0304 	and.w	r3, r3, #4
 80179a8:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80179aa:	697b      	ldr	r3, [r7, #20]
 80179ac:	891a      	ldrh	r2, [r3, #8]
 80179ae:	887b      	ldrh	r3, [r7, #2]
 80179b0:	1ad3      	subs	r3, r2, r3
 80179b2:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80179b4:	7bbb      	ldrb	r3, [r7, #14]
 80179b6:	b29a      	uxth	r2, r3
 80179b8:	89bb      	ldrh	r3, [r7, #12]
 80179ba:	4413      	add	r3, r2
 80179bc:	b29b      	uxth	r3, r3
 80179be:	f44f 7220 	mov.w	r2, #640	; 0x280
 80179c2:	4619      	mov	r1, r3
 80179c4:	2036      	movs	r0, #54	; 0x36
 80179c6:	f7fb f9af 	bl	8012d28 <pbuf_alloc>
 80179ca:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80179cc:	693b      	ldr	r3, [r7, #16]
 80179ce:	2b00      	cmp	r3, #0
 80179d0:	f000 80b7 	beq.w	8017b42 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80179d4:	697b      	ldr	r3, [r7, #20]
 80179d6:	685b      	ldr	r3, [r3, #4]
 80179d8:	891a      	ldrh	r2, [r3, #8]
 80179da:	697b      	ldr	r3, [r7, #20]
 80179dc:	891b      	ldrh	r3, [r3, #8]
 80179de:	1ad3      	subs	r3, r2, r3
 80179e0:	b29a      	uxth	r2, r3
 80179e2:	887b      	ldrh	r3, [r7, #2]
 80179e4:	4413      	add	r3, r2
 80179e6:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80179e8:	697b      	ldr	r3, [r7, #20]
 80179ea:	6858      	ldr	r0, [r3, #4]
 80179ec:	693b      	ldr	r3, [r7, #16]
 80179ee:	685a      	ldr	r2, [r3, #4]
 80179f0:	7bbb      	ldrb	r3, [r7, #14]
 80179f2:	18d1      	adds	r1, r2, r3
 80179f4:	897b      	ldrh	r3, [r7, #10]
 80179f6:	89ba      	ldrh	r2, [r7, #12]
 80179f8:	f7fb fe7c 	bl	80136f4 <pbuf_copy_partial>
 80179fc:	4603      	mov	r3, r0
 80179fe:	461a      	mov	r2, r3
 8017a00:	89bb      	ldrh	r3, [r7, #12]
 8017a02:	4293      	cmp	r3, r2
 8017a04:	f040 809f 	bne.w	8017b46 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8017a08:	697b      	ldr	r3, [r7, #20]
 8017a0a:	68db      	ldr	r3, [r3, #12]
 8017a0c:	899b      	ldrh	r3, [r3, #12]
 8017a0e:	b29b      	uxth	r3, r3
 8017a10:	4618      	mov	r0, r3
 8017a12:	f7f5 fe01 	bl	800d618 <lwip_htons>
 8017a16:	4603      	mov	r3, r0
 8017a18:	b2db      	uxtb	r3, r3
 8017a1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8017a1e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8017a20:	2300      	movs	r3, #0
 8017a22:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8017a24:	7efb      	ldrb	r3, [r7, #27]
 8017a26:	f003 0308 	and.w	r3, r3, #8
 8017a2a:	2b00      	cmp	r3, #0
 8017a2c:	d007      	beq.n	8017a3e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8017a2e:	7efb      	ldrb	r3, [r7, #27]
 8017a30:	f023 0308 	bic.w	r3, r3, #8
 8017a34:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8017a36:	7ebb      	ldrb	r3, [r7, #26]
 8017a38:	f043 0308 	orr.w	r3, r3, #8
 8017a3c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8017a3e:	7efb      	ldrb	r3, [r7, #27]
 8017a40:	f003 0301 	and.w	r3, r3, #1
 8017a44:	2b00      	cmp	r3, #0
 8017a46:	d007      	beq.n	8017a58 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8017a48:	7efb      	ldrb	r3, [r7, #27]
 8017a4a:	f023 0301 	bic.w	r3, r3, #1
 8017a4e:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8017a50:	7ebb      	ldrb	r3, [r7, #26]
 8017a52:	f043 0301 	orr.w	r3, r3, #1
 8017a56:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8017a58:	697b      	ldr	r3, [r7, #20]
 8017a5a:	68db      	ldr	r3, [r3, #12]
 8017a5c:	685b      	ldr	r3, [r3, #4]
 8017a5e:	4618      	mov	r0, r3
 8017a60:	f7f5 fdef 	bl	800d642 <lwip_htonl>
 8017a64:	4602      	mov	r2, r0
 8017a66:	887b      	ldrh	r3, [r7, #2]
 8017a68:	18d1      	adds	r1, r2, r3
 8017a6a:	7eba      	ldrb	r2, [r7, #26]
 8017a6c:	7bfb      	ldrb	r3, [r7, #15]
 8017a6e:	9300      	str	r3, [sp, #0]
 8017a70:	460b      	mov	r3, r1
 8017a72:	6939      	ldr	r1, [r7, #16]
 8017a74:	6878      	ldr	r0, [r7, #4]
 8017a76:	f7ff fea7 	bl	80177c8 <tcp_create_segment>
 8017a7a:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8017a7c:	69fb      	ldr	r3, [r7, #28]
 8017a7e:	2b00      	cmp	r3, #0
 8017a80:	d063      	beq.n	8017b4a <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8017a82:	697b      	ldr	r3, [r7, #20]
 8017a84:	685b      	ldr	r3, [r3, #4]
 8017a86:	4618      	mov	r0, r3
 8017a88:	f7fb fcbc 	bl	8013404 <pbuf_clen>
 8017a8c:	4603      	mov	r3, r0
 8017a8e:	461a      	mov	r2, r3
 8017a90:	687b      	ldr	r3, [r7, #4]
 8017a92:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017a96:	1a9b      	subs	r3, r3, r2
 8017a98:	b29a      	uxth	r2, r3
 8017a9a:	687b      	ldr	r3, [r7, #4]
 8017a9c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8017aa0:	697b      	ldr	r3, [r7, #20]
 8017aa2:	6858      	ldr	r0, [r3, #4]
 8017aa4:	697b      	ldr	r3, [r7, #20]
 8017aa6:	685b      	ldr	r3, [r3, #4]
 8017aa8:	891a      	ldrh	r2, [r3, #8]
 8017aaa:	89bb      	ldrh	r3, [r7, #12]
 8017aac:	1ad3      	subs	r3, r2, r3
 8017aae:	b29b      	uxth	r3, r3
 8017ab0:	4619      	mov	r1, r3
 8017ab2:	f7fb fa93 	bl	8012fdc <pbuf_realloc>
  useg->len -= remainder;
 8017ab6:	697b      	ldr	r3, [r7, #20]
 8017ab8:	891a      	ldrh	r2, [r3, #8]
 8017aba:	89bb      	ldrh	r3, [r7, #12]
 8017abc:	1ad3      	subs	r3, r2, r3
 8017abe:	b29a      	uxth	r2, r3
 8017ac0:	697b      	ldr	r3, [r7, #20]
 8017ac2:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8017ac4:	697b      	ldr	r3, [r7, #20]
 8017ac6:	68db      	ldr	r3, [r3, #12]
 8017ac8:	899b      	ldrh	r3, [r3, #12]
 8017aca:	b29c      	uxth	r4, r3
 8017acc:	7efb      	ldrb	r3, [r7, #27]
 8017ace:	b29b      	uxth	r3, r3
 8017ad0:	4618      	mov	r0, r3
 8017ad2:	f7f5 fda1 	bl	800d618 <lwip_htons>
 8017ad6:	4603      	mov	r3, r0
 8017ad8:	461a      	mov	r2, r3
 8017ada:	697b      	ldr	r3, [r7, #20]
 8017adc:	68db      	ldr	r3, [r3, #12]
 8017ade:	4322      	orrs	r2, r4
 8017ae0:	b292      	uxth	r2, r2
 8017ae2:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8017ae4:	697b      	ldr	r3, [r7, #20]
 8017ae6:	685b      	ldr	r3, [r3, #4]
 8017ae8:	4618      	mov	r0, r3
 8017aea:	f7fb fc8b 	bl	8013404 <pbuf_clen>
 8017aee:	4603      	mov	r3, r0
 8017af0:	461a      	mov	r2, r3
 8017af2:	687b      	ldr	r3, [r7, #4]
 8017af4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017af8:	4413      	add	r3, r2
 8017afa:	b29a      	uxth	r2, r3
 8017afc:	687b      	ldr	r3, [r7, #4]
 8017afe:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8017b02:	69fb      	ldr	r3, [r7, #28]
 8017b04:	685b      	ldr	r3, [r3, #4]
 8017b06:	4618      	mov	r0, r3
 8017b08:	f7fb fc7c 	bl	8013404 <pbuf_clen>
 8017b0c:	4603      	mov	r3, r0
 8017b0e:	461a      	mov	r2, r3
 8017b10:	687b      	ldr	r3, [r7, #4]
 8017b12:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017b16:	4413      	add	r3, r2
 8017b18:	b29a      	uxth	r2, r3
 8017b1a:	687b      	ldr	r3, [r7, #4]
 8017b1c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8017b20:	697b      	ldr	r3, [r7, #20]
 8017b22:	681a      	ldr	r2, [r3, #0]
 8017b24:	69fb      	ldr	r3, [r7, #28]
 8017b26:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8017b28:	697b      	ldr	r3, [r7, #20]
 8017b2a:	69fa      	ldr	r2, [r7, #28]
 8017b2c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8017b2e:	69fb      	ldr	r3, [r7, #28]
 8017b30:	681b      	ldr	r3, [r3, #0]
 8017b32:	2b00      	cmp	r3, #0
 8017b34:	d103      	bne.n	8017b3e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8017b36:	687b      	ldr	r3, [r7, #4]
 8017b38:	2200      	movs	r2, #0
 8017b3a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8017b3e:	2300      	movs	r3, #0
 8017b40:	e016      	b.n	8017b70 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8017b42:	bf00      	nop
 8017b44:	e002      	b.n	8017b4c <tcp_split_unsent_seg+0x248>
    goto memerr;
 8017b46:	bf00      	nop
 8017b48:	e000      	b.n	8017b4c <tcp_split_unsent_seg+0x248>
    goto memerr;
 8017b4a:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8017b4c:	69fb      	ldr	r3, [r7, #28]
 8017b4e:	2b00      	cmp	r3, #0
 8017b50:	d006      	beq.n	8017b60 <tcp_split_unsent_seg+0x25c>
 8017b52:	4b09      	ldr	r3, [pc, #36]	; (8017b78 <tcp_split_unsent_seg+0x274>)
 8017b54:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8017b58:	490d      	ldr	r1, [pc, #52]	; (8017b90 <tcp_split_unsent_seg+0x28c>)
 8017b5a:	4809      	ldr	r0, [pc, #36]	; (8017b80 <tcp_split_unsent_seg+0x27c>)
 8017b5c:	f003 f804 	bl	801ab68 <iprintf>
  if (p != NULL) {
 8017b60:	693b      	ldr	r3, [r7, #16]
 8017b62:	2b00      	cmp	r3, #0
 8017b64:	d002      	beq.n	8017b6c <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8017b66:	6938      	ldr	r0, [r7, #16]
 8017b68:	f7fb fbbe 	bl	80132e8 <pbuf_free>
  }

  return ERR_MEM;
 8017b6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8017b70:	4618      	mov	r0, r3
 8017b72:	3724      	adds	r7, #36	; 0x24
 8017b74:	46bd      	mov	sp, r7
 8017b76:	bd90      	pop	{r4, r7, pc}
 8017b78:	0801efcc 	.word	0x0801efcc
 8017b7c:	0801f37c 	.word	0x0801f37c
 8017b80:	0801f03c 	.word	0x0801f03c
 8017b84:	0801f3a0 	.word	0x0801f3a0
 8017b88:	0801f3c4 	.word	0x0801f3c4
 8017b8c:	0801f3d4 	.word	0x0801f3d4
 8017b90:	0801f3e4 	.word	0x0801f3e4

08017b94 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8017b94:	b590      	push	{r4, r7, lr}
 8017b96:	b085      	sub	sp, #20
 8017b98:	af00      	add	r7, sp, #0
 8017b9a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8017b9c:	687b      	ldr	r3, [r7, #4]
 8017b9e:	2b00      	cmp	r3, #0
 8017ba0:	d106      	bne.n	8017bb0 <tcp_send_fin+0x1c>
 8017ba2:	4b21      	ldr	r3, [pc, #132]	; (8017c28 <tcp_send_fin+0x94>)
 8017ba4:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8017ba8:	4920      	ldr	r1, [pc, #128]	; (8017c2c <tcp_send_fin+0x98>)
 8017baa:	4821      	ldr	r0, [pc, #132]	; (8017c30 <tcp_send_fin+0x9c>)
 8017bac:	f002 ffdc 	bl	801ab68 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017bb4:	2b00      	cmp	r3, #0
 8017bb6:	d02e      	beq.n	8017c16 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8017bb8:	687b      	ldr	r3, [r7, #4]
 8017bba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017bbc:	60fb      	str	r3, [r7, #12]
 8017bbe:	e002      	b.n	8017bc6 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8017bc0:	68fb      	ldr	r3, [r7, #12]
 8017bc2:	681b      	ldr	r3, [r3, #0]
 8017bc4:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8017bc6:	68fb      	ldr	r3, [r7, #12]
 8017bc8:	681b      	ldr	r3, [r3, #0]
 8017bca:	2b00      	cmp	r3, #0
 8017bcc:	d1f8      	bne.n	8017bc0 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8017bce:	68fb      	ldr	r3, [r7, #12]
 8017bd0:	68db      	ldr	r3, [r3, #12]
 8017bd2:	899b      	ldrh	r3, [r3, #12]
 8017bd4:	b29b      	uxth	r3, r3
 8017bd6:	4618      	mov	r0, r3
 8017bd8:	f7f5 fd1e 	bl	800d618 <lwip_htons>
 8017bdc:	4603      	mov	r3, r0
 8017bde:	b2db      	uxtb	r3, r3
 8017be0:	f003 0307 	and.w	r3, r3, #7
 8017be4:	2b00      	cmp	r3, #0
 8017be6:	d116      	bne.n	8017c16 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8017be8:	68fb      	ldr	r3, [r7, #12]
 8017bea:	68db      	ldr	r3, [r3, #12]
 8017bec:	899b      	ldrh	r3, [r3, #12]
 8017bee:	b29c      	uxth	r4, r3
 8017bf0:	2001      	movs	r0, #1
 8017bf2:	f7f5 fd11 	bl	800d618 <lwip_htons>
 8017bf6:	4603      	mov	r3, r0
 8017bf8:	461a      	mov	r2, r3
 8017bfa:	68fb      	ldr	r3, [r7, #12]
 8017bfc:	68db      	ldr	r3, [r3, #12]
 8017bfe:	4322      	orrs	r2, r4
 8017c00:	b292      	uxth	r2, r2
 8017c02:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8017c04:	687b      	ldr	r3, [r7, #4]
 8017c06:	8b5b      	ldrh	r3, [r3, #26]
 8017c08:	f043 0320 	orr.w	r3, r3, #32
 8017c0c:	b29a      	uxth	r2, r3
 8017c0e:	687b      	ldr	r3, [r7, #4]
 8017c10:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8017c12:	2300      	movs	r3, #0
 8017c14:	e004      	b.n	8017c20 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8017c16:	2101      	movs	r1, #1
 8017c18:	6878      	ldr	r0, [r7, #4]
 8017c1a:	f000 f80b 	bl	8017c34 <tcp_enqueue_flags>
 8017c1e:	4603      	mov	r3, r0
}
 8017c20:	4618      	mov	r0, r3
 8017c22:	3714      	adds	r7, #20
 8017c24:	46bd      	mov	sp, r7
 8017c26:	bd90      	pop	{r4, r7, pc}
 8017c28:	0801efcc 	.word	0x0801efcc
 8017c2c:	0801f3f0 	.word	0x0801f3f0
 8017c30:	0801f03c 	.word	0x0801f03c

08017c34 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8017c34:	b580      	push	{r7, lr}
 8017c36:	b08a      	sub	sp, #40	; 0x28
 8017c38:	af02      	add	r7, sp, #8
 8017c3a:	6078      	str	r0, [r7, #4]
 8017c3c:	460b      	mov	r3, r1
 8017c3e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8017c40:	2300      	movs	r3, #0
 8017c42:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8017c44:	2300      	movs	r3, #0
 8017c46:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8017c48:	78fb      	ldrb	r3, [r7, #3]
 8017c4a:	f003 0303 	and.w	r3, r3, #3
 8017c4e:	2b00      	cmp	r3, #0
 8017c50:	d106      	bne.n	8017c60 <tcp_enqueue_flags+0x2c>
 8017c52:	4b67      	ldr	r3, [pc, #412]	; (8017df0 <tcp_enqueue_flags+0x1bc>)
 8017c54:	f240 4212 	movw	r2, #1042	; 0x412
 8017c58:	4966      	ldr	r1, [pc, #408]	; (8017df4 <tcp_enqueue_flags+0x1c0>)
 8017c5a:	4867      	ldr	r0, [pc, #412]	; (8017df8 <tcp_enqueue_flags+0x1c4>)
 8017c5c:	f002 ff84 	bl	801ab68 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8017c60:	687b      	ldr	r3, [r7, #4]
 8017c62:	2b00      	cmp	r3, #0
 8017c64:	d106      	bne.n	8017c74 <tcp_enqueue_flags+0x40>
 8017c66:	4b62      	ldr	r3, [pc, #392]	; (8017df0 <tcp_enqueue_flags+0x1bc>)
 8017c68:	f240 4213 	movw	r2, #1043	; 0x413
 8017c6c:	4963      	ldr	r1, [pc, #396]	; (8017dfc <tcp_enqueue_flags+0x1c8>)
 8017c6e:	4862      	ldr	r0, [pc, #392]	; (8017df8 <tcp_enqueue_flags+0x1c4>)
 8017c70:	f002 ff7a 	bl	801ab68 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8017c74:	78fb      	ldrb	r3, [r7, #3]
 8017c76:	f003 0302 	and.w	r3, r3, #2
 8017c7a:	2b00      	cmp	r3, #0
 8017c7c:	d001      	beq.n	8017c82 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8017c7e:	2301      	movs	r3, #1
 8017c80:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8017c82:	7ffb      	ldrb	r3, [r7, #31]
 8017c84:	009b      	lsls	r3, r3, #2
 8017c86:	b2db      	uxtb	r3, r3
 8017c88:	f003 0304 	and.w	r3, r3, #4
 8017c8c:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8017c8e:	7dfb      	ldrb	r3, [r7, #23]
 8017c90:	b29b      	uxth	r3, r3
 8017c92:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017c96:	4619      	mov	r1, r3
 8017c98:	2036      	movs	r0, #54	; 0x36
 8017c9a:	f7fb f845 	bl	8012d28 <pbuf_alloc>
 8017c9e:	6138      	str	r0, [r7, #16]
 8017ca0:	693b      	ldr	r3, [r7, #16]
 8017ca2:	2b00      	cmp	r3, #0
 8017ca4:	d109      	bne.n	8017cba <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8017ca6:	687b      	ldr	r3, [r7, #4]
 8017ca8:	8b5b      	ldrh	r3, [r3, #26]
 8017caa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017cae:	b29a      	uxth	r2, r3
 8017cb0:	687b      	ldr	r3, [r7, #4]
 8017cb2:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8017cb4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8017cb8:	e095      	b.n	8017de6 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8017cba:	693b      	ldr	r3, [r7, #16]
 8017cbc:	895a      	ldrh	r2, [r3, #10]
 8017cbe:	7dfb      	ldrb	r3, [r7, #23]
 8017cc0:	b29b      	uxth	r3, r3
 8017cc2:	429a      	cmp	r2, r3
 8017cc4:	d206      	bcs.n	8017cd4 <tcp_enqueue_flags+0xa0>
 8017cc6:	4b4a      	ldr	r3, [pc, #296]	; (8017df0 <tcp_enqueue_flags+0x1bc>)
 8017cc8:	f240 423a 	movw	r2, #1082	; 0x43a
 8017ccc:	494c      	ldr	r1, [pc, #304]	; (8017e00 <tcp_enqueue_flags+0x1cc>)
 8017cce:	484a      	ldr	r0, [pc, #296]	; (8017df8 <tcp_enqueue_flags+0x1c4>)
 8017cd0:	f002 ff4a 	bl	801ab68 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8017cd4:	687b      	ldr	r3, [r7, #4]
 8017cd6:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8017cd8:	78fa      	ldrb	r2, [r7, #3]
 8017cda:	7ffb      	ldrb	r3, [r7, #31]
 8017cdc:	9300      	str	r3, [sp, #0]
 8017cde:	460b      	mov	r3, r1
 8017ce0:	6939      	ldr	r1, [r7, #16]
 8017ce2:	6878      	ldr	r0, [r7, #4]
 8017ce4:	f7ff fd70 	bl	80177c8 <tcp_create_segment>
 8017ce8:	60f8      	str	r0, [r7, #12]
 8017cea:	68fb      	ldr	r3, [r7, #12]
 8017cec:	2b00      	cmp	r3, #0
 8017cee:	d109      	bne.n	8017d04 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8017cf0:	687b      	ldr	r3, [r7, #4]
 8017cf2:	8b5b      	ldrh	r3, [r3, #26]
 8017cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017cf8:	b29a      	uxth	r2, r3
 8017cfa:	687b      	ldr	r3, [r7, #4]
 8017cfc:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8017cfe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8017d02:	e070      	b.n	8017de6 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8017d04:	68fb      	ldr	r3, [r7, #12]
 8017d06:	68db      	ldr	r3, [r3, #12]
 8017d08:	f003 0303 	and.w	r3, r3, #3
 8017d0c:	2b00      	cmp	r3, #0
 8017d0e:	d006      	beq.n	8017d1e <tcp_enqueue_flags+0xea>
 8017d10:	4b37      	ldr	r3, [pc, #220]	; (8017df0 <tcp_enqueue_flags+0x1bc>)
 8017d12:	f240 4242 	movw	r2, #1090	; 0x442
 8017d16:	493b      	ldr	r1, [pc, #236]	; (8017e04 <tcp_enqueue_flags+0x1d0>)
 8017d18:	4837      	ldr	r0, [pc, #220]	; (8017df8 <tcp_enqueue_flags+0x1c4>)
 8017d1a:	f002 ff25 	bl	801ab68 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8017d1e:	68fb      	ldr	r3, [r7, #12]
 8017d20:	891b      	ldrh	r3, [r3, #8]
 8017d22:	2b00      	cmp	r3, #0
 8017d24:	d006      	beq.n	8017d34 <tcp_enqueue_flags+0x100>
 8017d26:	4b32      	ldr	r3, [pc, #200]	; (8017df0 <tcp_enqueue_flags+0x1bc>)
 8017d28:	f240 4243 	movw	r2, #1091	; 0x443
 8017d2c:	4936      	ldr	r1, [pc, #216]	; (8017e08 <tcp_enqueue_flags+0x1d4>)
 8017d2e:	4832      	ldr	r0, [pc, #200]	; (8017df8 <tcp_enqueue_flags+0x1c4>)
 8017d30:	f002 ff1a 	bl	801ab68 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8017d34:	687b      	ldr	r3, [r7, #4]
 8017d36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017d38:	2b00      	cmp	r3, #0
 8017d3a:	d103      	bne.n	8017d44 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8017d3c:	687b      	ldr	r3, [r7, #4]
 8017d3e:	68fa      	ldr	r2, [r7, #12]
 8017d40:	66da      	str	r2, [r3, #108]	; 0x6c
 8017d42:	e00d      	b.n	8017d60 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8017d44:	687b      	ldr	r3, [r7, #4]
 8017d46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017d48:	61bb      	str	r3, [r7, #24]
 8017d4a:	e002      	b.n	8017d52 <tcp_enqueue_flags+0x11e>
 8017d4c:	69bb      	ldr	r3, [r7, #24]
 8017d4e:	681b      	ldr	r3, [r3, #0]
 8017d50:	61bb      	str	r3, [r7, #24]
 8017d52:	69bb      	ldr	r3, [r7, #24]
 8017d54:	681b      	ldr	r3, [r3, #0]
 8017d56:	2b00      	cmp	r3, #0
 8017d58:	d1f8      	bne.n	8017d4c <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8017d5a:	69bb      	ldr	r3, [r7, #24]
 8017d5c:	68fa      	ldr	r2, [r7, #12]
 8017d5e:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8017d60:	687b      	ldr	r3, [r7, #4]
 8017d62:	2200      	movs	r2, #0
 8017d64:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8017d68:	78fb      	ldrb	r3, [r7, #3]
 8017d6a:	f003 0302 	and.w	r3, r3, #2
 8017d6e:	2b00      	cmp	r3, #0
 8017d70:	d104      	bne.n	8017d7c <tcp_enqueue_flags+0x148>
 8017d72:	78fb      	ldrb	r3, [r7, #3]
 8017d74:	f003 0301 	and.w	r3, r3, #1
 8017d78:	2b00      	cmp	r3, #0
 8017d7a:	d004      	beq.n	8017d86 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8017d7c:	687b      	ldr	r3, [r7, #4]
 8017d7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8017d80:	1c5a      	adds	r2, r3, #1
 8017d82:	687b      	ldr	r3, [r7, #4]
 8017d84:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8017d86:	78fb      	ldrb	r3, [r7, #3]
 8017d88:	f003 0301 	and.w	r3, r3, #1
 8017d8c:	2b00      	cmp	r3, #0
 8017d8e:	d006      	beq.n	8017d9e <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8017d90:	687b      	ldr	r3, [r7, #4]
 8017d92:	8b5b      	ldrh	r3, [r3, #26]
 8017d94:	f043 0320 	orr.w	r3, r3, #32
 8017d98:	b29a      	uxth	r2, r3
 8017d9a:	687b      	ldr	r3, [r7, #4]
 8017d9c:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8017d9e:	68fb      	ldr	r3, [r7, #12]
 8017da0:	685b      	ldr	r3, [r3, #4]
 8017da2:	4618      	mov	r0, r3
 8017da4:	f7fb fb2e 	bl	8013404 <pbuf_clen>
 8017da8:	4603      	mov	r3, r0
 8017daa:	461a      	mov	r2, r3
 8017dac:	687b      	ldr	r3, [r7, #4]
 8017dae:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017db2:	4413      	add	r3, r2
 8017db4:	b29a      	uxth	r2, r3
 8017db6:	687b      	ldr	r3, [r7, #4]
 8017db8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8017dbc:	687b      	ldr	r3, [r7, #4]
 8017dbe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017dc2:	2b00      	cmp	r3, #0
 8017dc4:	d00e      	beq.n	8017de4 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8017dc6:	687b      	ldr	r3, [r7, #4]
 8017dc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017dca:	2b00      	cmp	r3, #0
 8017dcc:	d10a      	bne.n	8017de4 <tcp_enqueue_flags+0x1b0>
 8017dce:	687b      	ldr	r3, [r7, #4]
 8017dd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017dd2:	2b00      	cmp	r3, #0
 8017dd4:	d106      	bne.n	8017de4 <tcp_enqueue_flags+0x1b0>
 8017dd6:	4b06      	ldr	r3, [pc, #24]	; (8017df0 <tcp_enqueue_flags+0x1bc>)
 8017dd8:	f240 4266 	movw	r2, #1126	; 0x466
 8017ddc:	490b      	ldr	r1, [pc, #44]	; (8017e0c <tcp_enqueue_flags+0x1d8>)
 8017dde:	4806      	ldr	r0, [pc, #24]	; (8017df8 <tcp_enqueue_flags+0x1c4>)
 8017de0:	f002 fec2 	bl	801ab68 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8017de4:	2300      	movs	r3, #0
}
 8017de6:	4618      	mov	r0, r3
 8017de8:	3720      	adds	r7, #32
 8017dea:	46bd      	mov	sp, r7
 8017dec:	bd80      	pop	{r7, pc}
 8017dee:	bf00      	nop
 8017df0:	0801efcc 	.word	0x0801efcc
 8017df4:	0801f40c 	.word	0x0801f40c
 8017df8:	0801f03c 	.word	0x0801f03c
 8017dfc:	0801f464 	.word	0x0801f464
 8017e00:	0801f484 	.word	0x0801f484
 8017e04:	0801f4c0 	.word	0x0801f4c0
 8017e08:	0801f4d8 	.word	0x0801f4d8
 8017e0c:	0801f504 	.word	0x0801f504

08017e10 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8017e10:	b5b0      	push	{r4, r5, r7, lr}
 8017e12:	b08a      	sub	sp, #40	; 0x28
 8017e14:	af00      	add	r7, sp, #0
 8017e16:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8017e18:	687b      	ldr	r3, [r7, #4]
 8017e1a:	2b00      	cmp	r3, #0
 8017e1c:	d106      	bne.n	8017e2c <tcp_output+0x1c>
 8017e1e:	4ba0      	ldr	r3, [pc, #640]	; (80180a0 <tcp_output+0x290>)
 8017e20:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8017e24:	499f      	ldr	r1, [pc, #636]	; (80180a4 <tcp_output+0x294>)
 8017e26:	48a0      	ldr	r0, [pc, #640]	; (80180a8 <tcp_output+0x298>)
 8017e28:	f002 fe9e 	bl	801ab68 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8017e2c:	687b      	ldr	r3, [r7, #4]
 8017e2e:	7d1b      	ldrb	r3, [r3, #20]
 8017e30:	2b01      	cmp	r3, #1
 8017e32:	d106      	bne.n	8017e42 <tcp_output+0x32>
 8017e34:	4b9a      	ldr	r3, [pc, #616]	; (80180a0 <tcp_output+0x290>)
 8017e36:	f240 42e4 	movw	r2, #1252	; 0x4e4
 8017e3a:	499c      	ldr	r1, [pc, #624]	; (80180ac <tcp_output+0x29c>)
 8017e3c:	489a      	ldr	r0, [pc, #616]	; (80180a8 <tcp_output+0x298>)
 8017e3e:	f002 fe93 	bl	801ab68 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8017e42:	4b9b      	ldr	r3, [pc, #620]	; (80180b0 <tcp_output+0x2a0>)
 8017e44:	681b      	ldr	r3, [r3, #0]
 8017e46:	687a      	ldr	r2, [r7, #4]
 8017e48:	429a      	cmp	r2, r3
 8017e4a:	d101      	bne.n	8017e50 <tcp_output+0x40>
    return ERR_OK;
 8017e4c:	2300      	movs	r3, #0
 8017e4e:	e1d2      	b.n	80181f6 <tcp_output+0x3e6>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8017e50:	687b      	ldr	r3, [r7, #4]
 8017e52:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8017e56:	687b      	ldr	r3, [r7, #4]
 8017e58:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8017e5c:	429a      	cmp	r2, r3
 8017e5e:	d203      	bcs.n	8017e68 <tcp_output+0x58>
 8017e60:	687b      	ldr	r3, [r7, #4]
 8017e62:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017e66:	e002      	b.n	8017e6e <tcp_output+0x5e>
 8017e68:	687b      	ldr	r3, [r7, #4]
 8017e6a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8017e6e:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8017e70:	687b      	ldr	r3, [r7, #4]
 8017e72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017e74:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8017e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e78:	2b00      	cmp	r3, #0
 8017e7a:	d10b      	bne.n	8017e94 <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8017e7c:	687b      	ldr	r3, [r7, #4]
 8017e7e:	8b5b      	ldrh	r3, [r3, #26]
 8017e80:	f003 0302 	and.w	r3, r3, #2
 8017e84:	2b00      	cmp	r3, #0
 8017e86:	f000 81a9 	beq.w	80181dc <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 8017e8a:	6878      	ldr	r0, [r7, #4]
 8017e8c:	f000 fdd8 	bl	8018a40 <tcp_send_empty_ack>
 8017e90:	4603      	mov	r3, r0
 8017e92:	e1b0      	b.n	80181f6 <tcp_output+0x3e6>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8017e94:	6879      	ldr	r1, [r7, #4]
 8017e96:	687b      	ldr	r3, [r7, #4]
 8017e98:	3304      	adds	r3, #4
 8017e9a:	461a      	mov	r2, r3
 8017e9c:	6878      	ldr	r0, [r7, #4]
 8017e9e:	f7ff fc77 	bl	8017790 <tcp_route>
 8017ea2:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8017ea4:	697b      	ldr	r3, [r7, #20]
 8017ea6:	2b00      	cmp	r3, #0
 8017ea8:	d102      	bne.n	8017eb0 <tcp_output+0xa0>
    return ERR_RTE;
 8017eaa:	f06f 0303 	mvn.w	r3, #3
 8017eae:	e1a2      	b.n	80181f6 <tcp_output+0x3e6>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8017eb0:	687b      	ldr	r3, [r7, #4]
 8017eb2:	2b00      	cmp	r3, #0
 8017eb4:	d003      	beq.n	8017ebe <tcp_output+0xae>
 8017eb6:	687b      	ldr	r3, [r7, #4]
 8017eb8:	681b      	ldr	r3, [r3, #0]
 8017eba:	2b00      	cmp	r3, #0
 8017ebc:	d111      	bne.n	8017ee2 <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8017ebe:	697b      	ldr	r3, [r7, #20]
 8017ec0:	2b00      	cmp	r3, #0
 8017ec2:	d002      	beq.n	8017eca <tcp_output+0xba>
 8017ec4:	697b      	ldr	r3, [r7, #20]
 8017ec6:	3304      	adds	r3, #4
 8017ec8:	e000      	b.n	8017ecc <tcp_output+0xbc>
 8017eca:	2300      	movs	r3, #0
 8017ecc:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8017ece:	693b      	ldr	r3, [r7, #16]
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	d102      	bne.n	8017eda <tcp_output+0xca>
      return ERR_RTE;
 8017ed4:	f06f 0303 	mvn.w	r3, #3
 8017ed8:	e18d      	b.n	80181f6 <tcp_output+0x3e6>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8017eda:	693b      	ldr	r3, [r7, #16]
 8017edc:	681a      	ldr	r2, [r3, #0]
 8017ede:	687b      	ldr	r3, [r7, #4]
 8017ee0:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8017ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ee4:	68db      	ldr	r3, [r3, #12]
 8017ee6:	685b      	ldr	r3, [r3, #4]
 8017ee8:	4618      	mov	r0, r3
 8017eea:	f7f5 fbaa 	bl	800d642 <lwip_htonl>
 8017eee:	4602      	mov	r2, r0
 8017ef0:	687b      	ldr	r3, [r7, #4]
 8017ef2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017ef4:	1ad3      	subs	r3, r2, r3
 8017ef6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017ef8:	8912      	ldrh	r2, [r2, #8]
 8017efa:	4413      	add	r3, r2
 8017efc:	69ba      	ldr	r2, [r7, #24]
 8017efe:	429a      	cmp	r2, r3
 8017f00:	d227      	bcs.n	8017f52 <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8017f02:	687b      	ldr	r3, [r7, #4]
 8017f04:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017f08:	461a      	mov	r2, r3
 8017f0a:	69bb      	ldr	r3, [r7, #24]
 8017f0c:	4293      	cmp	r3, r2
 8017f0e:	d114      	bne.n	8017f3a <tcp_output+0x12a>
 8017f10:	687b      	ldr	r3, [r7, #4]
 8017f12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017f14:	2b00      	cmp	r3, #0
 8017f16:	d110      	bne.n	8017f3a <tcp_output+0x12a>
 8017f18:	687b      	ldr	r3, [r7, #4]
 8017f1a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8017f1e:	2b00      	cmp	r3, #0
 8017f20:	d10b      	bne.n	8017f3a <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 8017f22:	687b      	ldr	r3, [r7, #4]
 8017f24:	2200      	movs	r2, #0
 8017f26:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8017f2a:	687b      	ldr	r3, [r7, #4]
 8017f2c:	2201      	movs	r2, #1
 8017f2e:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8017f32:	687b      	ldr	r3, [r7, #4]
 8017f34:	2200      	movs	r2, #0
 8017f36:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8017f3a:	687b      	ldr	r3, [r7, #4]
 8017f3c:	8b5b      	ldrh	r3, [r3, #26]
 8017f3e:	f003 0302 	and.w	r3, r3, #2
 8017f42:	2b00      	cmp	r3, #0
 8017f44:	f000 814c 	beq.w	80181e0 <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 8017f48:	6878      	ldr	r0, [r7, #4]
 8017f4a:	f000 fd79 	bl	8018a40 <tcp_send_empty_ack>
 8017f4e:	4603      	mov	r3, r0
 8017f50:	e151      	b.n	80181f6 <tcp_output+0x3e6>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8017f52:	687b      	ldr	r3, [r7, #4]
 8017f54:	2200      	movs	r2, #0
 8017f56:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8017f5a:	687b      	ldr	r3, [r7, #4]
 8017f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017f5e:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8017f60:	6a3b      	ldr	r3, [r7, #32]
 8017f62:	2b00      	cmp	r3, #0
 8017f64:	f000 811b 	beq.w	801819e <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 8017f68:	e002      	b.n	8017f70 <tcp_output+0x160>
 8017f6a:	6a3b      	ldr	r3, [r7, #32]
 8017f6c:	681b      	ldr	r3, [r3, #0]
 8017f6e:	623b      	str	r3, [r7, #32]
 8017f70:	6a3b      	ldr	r3, [r7, #32]
 8017f72:	681b      	ldr	r3, [r3, #0]
 8017f74:	2b00      	cmp	r3, #0
 8017f76:	d1f8      	bne.n	8017f6a <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8017f78:	e111      	b.n	801819e <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8017f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f7c:	68db      	ldr	r3, [r3, #12]
 8017f7e:	899b      	ldrh	r3, [r3, #12]
 8017f80:	b29b      	uxth	r3, r3
 8017f82:	4618      	mov	r0, r3
 8017f84:	f7f5 fb48 	bl	800d618 <lwip_htons>
 8017f88:	4603      	mov	r3, r0
 8017f8a:	b2db      	uxtb	r3, r3
 8017f8c:	f003 0304 	and.w	r3, r3, #4
 8017f90:	2b00      	cmp	r3, #0
 8017f92:	d006      	beq.n	8017fa2 <tcp_output+0x192>
 8017f94:	4b42      	ldr	r3, [pc, #264]	; (80180a0 <tcp_output+0x290>)
 8017f96:	f240 5237 	movw	r2, #1335	; 0x537
 8017f9a:	4946      	ldr	r1, [pc, #280]	; (80180b4 <tcp_output+0x2a4>)
 8017f9c:	4842      	ldr	r0, [pc, #264]	; (80180a8 <tcp_output+0x298>)
 8017f9e:	f002 fde3 	bl	801ab68 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8017fa2:	687b      	ldr	r3, [r7, #4]
 8017fa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	d01f      	beq.n	8017fea <tcp_output+0x1da>
 8017faa:	687b      	ldr	r3, [r7, #4]
 8017fac:	8b5b      	ldrh	r3, [r3, #26]
 8017fae:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8017fb2:	2b00      	cmp	r3, #0
 8017fb4:	d119      	bne.n	8017fea <tcp_output+0x1da>
 8017fb6:	687b      	ldr	r3, [r7, #4]
 8017fb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017fba:	2b00      	cmp	r3, #0
 8017fbc:	d00b      	beq.n	8017fd6 <tcp_output+0x1c6>
 8017fbe:	687b      	ldr	r3, [r7, #4]
 8017fc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017fc2:	681b      	ldr	r3, [r3, #0]
 8017fc4:	2b00      	cmp	r3, #0
 8017fc6:	d110      	bne.n	8017fea <tcp_output+0x1da>
 8017fc8:	687b      	ldr	r3, [r7, #4]
 8017fca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017fcc:	891a      	ldrh	r2, [r3, #8]
 8017fce:	687b      	ldr	r3, [r7, #4]
 8017fd0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017fd2:	429a      	cmp	r2, r3
 8017fd4:	d209      	bcs.n	8017fea <tcp_output+0x1da>
 8017fd6:	687b      	ldr	r3, [r7, #4]
 8017fd8:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8017fdc:	2b00      	cmp	r3, #0
 8017fde:	d004      	beq.n	8017fea <tcp_output+0x1da>
 8017fe0:	687b      	ldr	r3, [r7, #4]
 8017fe2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017fe6:	2b08      	cmp	r3, #8
 8017fe8:	d901      	bls.n	8017fee <tcp_output+0x1de>
 8017fea:	2301      	movs	r3, #1
 8017fec:	e000      	b.n	8017ff0 <tcp_output+0x1e0>
 8017fee:	2300      	movs	r3, #0
 8017ff0:	2b00      	cmp	r3, #0
 8017ff2:	d106      	bne.n	8018002 <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8017ff4:	687b      	ldr	r3, [r7, #4]
 8017ff6:	8b5b      	ldrh	r3, [r3, #26]
 8017ff8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8017ffc:	2b00      	cmp	r3, #0
 8017ffe:	f000 80e3 	beq.w	80181c8 <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8018002:	687b      	ldr	r3, [r7, #4]
 8018004:	7d1b      	ldrb	r3, [r3, #20]
 8018006:	2b02      	cmp	r3, #2
 8018008:	d00d      	beq.n	8018026 <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801800a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801800c:	68db      	ldr	r3, [r3, #12]
 801800e:	899b      	ldrh	r3, [r3, #12]
 8018010:	b29c      	uxth	r4, r3
 8018012:	2010      	movs	r0, #16
 8018014:	f7f5 fb00 	bl	800d618 <lwip_htons>
 8018018:	4603      	mov	r3, r0
 801801a:	461a      	mov	r2, r3
 801801c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801801e:	68db      	ldr	r3, [r3, #12]
 8018020:	4322      	orrs	r2, r4
 8018022:	b292      	uxth	r2, r2
 8018024:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8018026:	697a      	ldr	r2, [r7, #20]
 8018028:	6879      	ldr	r1, [r7, #4]
 801802a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801802c:	f000 f908 	bl	8018240 <tcp_output_segment>
 8018030:	4603      	mov	r3, r0
 8018032:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8018034:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018038:	2b00      	cmp	r3, #0
 801803a:	d009      	beq.n	8018050 <tcp_output+0x240>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801803c:	687b      	ldr	r3, [r7, #4]
 801803e:	8b5b      	ldrh	r3, [r3, #26]
 8018040:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018044:	b29a      	uxth	r2, r3
 8018046:	687b      	ldr	r3, [r7, #4]
 8018048:	835a      	strh	r2, [r3, #26]
      return err;
 801804a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801804e:	e0d2      	b.n	80181f6 <tcp_output+0x3e6>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8018050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018052:	681a      	ldr	r2, [r3, #0]
 8018054:	687b      	ldr	r3, [r7, #4]
 8018056:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8018058:	687b      	ldr	r3, [r7, #4]
 801805a:	7d1b      	ldrb	r3, [r3, #20]
 801805c:	2b02      	cmp	r3, #2
 801805e:	d006      	beq.n	801806e <tcp_output+0x25e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018060:	687b      	ldr	r3, [r7, #4]
 8018062:	8b5b      	ldrh	r3, [r3, #26]
 8018064:	f023 0303 	bic.w	r3, r3, #3
 8018068:	b29a      	uxth	r2, r3
 801806a:	687b      	ldr	r3, [r7, #4]
 801806c:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801806e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018070:	68db      	ldr	r3, [r3, #12]
 8018072:	685b      	ldr	r3, [r3, #4]
 8018074:	4618      	mov	r0, r3
 8018076:	f7f5 fae4 	bl	800d642 <lwip_htonl>
 801807a:	4604      	mov	r4, r0
 801807c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801807e:	891b      	ldrh	r3, [r3, #8]
 8018080:	461d      	mov	r5, r3
 8018082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018084:	68db      	ldr	r3, [r3, #12]
 8018086:	899b      	ldrh	r3, [r3, #12]
 8018088:	b29b      	uxth	r3, r3
 801808a:	4618      	mov	r0, r3
 801808c:	f7f5 fac4 	bl	800d618 <lwip_htons>
 8018090:	4603      	mov	r3, r0
 8018092:	b2db      	uxtb	r3, r3
 8018094:	f003 0303 	and.w	r3, r3, #3
 8018098:	2b00      	cmp	r3, #0
 801809a:	d00d      	beq.n	80180b8 <tcp_output+0x2a8>
 801809c:	2301      	movs	r3, #1
 801809e:	e00c      	b.n	80180ba <tcp_output+0x2aa>
 80180a0:	0801efcc 	.word	0x0801efcc
 80180a4:	0801f52c 	.word	0x0801f52c
 80180a8:	0801f03c 	.word	0x0801f03c
 80180ac:	0801f544 	.word	0x0801f544
 80180b0:	24008a5c 	.word	0x24008a5c
 80180b4:	0801f56c 	.word	0x0801f56c
 80180b8:	2300      	movs	r3, #0
 80180ba:	442b      	add	r3, r5
 80180bc:	4423      	add	r3, r4
 80180be:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80180c0:	687b      	ldr	r3, [r7, #4]
 80180c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80180c4:	68bb      	ldr	r3, [r7, #8]
 80180c6:	1ad3      	subs	r3, r2, r3
 80180c8:	2b00      	cmp	r3, #0
 80180ca:	da02      	bge.n	80180d2 <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 80180cc:	687b      	ldr	r3, [r7, #4]
 80180ce:	68ba      	ldr	r2, [r7, #8]
 80180d0:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80180d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180d4:	891b      	ldrh	r3, [r3, #8]
 80180d6:	461c      	mov	r4, r3
 80180d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180da:	68db      	ldr	r3, [r3, #12]
 80180dc:	899b      	ldrh	r3, [r3, #12]
 80180de:	b29b      	uxth	r3, r3
 80180e0:	4618      	mov	r0, r3
 80180e2:	f7f5 fa99 	bl	800d618 <lwip_htons>
 80180e6:	4603      	mov	r3, r0
 80180e8:	b2db      	uxtb	r3, r3
 80180ea:	f003 0303 	and.w	r3, r3, #3
 80180ee:	2b00      	cmp	r3, #0
 80180f0:	d001      	beq.n	80180f6 <tcp_output+0x2e6>
 80180f2:	2301      	movs	r3, #1
 80180f4:	e000      	b.n	80180f8 <tcp_output+0x2e8>
 80180f6:	2300      	movs	r3, #0
 80180f8:	4423      	add	r3, r4
 80180fa:	2b00      	cmp	r3, #0
 80180fc:	d049      	beq.n	8018192 <tcp_output+0x382>
      seg->next = NULL;
 80180fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018100:	2200      	movs	r2, #0
 8018102:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8018104:	687b      	ldr	r3, [r7, #4]
 8018106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018108:	2b00      	cmp	r3, #0
 801810a:	d105      	bne.n	8018118 <tcp_output+0x308>
        pcb->unacked = seg;
 801810c:	687b      	ldr	r3, [r7, #4]
 801810e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018110:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8018112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018114:	623b      	str	r3, [r7, #32]
 8018116:	e03f      	b.n	8018198 <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8018118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801811a:	68db      	ldr	r3, [r3, #12]
 801811c:	685b      	ldr	r3, [r3, #4]
 801811e:	4618      	mov	r0, r3
 8018120:	f7f5 fa8f 	bl	800d642 <lwip_htonl>
 8018124:	4604      	mov	r4, r0
 8018126:	6a3b      	ldr	r3, [r7, #32]
 8018128:	68db      	ldr	r3, [r3, #12]
 801812a:	685b      	ldr	r3, [r3, #4]
 801812c:	4618      	mov	r0, r3
 801812e:	f7f5 fa88 	bl	800d642 <lwip_htonl>
 8018132:	4603      	mov	r3, r0
 8018134:	1ae3      	subs	r3, r4, r3
 8018136:	2b00      	cmp	r3, #0
 8018138:	da24      	bge.n	8018184 <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801813a:	687b      	ldr	r3, [r7, #4]
 801813c:	3370      	adds	r3, #112	; 0x70
 801813e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8018140:	e002      	b.n	8018148 <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8018142:	69fb      	ldr	r3, [r7, #28]
 8018144:	681b      	ldr	r3, [r3, #0]
 8018146:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8018148:	69fb      	ldr	r3, [r7, #28]
 801814a:	681b      	ldr	r3, [r3, #0]
 801814c:	2b00      	cmp	r3, #0
 801814e:	d011      	beq.n	8018174 <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8018150:	69fb      	ldr	r3, [r7, #28]
 8018152:	681b      	ldr	r3, [r3, #0]
 8018154:	68db      	ldr	r3, [r3, #12]
 8018156:	685b      	ldr	r3, [r3, #4]
 8018158:	4618      	mov	r0, r3
 801815a:	f7f5 fa72 	bl	800d642 <lwip_htonl>
 801815e:	4604      	mov	r4, r0
 8018160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018162:	68db      	ldr	r3, [r3, #12]
 8018164:	685b      	ldr	r3, [r3, #4]
 8018166:	4618      	mov	r0, r3
 8018168:	f7f5 fa6b 	bl	800d642 <lwip_htonl>
 801816c:	4603      	mov	r3, r0
 801816e:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8018170:	2b00      	cmp	r3, #0
 8018172:	dbe6      	blt.n	8018142 <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 8018174:	69fb      	ldr	r3, [r7, #28]
 8018176:	681a      	ldr	r2, [r3, #0]
 8018178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801817a:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801817c:	69fb      	ldr	r3, [r7, #28]
 801817e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018180:	601a      	str	r2, [r3, #0]
 8018182:	e009      	b.n	8018198 <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8018184:	6a3b      	ldr	r3, [r7, #32]
 8018186:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018188:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801818a:	6a3b      	ldr	r3, [r7, #32]
 801818c:	681b      	ldr	r3, [r3, #0]
 801818e:	623b      	str	r3, [r7, #32]
 8018190:	e002      	b.n	8018198 <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8018192:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018194:	f7fc fc42 	bl	8014a1c <tcp_seg_free>
    }
    seg = pcb->unsent;
 8018198:	687b      	ldr	r3, [r7, #4]
 801819a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801819c:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 801819e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80181a0:	2b00      	cmp	r3, #0
 80181a2:	d012      	beq.n	80181ca <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80181a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80181a6:	68db      	ldr	r3, [r3, #12]
 80181a8:	685b      	ldr	r3, [r3, #4]
 80181aa:	4618      	mov	r0, r3
 80181ac:	f7f5 fa49 	bl	800d642 <lwip_htonl>
 80181b0:	4602      	mov	r2, r0
 80181b2:	687b      	ldr	r3, [r7, #4]
 80181b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80181b6:	1ad3      	subs	r3, r2, r3
 80181b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80181ba:	8912      	ldrh	r2, [r2, #8]
 80181bc:	4413      	add	r3, r2
  while (seg != NULL &&
 80181be:	69ba      	ldr	r2, [r7, #24]
 80181c0:	429a      	cmp	r2, r3
 80181c2:	f4bf aeda 	bcs.w	8017f7a <tcp_output+0x16a>
 80181c6:	e000      	b.n	80181ca <tcp_output+0x3ba>
      break;
 80181c8:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80181ca:	687b      	ldr	r3, [r7, #4]
 80181cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80181ce:	2b00      	cmp	r3, #0
 80181d0:	d108      	bne.n	80181e4 <tcp_output+0x3d4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80181d2:	687b      	ldr	r3, [r7, #4]
 80181d4:	2200      	movs	r2, #0
 80181d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80181da:	e004      	b.n	80181e6 <tcp_output+0x3d6>
    goto output_done;
 80181dc:	bf00      	nop
 80181de:	e002      	b.n	80181e6 <tcp_output+0x3d6>
    goto output_done;
 80181e0:	bf00      	nop
 80181e2:	e000      	b.n	80181e6 <tcp_output+0x3d6>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80181e4:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80181e6:	687b      	ldr	r3, [r7, #4]
 80181e8:	8b5b      	ldrh	r3, [r3, #26]
 80181ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80181ee:	b29a      	uxth	r2, r3
 80181f0:	687b      	ldr	r3, [r7, #4]
 80181f2:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80181f4:	2300      	movs	r3, #0
}
 80181f6:	4618      	mov	r0, r3
 80181f8:	3728      	adds	r7, #40	; 0x28
 80181fa:	46bd      	mov	sp, r7
 80181fc:	bdb0      	pop	{r4, r5, r7, pc}
 80181fe:	bf00      	nop

08018200 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8018200:	b580      	push	{r7, lr}
 8018202:	b082      	sub	sp, #8
 8018204:	af00      	add	r7, sp, #0
 8018206:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8018208:	687b      	ldr	r3, [r7, #4]
 801820a:	2b00      	cmp	r3, #0
 801820c:	d106      	bne.n	801821c <tcp_output_segment_busy+0x1c>
 801820e:	4b09      	ldr	r3, [pc, #36]	; (8018234 <tcp_output_segment_busy+0x34>)
 8018210:	f240 529a 	movw	r2, #1434	; 0x59a
 8018214:	4908      	ldr	r1, [pc, #32]	; (8018238 <tcp_output_segment_busy+0x38>)
 8018216:	4809      	ldr	r0, [pc, #36]	; (801823c <tcp_output_segment_busy+0x3c>)
 8018218:	f002 fca6 	bl	801ab68 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801821c:	687b      	ldr	r3, [r7, #4]
 801821e:	685b      	ldr	r3, [r3, #4]
 8018220:	7b9b      	ldrb	r3, [r3, #14]
 8018222:	2b01      	cmp	r3, #1
 8018224:	d001      	beq.n	801822a <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8018226:	2301      	movs	r3, #1
 8018228:	e000      	b.n	801822c <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801822a:	2300      	movs	r3, #0
}
 801822c:	4618      	mov	r0, r3
 801822e:	3708      	adds	r7, #8
 8018230:	46bd      	mov	sp, r7
 8018232:	bd80      	pop	{r7, pc}
 8018234:	0801efcc 	.word	0x0801efcc
 8018238:	0801f584 	.word	0x0801f584
 801823c:	0801f03c 	.word	0x0801f03c

08018240 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8018240:	b5b0      	push	{r4, r5, r7, lr}
 8018242:	b08c      	sub	sp, #48	; 0x30
 8018244:	af04      	add	r7, sp, #16
 8018246:	60f8      	str	r0, [r7, #12]
 8018248:	60b9      	str	r1, [r7, #8]
 801824a:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801824c:	68fb      	ldr	r3, [r7, #12]
 801824e:	2b00      	cmp	r3, #0
 8018250:	d106      	bne.n	8018260 <tcp_output_segment+0x20>
 8018252:	4b64      	ldr	r3, [pc, #400]	; (80183e4 <tcp_output_segment+0x1a4>)
 8018254:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8018258:	4963      	ldr	r1, [pc, #396]	; (80183e8 <tcp_output_segment+0x1a8>)
 801825a:	4864      	ldr	r0, [pc, #400]	; (80183ec <tcp_output_segment+0x1ac>)
 801825c:	f002 fc84 	bl	801ab68 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8018260:	68bb      	ldr	r3, [r7, #8]
 8018262:	2b00      	cmp	r3, #0
 8018264:	d106      	bne.n	8018274 <tcp_output_segment+0x34>
 8018266:	4b5f      	ldr	r3, [pc, #380]	; (80183e4 <tcp_output_segment+0x1a4>)
 8018268:	f240 52b9 	movw	r2, #1465	; 0x5b9
 801826c:	4960      	ldr	r1, [pc, #384]	; (80183f0 <tcp_output_segment+0x1b0>)
 801826e:	485f      	ldr	r0, [pc, #380]	; (80183ec <tcp_output_segment+0x1ac>)
 8018270:	f002 fc7a 	bl	801ab68 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8018274:	687b      	ldr	r3, [r7, #4]
 8018276:	2b00      	cmp	r3, #0
 8018278:	d106      	bne.n	8018288 <tcp_output_segment+0x48>
 801827a:	4b5a      	ldr	r3, [pc, #360]	; (80183e4 <tcp_output_segment+0x1a4>)
 801827c:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8018280:	495c      	ldr	r1, [pc, #368]	; (80183f4 <tcp_output_segment+0x1b4>)
 8018282:	485a      	ldr	r0, [pc, #360]	; (80183ec <tcp_output_segment+0x1ac>)
 8018284:	f002 fc70 	bl	801ab68 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8018288:	68f8      	ldr	r0, [r7, #12]
 801828a:	f7ff ffb9 	bl	8018200 <tcp_output_segment_busy>
 801828e:	4603      	mov	r3, r0
 8018290:	2b00      	cmp	r3, #0
 8018292:	d001      	beq.n	8018298 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8018294:	2300      	movs	r3, #0
 8018296:	e0a0      	b.n	80183da <tcp_output_segment+0x19a>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8018298:	68bb      	ldr	r3, [r7, #8]
 801829a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801829c:	68fb      	ldr	r3, [r7, #12]
 801829e:	68dc      	ldr	r4, [r3, #12]
 80182a0:	4610      	mov	r0, r2
 80182a2:	f7f5 f9ce 	bl	800d642 <lwip_htonl>
 80182a6:	4603      	mov	r3, r0
 80182a8:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80182aa:	68bb      	ldr	r3, [r7, #8]
 80182ac:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80182ae:	68fb      	ldr	r3, [r7, #12]
 80182b0:	68dc      	ldr	r4, [r3, #12]
 80182b2:	4610      	mov	r0, r2
 80182b4:	f7f5 f9b0 	bl	800d618 <lwip_htons>
 80182b8:	4603      	mov	r3, r0
 80182ba:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80182bc:	68bb      	ldr	r3, [r7, #8]
 80182be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80182c0:	68ba      	ldr	r2, [r7, #8]
 80182c2:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80182c4:	441a      	add	r2, r3
 80182c6:	68bb      	ldr	r3, [r7, #8]
 80182c8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80182ca:	68fb      	ldr	r3, [r7, #12]
 80182cc:	68db      	ldr	r3, [r3, #12]
 80182ce:	3314      	adds	r3, #20
 80182d0:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80182d2:	68fb      	ldr	r3, [r7, #12]
 80182d4:	7a9b      	ldrb	r3, [r3, #10]
 80182d6:	f003 0301 	and.w	r3, r3, #1
 80182da:	2b00      	cmp	r3, #0
 80182dc:	d015      	beq.n	801830a <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80182de:	68bb      	ldr	r3, [r7, #8]
 80182e0:	3304      	adds	r3, #4
 80182e2:	461a      	mov	r2, r3
 80182e4:	6879      	ldr	r1, [r7, #4]
 80182e6:	f44f 7006 	mov.w	r0, #536	; 0x218
 80182ea:	f7fc fe8d 	bl	8015008 <tcp_eff_send_mss_netif>
 80182ee:	4603      	mov	r3, r0
 80182f0:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80182f2:	8b7b      	ldrh	r3, [r7, #26]
 80182f4:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 80182f8:	4618      	mov	r0, r3
 80182fa:	f7f5 f9a2 	bl	800d642 <lwip_htonl>
 80182fe:	4602      	mov	r2, r0
 8018300:	69fb      	ldr	r3, [r7, #28]
 8018302:	601a      	str	r2, [r3, #0]
    opts += 1;
 8018304:	69fb      	ldr	r3, [r7, #28]
 8018306:	3304      	adds	r3, #4
 8018308:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801830a:	68bb      	ldr	r3, [r7, #8]
 801830c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8018310:	2b00      	cmp	r3, #0
 8018312:	da02      	bge.n	801831a <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8018314:	68bb      	ldr	r3, [r7, #8]
 8018316:	2200      	movs	r2, #0
 8018318:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801831a:	68bb      	ldr	r3, [r7, #8]
 801831c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801831e:	2b00      	cmp	r3, #0
 8018320:	d10c      	bne.n	801833c <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8018322:	4b35      	ldr	r3, [pc, #212]	; (80183f8 <tcp_output_segment+0x1b8>)
 8018324:	681a      	ldr	r2, [r3, #0]
 8018326:	68bb      	ldr	r3, [r7, #8]
 8018328:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801832a:	68fb      	ldr	r3, [r7, #12]
 801832c:	68db      	ldr	r3, [r3, #12]
 801832e:	685b      	ldr	r3, [r3, #4]
 8018330:	4618      	mov	r0, r3
 8018332:	f7f5 f986 	bl	800d642 <lwip_htonl>
 8018336:	4602      	mov	r2, r0
 8018338:	68bb      	ldr	r3, [r7, #8]
 801833a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801833c:	68fb      	ldr	r3, [r7, #12]
 801833e:	68db      	ldr	r3, [r3, #12]
 8018340:	461a      	mov	r2, r3
 8018342:	68fb      	ldr	r3, [r7, #12]
 8018344:	685b      	ldr	r3, [r3, #4]
 8018346:	685b      	ldr	r3, [r3, #4]
 8018348:	1ad3      	subs	r3, r2, r3
 801834a:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801834c:	68fb      	ldr	r3, [r7, #12]
 801834e:	685b      	ldr	r3, [r3, #4]
 8018350:	8959      	ldrh	r1, [r3, #10]
 8018352:	68fb      	ldr	r3, [r7, #12]
 8018354:	685b      	ldr	r3, [r3, #4]
 8018356:	8b3a      	ldrh	r2, [r7, #24]
 8018358:	1a8a      	subs	r2, r1, r2
 801835a:	b292      	uxth	r2, r2
 801835c:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801835e:	68fb      	ldr	r3, [r7, #12]
 8018360:	685b      	ldr	r3, [r3, #4]
 8018362:	8919      	ldrh	r1, [r3, #8]
 8018364:	68fb      	ldr	r3, [r7, #12]
 8018366:	685b      	ldr	r3, [r3, #4]
 8018368:	8b3a      	ldrh	r2, [r7, #24]
 801836a:	1a8a      	subs	r2, r1, r2
 801836c:	b292      	uxth	r2, r2
 801836e:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8018370:	68fb      	ldr	r3, [r7, #12]
 8018372:	685b      	ldr	r3, [r3, #4]
 8018374:	68fa      	ldr	r2, [r7, #12]
 8018376:	68d2      	ldr	r2, [r2, #12]
 8018378:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801837a:	68fb      	ldr	r3, [r7, #12]
 801837c:	68db      	ldr	r3, [r3, #12]
 801837e:	2200      	movs	r2, #0
 8018380:	741a      	strb	r2, [r3, #16]
 8018382:	2200      	movs	r2, #0
 8018384:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8018386:	68fb      	ldr	r3, [r7, #12]
 8018388:	68db      	ldr	r3, [r3, #12]
 801838a:	f103 0214 	add.w	r2, r3, #20
 801838e:	68fb      	ldr	r3, [r7, #12]
 8018390:	7a9b      	ldrb	r3, [r3, #10]
 8018392:	009b      	lsls	r3, r3, #2
 8018394:	f003 0304 	and.w	r3, r3, #4
 8018398:	4413      	add	r3, r2
 801839a:	69fa      	ldr	r2, [r7, #28]
 801839c:	429a      	cmp	r2, r3
 801839e:	d006      	beq.n	80183ae <tcp_output_segment+0x16e>
 80183a0:	4b10      	ldr	r3, [pc, #64]	; (80183e4 <tcp_output_segment+0x1a4>)
 80183a2:	f240 621c 	movw	r2, #1564	; 0x61c
 80183a6:	4915      	ldr	r1, [pc, #84]	; (80183fc <tcp_output_segment+0x1bc>)
 80183a8:	4810      	ldr	r0, [pc, #64]	; (80183ec <tcp_output_segment+0x1ac>)
 80183aa:	f002 fbdd 	bl	801ab68 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80183ae:	68fb      	ldr	r3, [r7, #12]
 80183b0:	6858      	ldr	r0, [r3, #4]
 80183b2:	68b9      	ldr	r1, [r7, #8]
 80183b4:	68bb      	ldr	r3, [r7, #8]
 80183b6:	1d1c      	adds	r4, r3, #4
 80183b8:	68bb      	ldr	r3, [r7, #8]
 80183ba:	7add      	ldrb	r5, [r3, #11]
 80183bc:	68bb      	ldr	r3, [r7, #8]
 80183be:	7a9b      	ldrb	r3, [r3, #10]
 80183c0:	687a      	ldr	r2, [r7, #4]
 80183c2:	9202      	str	r2, [sp, #8]
 80183c4:	2206      	movs	r2, #6
 80183c6:	9201      	str	r2, [sp, #4]
 80183c8:	9300      	str	r3, [sp, #0]
 80183ca:	462b      	mov	r3, r5
 80183cc:	4622      	mov	r2, r4
 80183ce:	f7f8 fc7d 	bl	8010ccc <ip4_output_if>
 80183d2:	4603      	mov	r3, r0
 80183d4:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80183d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80183da:	4618      	mov	r0, r3
 80183dc:	3720      	adds	r7, #32
 80183de:	46bd      	mov	sp, r7
 80183e0:	bdb0      	pop	{r4, r5, r7, pc}
 80183e2:	bf00      	nop
 80183e4:	0801efcc 	.word	0x0801efcc
 80183e8:	0801f5ac 	.word	0x0801f5ac
 80183ec:	0801f03c 	.word	0x0801f03c
 80183f0:	0801f5cc 	.word	0x0801f5cc
 80183f4:	0801f5ec 	.word	0x0801f5ec
 80183f8:	24008a4c 	.word	0x24008a4c
 80183fc:	0801f610 	.word	0x0801f610

08018400 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8018400:	b5b0      	push	{r4, r5, r7, lr}
 8018402:	b084      	sub	sp, #16
 8018404:	af00      	add	r7, sp, #0
 8018406:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8018408:	687b      	ldr	r3, [r7, #4]
 801840a:	2b00      	cmp	r3, #0
 801840c:	d106      	bne.n	801841c <tcp_rexmit_rto_prepare+0x1c>
 801840e:	4b31      	ldr	r3, [pc, #196]	; (80184d4 <tcp_rexmit_rto_prepare+0xd4>)
 8018410:	f240 6263 	movw	r2, #1635	; 0x663
 8018414:	4930      	ldr	r1, [pc, #192]	; (80184d8 <tcp_rexmit_rto_prepare+0xd8>)
 8018416:	4831      	ldr	r0, [pc, #196]	; (80184dc <tcp_rexmit_rto_prepare+0xdc>)
 8018418:	f002 fba6 	bl	801ab68 <iprintf>

  if (pcb->unacked == NULL) {
 801841c:	687b      	ldr	r3, [r7, #4]
 801841e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018420:	2b00      	cmp	r3, #0
 8018422:	d102      	bne.n	801842a <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8018424:	f06f 0305 	mvn.w	r3, #5
 8018428:	e050      	b.n	80184cc <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801842a:	687b      	ldr	r3, [r7, #4]
 801842c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801842e:	60fb      	str	r3, [r7, #12]
 8018430:	e00b      	b.n	801844a <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8018432:	68f8      	ldr	r0, [r7, #12]
 8018434:	f7ff fee4 	bl	8018200 <tcp_output_segment_busy>
 8018438:	4603      	mov	r3, r0
 801843a:	2b00      	cmp	r3, #0
 801843c:	d002      	beq.n	8018444 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801843e:	f06f 0305 	mvn.w	r3, #5
 8018442:	e043      	b.n	80184cc <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8018444:	68fb      	ldr	r3, [r7, #12]
 8018446:	681b      	ldr	r3, [r3, #0]
 8018448:	60fb      	str	r3, [r7, #12]
 801844a:	68fb      	ldr	r3, [r7, #12]
 801844c:	681b      	ldr	r3, [r3, #0]
 801844e:	2b00      	cmp	r3, #0
 8018450:	d1ef      	bne.n	8018432 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8018452:	68f8      	ldr	r0, [r7, #12]
 8018454:	f7ff fed4 	bl	8018200 <tcp_output_segment_busy>
 8018458:	4603      	mov	r3, r0
 801845a:	2b00      	cmp	r3, #0
 801845c:	d002      	beq.n	8018464 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801845e:	f06f 0305 	mvn.w	r3, #5
 8018462:	e033      	b.n	80184cc <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8018464:	687b      	ldr	r3, [r7, #4]
 8018466:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8018468:	68fb      	ldr	r3, [r7, #12]
 801846a:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801846c:	687b      	ldr	r3, [r7, #4]
 801846e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8018470:	687b      	ldr	r3, [r7, #4]
 8018472:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8018474:	687b      	ldr	r3, [r7, #4]
 8018476:	2200      	movs	r2, #0
 8018478:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801847a:	687b      	ldr	r3, [r7, #4]
 801847c:	8b5b      	ldrh	r3, [r3, #26]
 801847e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8018482:	b29a      	uxth	r2, r3
 8018484:	687b      	ldr	r3, [r7, #4]
 8018486:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8018488:	68fb      	ldr	r3, [r7, #12]
 801848a:	68db      	ldr	r3, [r3, #12]
 801848c:	685b      	ldr	r3, [r3, #4]
 801848e:	4618      	mov	r0, r3
 8018490:	f7f5 f8d7 	bl	800d642 <lwip_htonl>
 8018494:	4604      	mov	r4, r0
 8018496:	68fb      	ldr	r3, [r7, #12]
 8018498:	891b      	ldrh	r3, [r3, #8]
 801849a:	461d      	mov	r5, r3
 801849c:	68fb      	ldr	r3, [r7, #12]
 801849e:	68db      	ldr	r3, [r3, #12]
 80184a0:	899b      	ldrh	r3, [r3, #12]
 80184a2:	b29b      	uxth	r3, r3
 80184a4:	4618      	mov	r0, r3
 80184a6:	f7f5 f8b7 	bl	800d618 <lwip_htons>
 80184aa:	4603      	mov	r3, r0
 80184ac:	b2db      	uxtb	r3, r3
 80184ae:	f003 0303 	and.w	r3, r3, #3
 80184b2:	2b00      	cmp	r3, #0
 80184b4:	d001      	beq.n	80184ba <tcp_rexmit_rto_prepare+0xba>
 80184b6:	2301      	movs	r3, #1
 80184b8:	e000      	b.n	80184bc <tcp_rexmit_rto_prepare+0xbc>
 80184ba:	2300      	movs	r3, #0
 80184bc:	442b      	add	r3, r5
 80184be:	18e2      	adds	r2, r4, r3
 80184c0:	687b      	ldr	r3, [r7, #4]
 80184c2:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80184c4:	687b      	ldr	r3, [r7, #4]
 80184c6:	2200      	movs	r2, #0
 80184c8:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 80184ca:	2300      	movs	r3, #0
}
 80184cc:	4618      	mov	r0, r3
 80184ce:	3710      	adds	r7, #16
 80184d0:	46bd      	mov	sp, r7
 80184d2:	bdb0      	pop	{r4, r5, r7, pc}
 80184d4:	0801efcc 	.word	0x0801efcc
 80184d8:	0801f624 	.word	0x0801f624
 80184dc:	0801f03c 	.word	0x0801f03c

080184e0 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80184e0:	b580      	push	{r7, lr}
 80184e2:	b082      	sub	sp, #8
 80184e4:	af00      	add	r7, sp, #0
 80184e6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80184e8:	687b      	ldr	r3, [r7, #4]
 80184ea:	2b00      	cmp	r3, #0
 80184ec:	d106      	bne.n	80184fc <tcp_rexmit_rto_commit+0x1c>
 80184ee:	4b0d      	ldr	r3, [pc, #52]	; (8018524 <tcp_rexmit_rto_commit+0x44>)
 80184f0:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80184f4:	490c      	ldr	r1, [pc, #48]	; (8018528 <tcp_rexmit_rto_commit+0x48>)
 80184f6:	480d      	ldr	r0, [pc, #52]	; (801852c <tcp_rexmit_rto_commit+0x4c>)
 80184f8:	f002 fb36 	bl	801ab68 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80184fc:	687b      	ldr	r3, [r7, #4]
 80184fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8018502:	2bff      	cmp	r3, #255	; 0xff
 8018504:	d007      	beq.n	8018516 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8018506:	687b      	ldr	r3, [r7, #4]
 8018508:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801850c:	3301      	adds	r3, #1
 801850e:	b2da      	uxtb	r2, r3
 8018510:	687b      	ldr	r3, [r7, #4]
 8018512:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8018516:	6878      	ldr	r0, [r7, #4]
 8018518:	f7ff fc7a 	bl	8017e10 <tcp_output>
}
 801851c:	bf00      	nop
 801851e:	3708      	adds	r7, #8
 8018520:	46bd      	mov	sp, r7
 8018522:	bd80      	pop	{r7, pc}
 8018524:	0801efcc 	.word	0x0801efcc
 8018528:	0801f648 	.word	0x0801f648
 801852c:	0801f03c 	.word	0x0801f03c

08018530 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8018530:	b580      	push	{r7, lr}
 8018532:	b082      	sub	sp, #8
 8018534:	af00      	add	r7, sp, #0
 8018536:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8018538:	687b      	ldr	r3, [r7, #4]
 801853a:	2b00      	cmp	r3, #0
 801853c:	d106      	bne.n	801854c <tcp_rexmit_rto+0x1c>
 801853e:	4b0a      	ldr	r3, [pc, #40]	; (8018568 <tcp_rexmit_rto+0x38>)
 8018540:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8018544:	4909      	ldr	r1, [pc, #36]	; (801856c <tcp_rexmit_rto+0x3c>)
 8018546:	480a      	ldr	r0, [pc, #40]	; (8018570 <tcp_rexmit_rto+0x40>)
 8018548:	f002 fb0e 	bl	801ab68 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801854c:	6878      	ldr	r0, [r7, #4]
 801854e:	f7ff ff57 	bl	8018400 <tcp_rexmit_rto_prepare>
 8018552:	4603      	mov	r3, r0
 8018554:	2b00      	cmp	r3, #0
 8018556:	d102      	bne.n	801855e <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8018558:	6878      	ldr	r0, [r7, #4]
 801855a:	f7ff ffc1 	bl	80184e0 <tcp_rexmit_rto_commit>
  }
}
 801855e:	bf00      	nop
 8018560:	3708      	adds	r7, #8
 8018562:	46bd      	mov	sp, r7
 8018564:	bd80      	pop	{r7, pc}
 8018566:	bf00      	nop
 8018568:	0801efcc 	.word	0x0801efcc
 801856c:	0801f66c 	.word	0x0801f66c
 8018570:	0801f03c 	.word	0x0801f03c

08018574 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8018574:	b590      	push	{r4, r7, lr}
 8018576:	b085      	sub	sp, #20
 8018578:	af00      	add	r7, sp, #0
 801857a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801857c:	687b      	ldr	r3, [r7, #4]
 801857e:	2b00      	cmp	r3, #0
 8018580:	d106      	bne.n	8018590 <tcp_rexmit+0x1c>
 8018582:	4b2f      	ldr	r3, [pc, #188]	; (8018640 <tcp_rexmit+0xcc>)
 8018584:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8018588:	492e      	ldr	r1, [pc, #184]	; (8018644 <tcp_rexmit+0xd0>)
 801858a:	482f      	ldr	r0, [pc, #188]	; (8018648 <tcp_rexmit+0xd4>)
 801858c:	f002 faec 	bl	801ab68 <iprintf>

  if (pcb->unacked == NULL) {
 8018590:	687b      	ldr	r3, [r7, #4]
 8018592:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018594:	2b00      	cmp	r3, #0
 8018596:	d102      	bne.n	801859e <tcp_rexmit+0x2a>
    return ERR_VAL;
 8018598:	f06f 0305 	mvn.w	r3, #5
 801859c:	e04c      	b.n	8018638 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801859e:	687b      	ldr	r3, [r7, #4]
 80185a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80185a2:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80185a4:	68b8      	ldr	r0, [r7, #8]
 80185a6:	f7ff fe2b 	bl	8018200 <tcp_output_segment_busy>
 80185aa:	4603      	mov	r3, r0
 80185ac:	2b00      	cmp	r3, #0
 80185ae:	d002      	beq.n	80185b6 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80185b0:	f06f 0305 	mvn.w	r3, #5
 80185b4:	e040      	b.n	8018638 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80185b6:	68bb      	ldr	r3, [r7, #8]
 80185b8:	681a      	ldr	r2, [r3, #0]
 80185ba:	687b      	ldr	r3, [r7, #4]
 80185bc:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 80185be:	687b      	ldr	r3, [r7, #4]
 80185c0:	336c      	adds	r3, #108	; 0x6c
 80185c2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80185c4:	e002      	b.n	80185cc <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80185c6:	68fb      	ldr	r3, [r7, #12]
 80185c8:	681b      	ldr	r3, [r3, #0]
 80185ca:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80185cc:	68fb      	ldr	r3, [r7, #12]
 80185ce:	681b      	ldr	r3, [r3, #0]
 80185d0:	2b00      	cmp	r3, #0
 80185d2:	d011      	beq.n	80185f8 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80185d4:	68fb      	ldr	r3, [r7, #12]
 80185d6:	681b      	ldr	r3, [r3, #0]
 80185d8:	68db      	ldr	r3, [r3, #12]
 80185da:	685b      	ldr	r3, [r3, #4]
 80185dc:	4618      	mov	r0, r3
 80185de:	f7f5 f830 	bl	800d642 <lwip_htonl>
 80185e2:	4604      	mov	r4, r0
 80185e4:	68bb      	ldr	r3, [r7, #8]
 80185e6:	68db      	ldr	r3, [r3, #12]
 80185e8:	685b      	ldr	r3, [r3, #4]
 80185ea:	4618      	mov	r0, r3
 80185ec:	f7f5 f829 	bl	800d642 <lwip_htonl>
 80185f0:	4603      	mov	r3, r0
 80185f2:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80185f4:	2b00      	cmp	r3, #0
 80185f6:	dbe6      	blt.n	80185c6 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80185f8:	68fb      	ldr	r3, [r7, #12]
 80185fa:	681a      	ldr	r2, [r3, #0]
 80185fc:	68bb      	ldr	r3, [r7, #8]
 80185fe:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8018600:	68fb      	ldr	r3, [r7, #12]
 8018602:	68ba      	ldr	r2, [r7, #8]
 8018604:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8018606:	68bb      	ldr	r3, [r7, #8]
 8018608:	681b      	ldr	r3, [r3, #0]
 801860a:	2b00      	cmp	r3, #0
 801860c:	d103      	bne.n	8018616 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801860e:	687b      	ldr	r3, [r7, #4]
 8018610:	2200      	movs	r2, #0
 8018612:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8018616:	687b      	ldr	r3, [r7, #4]
 8018618:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801861c:	2bff      	cmp	r3, #255	; 0xff
 801861e:	d007      	beq.n	8018630 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8018620:	687b      	ldr	r3, [r7, #4]
 8018622:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8018626:	3301      	adds	r3, #1
 8018628:	b2da      	uxtb	r2, r3
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8018630:	687b      	ldr	r3, [r7, #4]
 8018632:	2200      	movs	r2, #0
 8018634:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8018636:	2300      	movs	r3, #0
}
 8018638:	4618      	mov	r0, r3
 801863a:	3714      	adds	r7, #20
 801863c:	46bd      	mov	sp, r7
 801863e:	bd90      	pop	{r4, r7, pc}
 8018640:	0801efcc 	.word	0x0801efcc
 8018644:	0801f688 	.word	0x0801f688
 8018648:	0801f03c 	.word	0x0801f03c

0801864c <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801864c:	b580      	push	{r7, lr}
 801864e:	b082      	sub	sp, #8
 8018650:	af00      	add	r7, sp, #0
 8018652:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8018654:	687b      	ldr	r3, [r7, #4]
 8018656:	2b00      	cmp	r3, #0
 8018658:	d106      	bne.n	8018668 <tcp_rexmit_fast+0x1c>
 801865a:	4b2f      	ldr	r3, [pc, #188]	; (8018718 <tcp_rexmit_fast+0xcc>)
 801865c:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8018660:	492e      	ldr	r1, [pc, #184]	; (801871c <tcp_rexmit_fast+0xd0>)
 8018662:	482f      	ldr	r0, [pc, #188]	; (8018720 <tcp_rexmit_fast+0xd4>)
 8018664:	f002 fa80 	bl	801ab68 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8018668:	687b      	ldr	r3, [r7, #4]
 801866a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801866c:	2b00      	cmp	r3, #0
 801866e:	d04f      	beq.n	8018710 <tcp_rexmit_fast+0xc4>
 8018670:	687b      	ldr	r3, [r7, #4]
 8018672:	8b5b      	ldrh	r3, [r3, #26]
 8018674:	f003 0304 	and.w	r3, r3, #4
 8018678:	2b00      	cmp	r3, #0
 801867a:	d149      	bne.n	8018710 <tcp_rexmit_fast+0xc4>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801867c:	6878      	ldr	r0, [r7, #4]
 801867e:	f7ff ff79 	bl	8018574 <tcp_rexmit>
 8018682:	4603      	mov	r3, r0
 8018684:	2b00      	cmp	r3, #0
 8018686:	d143      	bne.n	8018710 <tcp_rexmit_fast+0xc4>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8018688:	687b      	ldr	r3, [r7, #4]
 801868a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801868e:	687b      	ldr	r3, [r7, #4]
 8018690:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018694:	429a      	cmp	r2, r3
 8018696:	d208      	bcs.n	80186aa <tcp_rexmit_fast+0x5e>
 8018698:	687b      	ldr	r3, [r7, #4]
 801869a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801869e:	2b00      	cmp	r3, #0
 80186a0:	da00      	bge.n	80186a4 <tcp_rexmit_fast+0x58>
 80186a2:	3301      	adds	r3, #1
 80186a4:	105b      	asrs	r3, r3, #1
 80186a6:	b29b      	uxth	r3, r3
 80186a8:	e007      	b.n	80186ba <tcp_rexmit_fast+0x6e>
 80186aa:	687b      	ldr	r3, [r7, #4]
 80186ac:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80186b0:	2b00      	cmp	r3, #0
 80186b2:	da00      	bge.n	80186b6 <tcp_rexmit_fast+0x6a>
 80186b4:	3301      	adds	r3, #1
 80186b6:	105b      	asrs	r3, r3, #1
 80186b8:	b29b      	uxth	r3, r3
 80186ba:	687a      	ldr	r2, [r7, #4]
 80186bc:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80186c0:	687b      	ldr	r3, [r7, #4]
 80186c2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80186c6:	461a      	mov	r2, r3
 80186c8:	687b      	ldr	r3, [r7, #4]
 80186ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80186cc:	005b      	lsls	r3, r3, #1
 80186ce:	429a      	cmp	r2, r3
 80186d0:	d206      	bcs.n	80186e0 <tcp_rexmit_fast+0x94>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80186d2:	687b      	ldr	r3, [r7, #4]
 80186d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80186d6:	005b      	lsls	r3, r3, #1
 80186d8:	b29a      	uxth	r2, r3
 80186da:	687b      	ldr	r3, [r7, #4]
 80186dc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80186e0:	687b      	ldr	r3, [r7, #4]
 80186e2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80186e6:	687b      	ldr	r3, [r7, #4]
 80186e8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80186ea:	4619      	mov	r1, r3
 80186ec:	0049      	lsls	r1, r1, #1
 80186ee:	440b      	add	r3, r1
 80186f0:	b29b      	uxth	r3, r3
 80186f2:	4413      	add	r3, r2
 80186f4:	b29a      	uxth	r2, r3
 80186f6:	687b      	ldr	r3, [r7, #4]
 80186f8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 80186fc:	687b      	ldr	r3, [r7, #4]
 80186fe:	8b5b      	ldrh	r3, [r3, #26]
 8018700:	f043 0304 	orr.w	r3, r3, #4
 8018704:	b29a      	uxth	r2, r3
 8018706:	687b      	ldr	r3, [r7, #4]
 8018708:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801870a:	687b      	ldr	r3, [r7, #4]
 801870c:	2200      	movs	r2, #0
 801870e:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8018710:	bf00      	nop
 8018712:	3708      	adds	r7, #8
 8018714:	46bd      	mov	sp, r7
 8018716:	bd80      	pop	{r7, pc}
 8018718:	0801efcc 	.word	0x0801efcc
 801871c:	0801f6a0 	.word	0x0801f6a0
 8018720:	0801f03c 	.word	0x0801f03c

08018724 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8018724:	b580      	push	{r7, lr}
 8018726:	b086      	sub	sp, #24
 8018728:	af00      	add	r7, sp, #0
 801872a:	60f8      	str	r0, [r7, #12]
 801872c:	607b      	str	r3, [r7, #4]
 801872e:	460b      	mov	r3, r1
 8018730:	817b      	strh	r3, [r7, #10]
 8018732:	4613      	mov	r3, r2
 8018734:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8018736:	897a      	ldrh	r2, [r7, #10]
 8018738:	893b      	ldrh	r3, [r7, #8]
 801873a:	4413      	add	r3, r2
 801873c:	b29b      	uxth	r3, r3
 801873e:	3314      	adds	r3, #20
 8018740:	b29b      	uxth	r3, r3
 8018742:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018746:	4619      	mov	r1, r3
 8018748:	2022      	movs	r0, #34	; 0x22
 801874a:	f7fa faed 	bl	8012d28 <pbuf_alloc>
 801874e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8018750:	697b      	ldr	r3, [r7, #20]
 8018752:	2b00      	cmp	r3, #0
 8018754:	d04e      	beq.n	80187f4 <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8018756:	697b      	ldr	r3, [r7, #20]
 8018758:	895b      	ldrh	r3, [r3, #10]
 801875a:	461a      	mov	r2, r3
 801875c:	897b      	ldrh	r3, [r7, #10]
 801875e:	3314      	adds	r3, #20
 8018760:	429a      	cmp	r2, r3
 8018762:	da06      	bge.n	8018772 <tcp_output_alloc_header_common+0x4e>
 8018764:	4b26      	ldr	r3, [pc, #152]	; (8018800 <tcp_output_alloc_header_common+0xdc>)
 8018766:	f240 7224 	movw	r2, #1828	; 0x724
 801876a:	4926      	ldr	r1, [pc, #152]	; (8018804 <tcp_output_alloc_header_common+0xe0>)
 801876c:	4826      	ldr	r0, [pc, #152]	; (8018808 <tcp_output_alloc_header_common+0xe4>)
 801876e:	f002 f9fb 	bl	801ab68 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8018772:	697b      	ldr	r3, [r7, #20]
 8018774:	685b      	ldr	r3, [r3, #4]
 8018776:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8018778:	8c3b      	ldrh	r3, [r7, #32]
 801877a:	4618      	mov	r0, r3
 801877c:	f7f4 ff4c 	bl	800d618 <lwip_htons>
 8018780:	4603      	mov	r3, r0
 8018782:	461a      	mov	r2, r3
 8018784:	693b      	ldr	r3, [r7, #16]
 8018786:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8018788:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801878a:	4618      	mov	r0, r3
 801878c:	f7f4 ff44 	bl	800d618 <lwip_htons>
 8018790:	4603      	mov	r3, r0
 8018792:	461a      	mov	r2, r3
 8018794:	693b      	ldr	r3, [r7, #16]
 8018796:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8018798:	693b      	ldr	r3, [r7, #16]
 801879a:	687a      	ldr	r2, [r7, #4]
 801879c:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801879e:	68f8      	ldr	r0, [r7, #12]
 80187a0:	f7f4 ff4f 	bl	800d642 <lwip_htonl>
 80187a4:	4602      	mov	r2, r0
 80187a6:	693b      	ldr	r3, [r7, #16]
 80187a8:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80187aa:	897b      	ldrh	r3, [r7, #10]
 80187ac:	089b      	lsrs	r3, r3, #2
 80187ae:	b29b      	uxth	r3, r3
 80187b0:	3305      	adds	r3, #5
 80187b2:	b29b      	uxth	r3, r3
 80187b4:	031b      	lsls	r3, r3, #12
 80187b6:	b29a      	uxth	r2, r3
 80187b8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80187bc:	b29b      	uxth	r3, r3
 80187be:	4313      	orrs	r3, r2
 80187c0:	b29b      	uxth	r3, r3
 80187c2:	4618      	mov	r0, r3
 80187c4:	f7f4 ff28 	bl	800d618 <lwip_htons>
 80187c8:	4603      	mov	r3, r0
 80187ca:	461a      	mov	r2, r3
 80187cc:	693b      	ldr	r3, [r7, #16]
 80187ce:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80187d0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80187d2:	4618      	mov	r0, r3
 80187d4:	f7f4 ff20 	bl	800d618 <lwip_htons>
 80187d8:	4603      	mov	r3, r0
 80187da:	461a      	mov	r2, r3
 80187dc:	693b      	ldr	r3, [r7, #16]
 80187de:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80187e0:	693b      	ldr	r3, [r7, #16]
 80187e2:	2200      	movs	r2, #0
 80187e4:	741a      	strb	r2, [r3, #16]
 80187e6:	2200      	movs	r2, #0
 80187e8:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80187ea:	693b      	ldr	r3, [r7, #16]
 80187ec:	2200      	movs	r2, #0
 80187ee:	749a      	strb	r2, [r3, #18]
 80187f0:	2200      	movs	r2, #0
 80187f2:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80187f4:	697b      	ldr	r3, [r7, #20]
}
 80187f6:	4618      	mov	r0, r3
 80187f8:	3718      	adds	r7, #24
 80187fa:	46bd      	mov	sp, r7
 80187fc:	bd80      	pop	{r7, pc}
 80187fe:	bf00      	nop
 8018800:	0801efcc 	.word	0x0801efcc
 8018804:	0801f6c0 	.word	0x0801f6c0
 8018808:	0801f03c 	.word	0x0801f03c

0801880c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801880c:	b5b0      	push	{r4, r5, r7, lr}
 801880e:	b08a      	sub	sp, #40	; 0x28
 8018810:	af04      	add	r7, sp, #16
 8018812:	60f8      	str	r0, [r7, #12]
 8018814:	607b      	str	r3, [r7, #4]
 8018816:	460b      	mov	r3, r1
 8018818:	817b      	strh	r3, [r7, #10]
 801881a:	4613      	mov	r3, r2
 801881c:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801881e:	68fb      	ldr	r3, [r7, #12]
 8018820:	2b00      	cmp	r3, #0
 8018822:	d106      	bne.n	8018832 <tcp_output_alloc_header+0x26>
 8018824:	4b15      	ldr	r3, [pc, #84]	; (801887c <tcp_output_alloc_header+0x70>)
 8018826:	f240 7242 	movw	r2, #1858	; 0x742
 801882a:	4915      	ldr	r1, [pc, #84]	; (8018880 <tcp_output_alloc_header+0x74>)
 801882c:	4815      	ldr	r0, [pc, #84]	; (8018884 <tcp_output_alloc_header+0x78>)
 801882e:	f002 f99b 	bl	801ab68 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8018832:	68fb      	ldr	r3, [r7, #12]
 8018834:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8018836:	68fb      	ldr	r3, [r7, #12]
 8018838:	8adb      	ldrh	r3, [r3, #22]
 801883a:	68fa      	ldr	r2, [r7, #12]
 801883c:	8b12      	ldrh	r2, [r2, #24]
 801883e:	68f9      	ldr	r1, [r7, #12]
 8018840:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8018842:	893d      	ldrh	r5, [r7, #8]
 8018844:	897c      	ldrh	r4, [r7, #10]
 8018846:	9103      	str	r1, [sp, #12]
 8018848:	2110      	movs	r1, #16
 801884a:	9102      	str	r1, [sp, #8]
 801884c:	9201      	str	r2, [sp, #4]
 801884e:	9300      	str	r3, [sp, #0]
 8018850:	687b      	ldr	r3, [r7, #4]
 8018852:	462a      	mov	r2, r5
 8018854:	4621      	mov	r1, r4
 8018856:	f7ff ff65 	bl	8018724 <tcp_output_alloc_header_common>
 801885a:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801885c:	697b      	ldr	r3, [r7, #20]
 801885e:	2b00      	cmp	r3, #0
 8018860:	d006      	beq.n	8018870 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8018862:	68fb      	ldr	r3, [r7, #12]
 8018864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018866:	68fa      	ldr	r2, [r7, #12]
 8018868:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801886a:	441a      	add	r2, r3
 801886c:	68fb      	ldr	r3, [r7, #12]
 801886e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8018870:	697b      	ldr	r3, [r7, #20]
}
 8018872:	4618      	mov	r0, r3
 8018874:	3718      	adds	r7, #24
 8018876:	46bd      	mov	sp, r7
 8018878:	bdb0      	pop	{r4, r5, r7, pc}
 801887a:	bf00      	nop
 801887c:	0801efcc 	.word	0x0801efcc
 8018880:	0801f6f0 	.word	0x0801f6f0
 8018884:	0801f03c 	.word	0x0801f03c

08018888 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8018888:	b580      	push	{r7, lr}
 801888a:	b088      	sub	sp, #32
 801888c:	af00      	add	r7, sp, #0
 801888e:	60f8      	str	r0, [r7, #12]
 8018890:	60b9      	str	r1, [r7, #8]
 8018892:	4611      	mov	r1, r2
 8018894:	461a      	mov	r2, r3
 8018896:	460b      	mov	r3, r1
 8018898:	71fb      	strb	r3, [r7, #7]
 801889a:	4613      	mov	r3, r2
 801889c:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801889e:	2300      	movs	r3, #0
 80188a0:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80188a2:	68bb      	ldr	r3, [r7, #8]
 80188a4:	2b00      	cmp	r3, #0
 80188a6:	d106      	bne.n	80188b6 <tcp_output_fill_options+0x2e>
 80188a8:	4b13      	ldr	r3, [pc, #76]	; (80188f8 <tcp_output_fill_options+0x70>)
 80188aa:	f240 7256 	movw	r2, #1878	; 0x756
 80188ae:	4913      	ldr	r1, [pc, #76]	; (80188fc <tcp_output_fill_options+0x74>)
 80188b0:	4813      	ldr	r0, [pc, #76]	; (8018900 <tcp_output_fill_options+0x78>)
 80188b2:	f002 f959 	bl	801ab68 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80188b6:	68bb      	ldr	r3, [r7, #8]
 80188b8:	685b      	ldr	r3, [r3, #4]
 80188ba:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80188bc:	69bb      	ldr	r3, [r7, #24]
 80188be:	3314      	adds	r3, #20
 80188c0:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80188c2:	69bb      	ldr	r3, [r7, #24]
 80188c4:	f103 0214 	add.w	r2, r3, #20
 80188c8:	8bfb      	ldrh	r3, [r7, #30]
 80188ca:	009b      	lsls	r3, r3, #2
 80188cc:	4619      	mov	r1, r3
 80188ce:	79fb      	ldrb	r3, [r7, #7]
 80188d0:	009b      	lsls	r3, r3, #2
 80188d2:	f003 0304 	and.w	r3, r3, #4
 80188d6:	440b      	add	r3, r1
 80188d8:	4413      	add	r3, r2
 80188da:	697a      	ldr	r2, [r7, #20]
 80188dc:	429a      	cmp	r2, r3
 80188de:	d006      	beq.n	80188ee <tcp_output_fill_options+0x66>
 80188e0:	4b05      	ldr	r3, [pc, #20]	; (80188f8 <tcp_output_fill_options+0x70>)
 80188e2:	f240 7275 	movw	r2, #1909	; 0x775
 80188e6:	4907      	ldr	r1, [pc, #28]	; (8018904 <tcp_output_fill_options+0x7c>)
 80188e8:	4805      	ldr	r0, [pc, #20]	; (8018900 <tcp_output_fill_options+0x78>)
 80188ea:	f002 f93d 	bl	801ab68 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80188ee:	bf00      	nop
 80188f0:	3720      	adds	r7, #32
 80188f2:	46bd      	mov	sp, r7
 80188f4:	bd80      	pop	{r7, pc}
 80188f6:	bf00      	nop
 80188f8:	0801efcc 	.word	0x0801efcc
 80188fc:	0801f718 	.word	0x0801f718
 8018900:	0801f03c 	.word	0x0801f03c
 8018904:	0801f610 	.word	0x0801f610

08018908 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8018908:	b580      	push	{r7, lr}
 801890a:	b08a      	sub	sp, #40	; 0x28
 801890c:	af04      	add	r7, sp, #16
 801890e:	60f8      	str	r0, [r7, #12]
 8018910:	60b9      	str	r1, [r7, #8]
 8018912:	607a      	str	r2, [r7, #4]
 8018914:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8018916:	68bb      	ldr	r3, [r7, #8]
 8018918:	2b00      	cmp	r3, #0
 801891a:	d106      	bne.n	801892a <tcp_output_control_segment+0x22>
 801891c:	4b1c      	ldr	r3, [pc, #112]	; (8018990 <tcp_output_control_segment+0x88>)
 801891e:	f240 7287 	movw	r2, #1927	; 0x787
 8018922:	491c      	ldr	r1, [pc, #112]	; (8018994 <tcp_output_control_segment+0x8c>)
 8018924:	481c      	ldr	r0, [pc, #112]	; (8018998 <tcp_output_control_segment+0x90>)
 8018926:	f002 f91f 	bl	801ab68 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801892a:	683a      	ldr	r2, [r7, #0]
 801892c:	6879      	ldr	r1, [r7, #4]
 801892e:	68f8      	ldr	r0, [r7, #12]
 8018930:	f7fe ff2e 	bl	8017790 <tcp_route>
 8018934:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8018936:	693b      	ldr	r3, [r7, #16]
 8018938:	2b00      	cmp	r3, #0
 801893a:	d102      	bne.n	8018942 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801893c:	23fc      	movs	r3, #252	; 0xfc
 801893e:	75fb      	strb	r3, [r7, #23]
 8018940:	e01c      	b.n	801897c <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8018942:	68fb      	ldr	r3, [r7, #12]
 8018944:	2b00      	cmp	r3, #0
 8018946:	d006      	beq.n	8018956 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8018948:	68fb      	ldr	r3, [r7, #12]
 801894a:	7adb      	ldrb	r3, [r3, #11]
 801894c:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801894e:	68fb      	ldr	r3, [r7, #12]
 8018950:	7a9b      	ldrb	r3, [r3, #10]
 8018952:	757b      	strb	r3, [r7, #21]
 8018954:	e003      	b.n	801895e <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8018956:	23ff      	movs	r3, #255	; 0xff
 8018958:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801895a:	2300      	movs	r3, #0
 801895c:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801895e:	7dba      	ldrb	r2, [r7, #22]
 8018960:	693b      	ldr	r3, [r7, #16]
 8018962:	9302      	str	r3, [sp, #8]
 8018964:	2306      	movs	r3, #6
 8018966:	9301      	str	r3, [sp, #4]
 8018968:	7d7b      	ldrb	r3, [r7, #21]
 801896a:	9300      	str	r3, [sp, #0]
 801896c:	4613      	mov	r3, r2
 801896e:	683a      	ldr	r2, [r7, #0]
 8018970:	6879      	ldr	r1, [r7, #4]
 8018972:	68b8      	ldr	r0, [r7, #8]
 8018974:	f7f8 f9aa 	bl	8010ccc <ip4_output_if>
 8018978:	4603      	mov	r3, r0
 801897a:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801897c:	68b8      	ldr	r0, [r7, #8]
 801897e:	f7fa fcb3 	bl	80132e8 <pbuf_free>
  return err;
 8018982:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018986:	4618      	mov	r0, r3
 8018988:	3718      	adds	r7, #24
 801898a:	46bd      	mov	sp, r7
 801898c:	bd80      	pop	{r7, pc}
 801898e:	bf00      	nop
 8018990:	0801efcc 	.word	0x0801efcc
 8018994:	0801f740 	.word	0x0801f740
 8018998:	0801f03c 	.word	0x0801f03c

0801899c <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801899c:	b590      	push	{r4, r7, lr}
 801899e:	b08b      	sub	sp, #44	; 0x2c
 80189a0:	af04      	add	r7, sp, #16
 80189a2:	60f8      	str	r0, [r7, #12]
 80189a4:	60b9      	str	r1, [r7, #8]
 80189a6:	607a      	str	r2, [r7, #4]
 80189a8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80189aa:	683b      	ldr	r3, [r7, #0]
 80189ac:	2b00      	cmp	r3, #0
 80189ae:	d106      	bne.n	80189be <tcp_rst+0x22>
 80189b0:	4b1f      	ldr	r3, [pc, #124]	; (8018a30 <tcp_rst+0x94>)
 80189b2:	f240 72c4 	movw	r2, #1988	; 0x7c4
 80189b6:	491f      	ldr	r1, [pc, #124]	; (8018a34 <tcp_rst+0x98>)
 80189b8:	481f      	ldr	r0, [pc, #124]	; (8018a38 <tcp_rst+0x9c>)
 80189ba:	f002 f8d5 	bl	801ab68 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80189be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80189c0:	2b00      	cmp	r3, #0
 80189c2:	d106      	bne.n	80189d2 <tcp_rst+0x36>
 80189c4:	4b1a      	ldr	r3, [pc, #104]	; (8018a30 <tcp_rst+0x94>)
 80189c6:	f240 72c5 	movw	r2, #1989	; 0x7c5
 80189ca:	491c      	ldr	r1, [pc, #112]	; (8018a3c <tcp_rst+0xa0>)
 80189cc:	481a      	ldr	r0, [pc, #104]	; (8018a38 <tcp_rst+0x9c>)
 80189ce:	f002 f8cb 	bl	801ab68 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80189d2:	2300      	movs	r3, #0
 80189d4:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80189d6:	f246 0308 	movw	r3, #24584	; 0x6008
 80189da:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80189dc:	7dfb      	ldrb	r3, [r7, #23]
 80189de:	b29c      	uxth	r4, r3
 80189e0:	68b8      	ldr	r0, [r7, #8]
 80189e2:	f7f4 fe2e 	bl	800d642 <lwip_htonl>
 80189e6:	4602      	mov	r2, r0
 80189e8:	8abb      	ldrh	r3, [r7, #20]
 80189ea:	9303      	str	r3, [sp, #12]
 80189ec:	2314      	movs	r3, #20
 80189ee:	9302      	str	r3, [sp, #8]
 80189f0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80189f2:	9301      	str	r3, [sp, #4]
 80189f4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80189f6:	9300      	str	r3, [sp, #0]
 80189f8:	4613      	mov	r3, r2
 80189fa:	2200      	movs	r2, #0
 80189fc:	4621      	mov	r1, r4
 80189fe:	6878      	ldr	r0, [r7, #4]
 8018a00:	f7ff fe90 	bl	8018724 <tcp_output_alloc_header_common>
 8018a04:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8018a06:	693b      	ldr	r3, [r7, #16]
 8018a08:	2b00      	cmp	r3, #0
 8018a0a:	d00c      	beq.n	8018a26 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8018a0c:	7dfb      	ldrb	r3, [r7, #23]
 8018a0e:	2200      	movs	r2, #0
 8018a10:	6939      	ldr	r1, [r7, #16]
 8018a12:	68f8      	ldr	r0, [r7, #12]
 8018a14:	f7ff ff38 	bl	8018888 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8018a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a1a:	683a      	ldr	r2, [r7, #0]
 8018a1c:	6939      	ldr	r1, [r7, #16]
 8018a1e:	68f8      	ldr	r0, [r7, #12]
 8018a20:	f7ff ff72 	bl	8018908 <tcp_output_control_segment>
 8018a24:	e000      	b.n	8018a28 <tcp_rst+0x8c>
    return;
 8018a26:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8018a28:	371c      	adds	r7, #28
 8018a2a:	46bd      	mov	sp, r7
 8018a2c:	bd90      	pop	{r4, r7, pc}
 8018a2e:	bf00      	nop
 8018a30:	0801efcc 	.word	0x0801efcc
 8018a34:	0801f76c 	.word	0x0801f76c
 8018a38:	0801f03c 	.word	0x0801f03c
 8018a3c:	0801f788 	.word	0x0801f788

08018a40 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8018a40:	b590      	push	{r4, r7, lr}
 8018a42:	b087      	sub	sp, #28
 8018a44:	af00      	add	r7, sp, #0
 8018a46:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8018a48:	2300      	movs	r3, #0
 8018a4a:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8018a4c:	2300      	movs	r3, #0
 8018a4e:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8018a50:	687b      	ldr	r3, [r7, #4]
 8018a52:	2b00      	cmp	r3, #0
 8018a54:	d106      	bne.n	8018a64 <tcp_send_empty_ack+0x24>
 8018a56:	4b28      	ldr	r3, [pc, #160]	; (8018af8 <tcp_send_empty_ack+0xb8>)
 8018a58:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8018a5c:	4927      	ldr	r1, [pc, #156]	; (8018afc <tcp_send_empty_ack+0xbc>)
 8018a5e:	4828      	ldr	r0, [pc, #160]	; (8018b00 <tcp_send_empty_ack+0xc0>)
 8018a60:	f002 f882 	bl	801ab68 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018a64:	7dfb      	ldrb	r3, [r7, #23]
 8018a66:	009b      	lsls	r3, r3, #2
 8018a68:	b2db      	uxtb	r3, r3
 8018a6a:	f003 0304 	and.w	r3, r3, #4
 8018a6e:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8018a70:	7d7b      	ldrb	r3, [r7, #21]
 8018a72:	b29c      	uxth	r4, r3
 8018a74:	687b      	ldr	r3, [r7, #4]
 8018a76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8018a78:	4618      	mov	r0, r3
 8018a7a:	f7f4 fde2 	bl	800d642 <lwip_htonl>
 8018a7e:	4603      	mov	r3, r0
 8018a80:	2200      	movs	r2, #0
 8018a82:	4621      	mov	r1, r4
 8018a84:	6878      	ldr	r0, [r7, #4]
 8018a86:	f7ff fec1 	bl	801880c <tcp_output_alloc_header>
 8018a8a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018a8c:	693b      	ldr	r3, [r7, #16]
 8018a8e:	2b00      	cmp	r3, #0
 8018a90:	d109      	bne.n	8018aa6 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018a92:	687b      	ldr	r3, [r7, #4]
 8018a94:	8b5b      	ldrh	r3, [r3, #26]
 8018a96:	f043 0303 	orr.w	r3, r3, #3
 8018a9a:	b29a      	uxth	r2, r3
 8018a9c:	687b      	ldr	r3, [r7, #4]
 8018a9e:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8018aa0:	f06f 0301 	mvn.w	r3, #1
 8018aa4:	e023      	b.n	8018aee <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8018aa6:	7dbb      	ldrb	r3, [r7, #22]
 8018aa8:	7dfa      	ldrb	r2, [r7, #23]
 8018aaa:	6939      	ldr	r1, [r7, #16]
 8018aac:	6878      	ldr	r0, [r7, #4]
 8018aae:	f7ff feeb 	bl	8018888 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8018ab2:	687a      	ldr	r2, [r7, #4]
 8018ab4:	687b      	ldr	r3, [r7, #4]
 8018ab6:	3304      	adds	r3, #4
 8018ab8:	6939      	ldr	r1, [r7, #16]
 8018aba:	6878      	ldr	r0, [r7, #4]
 8018abc:	f7ff ff24 	bl	8018908 <tcp_output_control_segment>
 8018ac0:	4603      	mov	r3, r0
 8018ac2:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8018ac4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d007      	beq.n	8018adc <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018acc:	687b      	ldr	r3, [r7, #4]
 8018ace:	8b5b      	ldrh	r3, [r3, #26]
 8018ad0:	f043 0303 	orr.w	r3, r3, #3
 8018ad4:	b29a      	uxth	r2, r3
 8018ad6:	687b      	ldr	r3, [r7, #4]
 8018ad8:	835a      	strh	r2, [r3, #26]
 8018ada:	e006      	b.n	8018aea <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018adc:	687b      	ldr	r3, [r7, #4]
 8018ade:	8b5b      	ldrh	r3, [r3, #26]
 8018ae0:	f023 0303 	bic.w	r3, r3, #3
 8018ae4:	b29a      	uxth	r2, r3
 8018ae6:	687b      	ldr	r3, [r7, #4]
 8018ae8:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8018aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018aee:	4618      	mov	r0, r3
 8018af0:	371c      	adds	r7, #28
 8018af2:	46bd      	mov	sp, r7
 8018af4:	bd90      	pop	{r4, r7, pc}
 8018af6:	bf00      	nop
 8018af8:	0801efcc 	.word	0x0801efcc
 8018afc:	0801f7a4 	.word	0x0801f7a4
 8018b00:	0801f03c 	.word	0x0801f03c

08018b04 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8018b04:	b590      	push	{r4, r7, lr}
 8018b06:	b087      	sub	sp, #28
 8018b08:	af00      	add	r7, sp, #0
 8018b0a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018b0c:	2300      	movs	r3, #0
 8018b0e:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8018b10:	687b      	ldr	r3, [r7, #4]
 8018b12:	2b00      	cmp	r3, #0
 8018b14:	d106      	bne.n	8018b24 <tcp_keepalive+0x20>
 8018b16:	4b18      	ldr	r3, [pc, #96]	; (8018b78 <tcp_keepalive+0x74>)
 8018b18:	f640 0224 	movw	r2, #2084	; 0x824
 8018b1c:	4917      	ldr	r1, [pc, #92]	; (8018b7c <tcp_keepalive+0x78>)
 8018b1e:	4818      	ldr	r0, [pc, #96]	; (8018b80 <tcp_keepalive+0x7c>)
 8018b20:	f002 f822 	bl	801ab68 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8018b24:	7dfb      	ldrb	r3, [r7, #23]
 8018b26:	b29c      	uxth	r4, r3
 8018b28:	687b      	ldr	r3, [r7, #4]
 8018b2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8018b2c:	3b01      	subs	r3, #1
 8018b2e:	4618      	mov	r0, r3
 8018b30:	f7f4 fd87 	bl	800d642 <lwip_htonl>
 8018b34:	4603      	mov	r3, r0
 8018b36:	2200      	movs	r2, #0
 8018b38:	4621      	mov	r1, r4
 8018b3a:	6878      	ldr	r0, [r7, #4]
 8018b3c:	f7ff fe66 	bl	801880c <tcp_output_alloc_header>
 8018b40:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018b42:	693b      	ldr	r3, [r7, #16]
 8018b44:	2b00      	cmp	r3, #0
 8018b46:	d102      	bne.n	8018b4e <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8018b48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018b4c:	e010      	b.n	8018b70 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8018b4e:	7dfb      	ldrb	r3, [r7, #23]
 8018b50:	2200      	movs	r2, #0
 8018b52:	6939      	ldr	r1, [r7, #16]
 8018b54:	6878      	ldr	r0, [r7, #4]
 8018b56:	f7ff fe97 	bl	8018888 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8018b5a:	687a      	ldr	r2, [r7, #4]
 8018b5c:	687b      	ldr	r3, [r7, #4]
 8018b5e:	3304      	adds	r3, #4
 8018b60:	6939      	ldr	r1, [r7, #16]
 8018b62:	6878      	ldr	r0, [r7, #4]
 8018b64:	f7ff fed0 	bl	8018908 <tcp_output_control_segment>
 8018b68:	4603      	mov	r3, r0
 8018b6a:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8018b6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018b70:	4618      	mov	r0, r3
 8018b72:	371c      	adds	r7, #28
 8018b74:	46bd      	mov	sp, r7
 8018b76:	bd90      	pop	{r4, r7, pc}
 8018b78:	0801efcc 	.word	0x0801efcc
 8018b7c:	0801f7c4 	.word	0x0801f7c4
 8018b80:	0801f03c 	.word	0x0801f03c

08018b84 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8018b84:	b590      	push	{r4, r7, lr}
 8018b86:	b08b      	sub	sp, #44	; 0x2c
 8018b88:	af00      	add	r7, sp, #0
 8018b8a:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018b8c:	2300      	movs	r3, #0
 8018b8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8018b92:	687b      	ldr	r3, [r7, #4]
 8018b94:	2b00      	cmp	r3, #0
 8018b96:	d106      	bne.n	8018ba6 <tcp_zero_window_probe+0x22>
 8018b98:	4b4c      	ldr	r3, [pc, #304]	; (8018ccc <tcp_zero_window_probe+0x148>)
 8018b9a:	f640 024f 	movw	r2, #2127	; 0x84f
 8018b9e:	494c      	ldr	r1, [pc, #304]	; (8018cd0 <tcp_zero_window_probe+0x14c>)
 8018ba0:	484c      	ldr	r0, [pc, #304]	; (8018cd4 <tcp_zero_window_probe+0x150>)
 8018ba2:	f001 ffe1 	bl	801ab68 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8018ba6:	687b      	ldr	r3, [r7, #4]
 8018ba8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018baa:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8018bac:	6a3b      	ldr	r3, [r7, #32]
 8018bae:	2b00      	cmp	r3, #0
 8018bb0:	d101      	bne.n	8018bb6 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8018bb2:	2300      	movs	r3, #0
 8018bb4:	e086      	b.n	8018cc4 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8018bb6:	687b      	ldr	r3, [r7, #4]
 8018bb8:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8018bbc:	2bff      	cmp	r3, #255	; 0xff
 8018bbe:	d007      	beq.n	8018bd0 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8018bc0:	687b      	ldr	r3, [r7, #4]
 8018bc2:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8018bc6:	3301      	adds	r3, #1
 8018bc8:	b2da      	uxtb	r2, r3
 8018bca:	687b      	ldr	r3, [r7, #4]
 8018bcc:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8018bd0:	6a3b      	ldr	r3, [r7, #32]
 8018bd2:	68db      	ldr	r3, [r3, #12]
 8018bd4:	899b      	ldrh	r3, [r3, #12]
 8018bd6:	b29b      	uxth	r3, r3
 8018bd8:	4618      	mov	r0, r3
 8018bda:	f7f4 fd1d 	bl	800d618 <lwip_htons>
 8018bde:	4603      	mov	r3, r0
 8018be0:	b2db      	uxtb	r3, r3
 8018be2:	f003 0301 	and.w	r3, r3, #1
 8018be6:	2b00      	cmp	r3, #0
 8018be8:	d005      	beq.n	8018bf6 <tcp_zero_window_probe+0x72>
 8018bea:	6a3b      	ldr	r3, [r7, #32]
 8018bec:	891b      	ldrh	r3, [r3, #8]
 8018bee:	2b00      	cmp	r3, #0
 8018bf0:	d101      	bne.n	8018bf6 <tcp_zero_window_probe+0x72>
 8018bf2:	2301      	movs	r3, #1
 8018bf4:	e000      	b.n	8018bf8 <tcp_zero_window_probe+0x74>
 8018bf6:	2300      	movs	r3, #0
 8018bf8:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8018bfa:	7ffb      	ldrb	r3, [r7, #31]
 8018bfc:	2b00      	cmp	r3, #0
 8018bfe:	bf0c      	ite	eq
 8018c00:	2301      	moveq	r3, #1
 8018c02:	2300      	movne	r3, #0
 8018c04:	b2db      	uxtb	r3, r3
 8018c06:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8018c08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018c0c:	b299      	uxth	r1, r3
 8018c0e:	6a3b      	ldr	r3, [r7, #32]
 8018c10:	68db      	ldr	r3, [r3, #12]
 8018c12:	685b      	ldr	r3, [r3, #4]
 8018c14:	8bba      	ldrh	r2, [r7, #28]
 8018c16:	6878      	ldr	r0, [r7, #4]
 8018c18:	f7ff fdf8 	bl	801880c <tcp_output_alloc_header>
 8018c1c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8018c1e:	69bb      	ldr	r3, [r7, #24]
 8018c20:	2b00      	cmp	r3, #0
 8018c22:	d102      	bne.n	8018c2a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8018c24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018c28:	e04c      	b.n	8018cc4 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8018c2a:	69bb      	ldr	r3, [r7, #24]
 8018c2c:	685b      	ldr	r3, [r3, #4]
 8018c2e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8018c30:	7ffb      	ldrb	r3, [r7, #31]
 8018c32:	2b00      	cmp	r3, #0
 8018c34:	d011      	beq.n	8018c5a <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8018c36:	697b      	ldr	r3, [r7, #20]
 8018c38:	899b      	ldrh	r3, [r3, #12]
 8018c3a:	b29b      	uxth	r3, r3
 8018c3c:	b21b      	sxth	r3, r3
 8018c3e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8018c42:	b21c      	sxth	r4, r3
 8018c44:	2011      	movs	r0, #17
 8018c46:	f7f4 fce7 	bl	800d618 <lwip_htons>
 8018c4a:	4603      	mov	r3, r0
 8018c4c:	b21b      	sxth	r3, r3
 8018c4e:	4323      	orrs	r3, r4
 8018c50:	b21b      	sxth	r3, r3
 8018c52:	b29a      	uxth	r2, r3
 8018c54:	697b      	ldr	r3, [r7, #20]
 8018c56:	819a      	strh	r2, [r3, #12]
 8018c58:	e010      	b.n	8018c7c <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8018c5a:	69bb      	ldr	r3, [r7, #24]
 8018c5c:	685b      	ldr	r3, [r3, #4]
 8018c5e:	3314      	adds	r3, #20
 8018c60:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8018c62:	6a3b      	ldr	r3, [r7, #32]
 8018c64:	6858      	ldr	r0, [r3, #4]
 8018c66:	6a3b      	ldr	r3, [r7, #32]
 8018c68:	685b      	ldr	r3, [r3, #4]
 8018c6a:	891a      	ldrh	r2, [r3, #8]
 8018c6c:	6a3b      	ldr	r3, [r7, #32]
 8018c6e:	891b      	ldrh	r3, [r3, #8]
 8018c70:	1ad3      	subs	r3, r2, r3
 8018c72:	b29b      	uxth	r3, r3
 8018c74:	2201      	movs	r2, #1
 8018c76:	6939      	ldr	r1, [r7, #16]
 8018c78:	f7fa fd3c 	bl	80136f4 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8018c7c:	6a3b      	ldr	r3, [r7, #32]
 8018c7e:	68db      	ldr	r3, [r3, #12]
 8018c80:	685b      	ldr	r3, [r3, #4]
 8018c82:	4618      	mov	r0, r3
 8018c84:	f7f4 fcdd 	bl	800d642 <lwip_htonl>
 8018c88:	4603      	mov	r3, r0
 8018c8a:	3301      	adds	r3, #1
 8018c8c:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8018c8e:	687b      	ldr	r3, [r7, #4]
 8018c90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018c92:	68fb      	ldr	r3, [r7, #12]
 8018c94:	1ad3      	subs	r3, r2, r3
 8018c96:	2b00      	cmp	r3, #0
 8018c98:	da02      	bge.n	8018ca0 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8018c9a:	687b      	ldr	r3, [r7, #4]
 8018c9c:	68fa      	ldr	r2, [r7, #12]
 8018c9e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8018ca0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018ca4:	2200      	movs	r2, #0
 8018ca6:	69b9      	ldr	r1, [r7, #24]
 8018ca8:	6878      	ldr	r0, [r7, #4]
 8018caa:	f7ff fded 	bl	8018888 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8018cae:	687a      	ldr	r2, [r7, #4]
 8018cb0:	687b      	ldr	r3, [r7, #4]
 8018cb2:	3304      	adds	r3, #4
 8018cb4:	69b9      	ldr	r1, [r7, #24]
 8018cb6:	6878      	ldr	r0, [r7, #4]
 8018cb8:	f7ff fe26 	bl	8018908 <tcp_output_control_segment>
 8018cbc:	4603      	mov	r3, r0
 8018cbe:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8018cc0:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8018cc4:	4618      	mov	r0, r3
 8018cc6:	372c      	adds	r7, #44	; 0x2c
 8018cc8:	46bd      	mov	sp, r7
 8018cca:	bd90      	pop	{r4, r7, pc}
 8018ccc:	0801efcc 	.word	0x0801efcc
 8018cd0:	0801f7e0 	.word	0x0801f7e0
 8018cd4:	0801f03c 	.word	0x0801f03c

08018cd8 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8018cd8:	b580      	push	{r7, lr}
 8018cda:	b084      	sub	sp, #16
 8018cdc:	af00      	add	r7, sp, #0
 8018cde:	6078      	str	r0, [r7, #4]
 8018ce0:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8018ce2:	f000 fafb 	bl	80192dc <sys_timeouts_sleeptime>
 8018ce6:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8018ce8:	68fb      	ldr	r3, [r7, #12]
 8018cea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8018cee:	d10b      	bne.n	8018d08 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8018cf0:	4813      	ldr	r0, [pc, #76]	; (8018d40 <tcpip_timeouts_mbox_fetch+0x68>)
 8018cf2:	f7fa fe68 	bl	80139c6 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8018cf6:	2200      	movs	r2, #0
 8018cf8:	6839      	ldr	r1, [r7, #0]
 8018cfa:	6878      	ldr	r0, [r7, #4]
 8018cfc:	f7fa fdda 	bl	80138b4 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8018d00:	480f      	ldr	r0, [pc, #60]	; (8018d40 <tcpip_timeouts_mbox_fetch+0x68>)
 8018d02:	f7fa fe51 	bl	80139a8 <sys_mutex_lock>
    return;
 8018d06:	e018      	b.n	8018d3a <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8018d08:	68fb      	ldr	r3, [r7, #12]
 8018d0a:	2b00      	cmp	r3, #0
 8018d0c:	d102      	bne.n	8018d14 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8018d0e:	f000 faab 	bl	8019268 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8018d12:	e7e6      	b.n	8018ce2 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8018d14:	480a      	ldr	r0, [pc, #40]	; (8018d40 <tcpip_timeouts_mbox_fetch+0x68>)
 8018d16:	f7fa fe56 	bl	80139c6 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8018d1a:	68fa      	ldr	r2, [r7, #12]
 8018d1c:	6839      	ldr	r1, [r7, #0]
 8018d1e:	6878      	ldr	r0, [r7, #4]
 8018d20:	f7fa fdc8 	bl	80138b4 <sys_arch_mbox_fetch>
 8018d24:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8018d26:	4806      	ldr	r0, [pc, #24]	; (8018d40 <tcpip_timeouts_mbox_fetch+0x68>)
 8018d28:	f7fa fe3e 	bl	80139a8 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8018d2c:	68bb      	ldr	r3, [r7, #8]
 8018d2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8018d32:	d102      	bne.n	8018d3a <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8018d34:	f000 fa98 	bl	8019268 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8018d38:	e7d3      	b.n	8018ce2 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8018d3a:	3710      	adds	r7, #16
 8018d3c:	46bd      	mov	sp, r7
 8018d3e:	bd80      	pop	{r7, pc}
 8018d40:	24008a60 	.word	0x24008a60

08018d44 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8018d44:	b580      	push	{r7, lr}
 8018d46:	b084      	sub	sp, #16
 8018d48:	af00      	add	r7, sp, #0
 8018d4a:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8018d4c:	4810      	ldr	r0, [pc, #64]	; (8018d90 <tcpip_thread+0x4c>)
 8018d4e:	f7fa fe2b 	bl	80139a8 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8018d52:	4b10      	ldr	r3, [pc, #64]	; (8018d94 <tcpip_thread+0x50>)
 8018d54:	681b      	ldr	r3, [r3, #0]
 8018d56:	2b00      	cmp	r3, #0
 8018d58:	d005      	beq.n	8018d66 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8018d5a:	4b0e      	ldr	r3, [pc, #56]	; (8018d94 <tcpip_thread+0x50>)
 8018d5c:	681b      	ldr	r3, [r3, #0]
 8018d5e:	4a0e      	ldr	r2, [pc, #56]	; (8018d98 <tcpip_thread+0x54>)
 8018d60:	6812      	ldr	r2, [r2, #0]
 8018d62:	4610      	mov	r0, r2
 8018d64:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8018d66:	f107 030c 	add.w	r3, r7, #12
 8018d6a:	4619      	mov	r1, r3
 8018d6c:	480b      	ldr	r0, [pc, #44]	; (8018d9c <tcpip_thread+0x58>)
 8018d6e:	f7ff ffb3 	bl	8018cd8 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8018d72:	68fb      	ldr	r3, [r7, #12]
 8018d74:	2b00      	cmp	r3, #0
 8018d76:	d106      	bne.n	8018d86 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8018d78:	4b09      	ldr	r3, [pc, #36]	; (8018da0 <tcpip_thread+0x5c>)
 8018d7a:	2291      	movs	r2, #145	; 0x91
 8018d7c:	4909      	ldr	r1, [pc, #36]	; (8018da4 <tcpip_thread+0x60>)
 8018d7e:	480a      	ldr	r0, [pc, #40]	; (8018da8 <tcpip_thread+0x64>)
 8018d80:	f001 fef2 	bl	801ab68 <iprintf>
      continue;
 8018d84:	e003      	b.n	8018d8e <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8018d86:	68fb      	ldr	r3, [r7, #12]
 8018d88:	4618      	mov	r0, r3
 8018d8a:	f000 f80f 	bl	8018dac <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8018d8e:	e7ea      	b.n	8018d66 <tcpip_thread+0x22>
 8018d90:	24008a60 	.word	0x24008a60
 8018d94:	24004958 	.word	0x24004958
 8018d98:	2400495c 	.word	0x2400495c
 8018d9c:	24004960 	.word	0x24004960
 8018da0:	0801f804 	.word	0x0801f804
 8018da4:	0801f854 	.word	0x0801f854
 8018da8:	0801f874 	.word	0x0801f874

08018dac <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8018dac:	b580      	push	{r7, lr}
 8018dae:	b082      	sub	sp, #8
 8018db0:	af00      	add	r7, sp, #0
 8018db2:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8018db4:	687b      	ldr	r3, [r7, #4]
 8018db6:	781b      	ldrb	r3, [r3, #0]
 8018db8:	2b01      	cmp	r3, #1
 8018dba:	d018      	beq.n	8018dee <tcpip_thread_handle_msg+0x42>
 8018dbc:	2b02      	cmp	r3, #2
 8018dbe:	d021      	beq.n	8018e04 <tcpip_thread_handle_msg+0x58>
 8018dc0:	2b00      	cmp	r3, #0
 8018dc2:	d126      	bne.n	8018e12 <tcpip_thread_handle_msg+0x66>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8018dc4:	687b      	ldr	r3, [r7, #4]
 8018dc6:	68db      	ldr	r3, [r3, #12]
 8018dc8:	687a      	ldr	r2, [r7, #4]
 8018dca:	6850      	ldr	r0, [r2, #4]
 8018dcc:	687a      	ldr	r2, [r7, #4]
 8018dce:	6892      	ldr	r2, [r2, #8]
 8018dd0:	4611      	mov	r1, r2
 8018dd2:	4798      	blx	r3
 8018dd4:	4603      	mov	r3, r0
 8018dd6:	2b00      	cmp	r3, #0
 8018dd8:	d004      	beq.n	8018de4 <tcpip_thread_handle_msg+0x38>
        pbuf_free(msg->msg.inp.p);
 8018dda:	687b      	ldr	r3, [r7, #4]
 8018ddc:	685b      	ldr	r3, [r3, #4]
 8018dde:	4618      	mov	r0, r3
 8018de0:	f7fa fa82 	bl	80132e8 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8018de4:	6879      	ldr	r1, [r7, #4]
 8018de6:	2009      	movs	r0, #9
 8018de8:	f7f9 fbd2 	bl	8012590 <memp_free>
      break;
 8018dec:	e018      	b.n	8018e20 <tcpip_thread_handle_msg+0x74>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8018dee:	687b      	ldr	r3, [r7, #4]
 8018df0:	685b      	ldr	r3, [r3, #4]
 8018df2:	687a      	ldr	r2, [r7, #4]
 8018df4:	6892      	ldr	r2, [r2, #8]
 8018df6:	4610      	mov	r0, r2
 8018df8:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8018dfa:	6879      	ldr	r1, [r7, #4]
 8018dfc:	2008      	movs	r0, #8
 8018dfe:	f7f9 fbc7 	bl	8012590 <memp_free>
      break;
 8018e02:	e00d      	b.n	8018e20 <tcpip_thread_handle_msg+0x74>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8018e04:	687b      	ldr	r3, [r7, #4]
 8018e06:	685b      	ldr	r3, [r3, #4]
 8018e08:	687a      	ldr	r2, [r7, #4]
 8018e0a:	6892      	ldr	r2, [r2, #8]
 8018e0c:	4610      	mov	r0, r2
 8018e0e:	4798      	blx	r3
      break;
 8018e10:	e006      	b.n	8018e20 <tcpip_thread_handle_msg+0x74>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8018e12:	4b05      	ldr	r3, [pc, #20]	; (8018e28 <tcpip_thread_handle_msg+0x7c>)
 8018e14:	22cf      	movs	r2, #207	; 0xcf
 8018e16:	4905      	ldr	r1, [pc, #20]	; (8018e2c <tcpip_thread_handle_msg+0x80>)
 8018e18:	4805      	ldr	r0, [pc, #20]	; (8018e30 <tcpip_thread_handle_msg+0x84>)
 8018e1a:	f001 fea5 	bl	801ab68 <iprintf>
      break;
 8018e1e:	bf00      	nop
  }
}
 8018e20:	bf00      	nop
 8018e22:	3708      	adds	r7, #8
 8018e24:	46bd      	mov	sp, r7
 8018e26:	bd80      	pop	{r7, pc}
 8018e28:	0801f804 	.word	0x0801f804
 8018e2c:	0801f854 	.word	0x0801f854
 8018e30:	0801f874 	.word	0x0801f874

08018e34 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8018e34:	b580      	push	{r7, lr}
 8018e36:	b086      	sub	sp, #24
 8018e38:	af00      	add	r7, sp, #0
 8018e3a:	60f8      	str	r0, [r7, #12]
 8018e3c:	60b9      	str	r1, [r7, #8]
 8018e3e:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8018e40:	481a      	ldr	r0, [pc, #104]	; (8018eac <tcpip_inpkt+0x78>)
 8018e42:	f7fa fd76 	bl	8013932 <sys_mbox_valid>
 8018e46:	4603      	mov	r3, r0
 8018e48:	2b00      	cmp	r3, #0
 8018e4a:	d105      	bne.n	8018e58 <tcpip_inpkt+0x24>
 8018e4c:	4b18      	ldr	r3, [pc, #96]	; (8018eb0 <tcpip_inpkt+0x7c>)
 8018e4e:	22fc      	movs	r2, #252	; 0xfc
 8018e50:	4918      	ldr	r1, [pc, #96]	; (8018eb4 <tcpip_inpkt+0x80>)
 8018e52:	4819      	ldr	r0, [pc, #100]	; (8018eb8 <tcpip_inpkt+0x84>)
 8018e54:	f001 fe88 	bl	801ab68 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8018e58:	2009      	movs	r0, #9
 8018e5a:	f7f9 fb23 	bl	80124a4 <memp_malloc>
 8018e5e:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8018e60:	697b      	ldr	r3, [r7, #20]
 8018e62:	2b00      	cmp	r3, #0
 8018e64:	d102      	bne.n	8018e6c <tcpip_inpkt+0x38>
    return ERR_MEM;
 8018e66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018e6a:	e01a      	b.n	8018ea2 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8018e6c:	697b      	ldr	r3, [r7, #20]
 8018e6e:	2200      	movs	r2, #0
 8018e70:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8018e72:	697b      	ldr	r3, [r7, #20]
 8018e74:	68fa      	ldr	r2, [r7, #12]
 8018e76:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8018e78:	697b      	ldr	r3, [r7, #20]
 8018e7a:	68ba      	ldr	r2, [r7, #8]
 8018e7c:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8018e7e:	697b      	ldr	r3, [r7, #20]
 8018e80:	687a      	ldr	r2, [r7, #4]
 8018e82:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8018e84:	6979      	ldr	r1, [r7, #20]
 8018e86:	4809      	ldr	r0, [pc, #36]	; (8018eac <tcpip_inpkt+0x78>)
 8018e88:	f7fa fcfa 	bl	8013880 <sys_mbox_trypost>
 8018e8c:	4603      	mov	r3, r0
 8018e8e:	2b00      	cmp	r3, #0
 8018e90:	d006      	beq.n	8018ea0 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8018e92:	6979      	ldr	r1, [r7, #20]
 8018e94:	2009      	movs	r0, #9
 8018e96:	f7f9 fb7b 	bl	8012590 <memp_free>
    return ERR_MEM;
 8018e9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018e9e:	e000      	b.n	8018ea2 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8018ea0:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8018ea2:	4618      	mov	r0, r3
 8018ea4:	3718      	adds	r7, #24
 8018ea6:	46bd      	mov	sp, r7
 8018ea8:	bd80      	pop	{r7, pc}
 8018eaa:	bf00      	nop
 8018eac:	24004960 	.word	0x24004960
 8018eb0:	0801f804 	.word	0x0801f804
 8018eb4:	0801f89c 	.word	0x0801f89c
 8018eb8:	0801f874 	.word	0x0801f874

08018ebc <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8018ebc:	b580      	push	{r7, lr}
 8018ebe:	b082      	sub	sp, #8
 8018ec0:	af00      	add	r7, sp, #0
 8018ec2:	6078      	str	r0, [r7, #4]
 8018ec4:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8018ec6:	683b      	ldr	r3, [r7, #0]
 8018ec8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8018ecc:	f003 0318 	and.w	r3, r3, #24
 8018ed0:	2b00      	cmp	r3, #0
 8018ed2:	d006      	beq.n	8018ee2 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8018ed4:	4a08      	ldr	r2, [pc, #32]	; (8018ef8 <tcpip_input+0x3c>)
 8018ed6:	6839      	ldr	r1, [r7, #0]
 8018ed8:	6878      	ldr	r0, [r7, #4]
 8018eda:	f7ff ffab 	bl	8018e34 <tcpip_inpkt>
 8018ede:	4603      	mov	r3, r0
 8018ee0:	e005      	b.n	8018eee <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8018ee2:	4a06      	ldr	r2, [pc, #24]	; (8018efc <tcpip_input+0x40>)
 8018ee4:	6839      	ldr	r1, [r7, #0]
 8018ee6:	6878      	ldr	r0, [r7, #4]
 8018ee8:	f7ff ffa4 	bl	8018e34 <tcpip_inpkt>
 8018eec:	4603      	mov	r3, r0
}
 8018eee:	4618      	mov	r0, r3
 8018ef0:	3708      	adds	r7, #8
 8018ef2:	46bd      	mov	sp, r7
 8018ef4:	bd80      	pop	{r7, pc}
 8018ef6:	bf00      	nop
 8018ef8:	0801025d 	.word	0x0801025d
 8018efc:	08010a4d 	.word	0x08010a4d

08018f00 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8018f00:	b580      	push	{r7, lr}
 8018f02:	b084      	sub	sp, #16
 8018f04:	af00      	add	r7, sp, #0
 8018f06:	6078      	str	r0, [r7, #4]
 8018f08:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8018f0a:	4819      	ldr	r0, [pc, #100]	; (8018f70 <tcpip_try_callback+0x70>)
 8018f0c:	f7fa fd11 	bl	8013932 <sys_mbox_valid>
 8018f10:	4603      	mov	r3, r0
 8018f12:	2b00      	cmp	r3, #0
 8018f14:	d106      	bne.n	8018f24 <tcpip_try_callback+0x24>
 8018f16:	4b17      	ldr	r3, [pc, #92]	; (8018f74 <tcpip_try_callback+0x74>)
 8018f18:	f240 125d 	movw	r2, #349	; 0x15d
 8018f1c:	4916      	ldr	r1, [pc, #88]	; (8018f78 <tcpip_try_callback+0x78>)
 8018f1e:	4817      	ldr	r0, [pc, #92]	; (8018f7c <tcpip_try_callback+0x7c>)
 8018f20:	f001 fe22 	bl	801ab68 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8018f24:	2008      	movs	r0, #8
 8018f26:	f7f9 fabd 	bl	80124a4 <memp_malloc>
 8018f2a:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8018f2c:	68fb      	ldr	r3, [r7, #12]
 8018f2e:	2b00      	cmp	r3, #0
 8018f30:	d102      	bne.n	8018f38 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8018f32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018f36:	e017      	b.n	8018f68 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8018f38:	68fb      	ldr	r3, [r7, #12]
 8018f3a:	2201      	movs	r2, #1
 8018f3c:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8018f3e:	68fb      	ldr	r3, [r7, #12]
 8018f40:	687a      	ldr	r2, [r7, #4]
 8018f42:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8018f44:	68fb      	ldr	r3, [r7, #12]
 8018f46:	683a      	ldr	r2, [r7, #0]
 8018f48:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8018f4a:	68f9      	ldr	r1, [r7, #12]
 8018f4c:	4808      	ldr	r0, [pc, #32]	; (8018f70 <tcpip_try_callback+0x70>)
 8018f4e:	f7fa fc97 	bl	8013880 <sys_mbox_trypost>
 8018f52:	4603      	mov	r3, r0
 8018f54:	2b00      	cmp	r3, #0
 8018f56:	d006      	beq.n	8018f66 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8018f58:	68f9      	ldr	r1, [r7, #12]
 8018f5a:	2008      	movs	r0, #8
 8018f5c:	f7f9 fb18 	bl	8012590 <memp_free>
    return ERR_MEM;
 8018f60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018f64:	e000      	b.n	8018f68 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8018f66:	2300      	movs	r3, #0
}
 8018f68:	4618      	mov	r0, r3
 8018f6a:	3710      	adds	r7, #16
 8018f6c:	46bd      	mov	sp, r7
 8018f6e:	bd80      	pop	{r7, pc}
 8018f70:	24004960 	.word	0x24004960
 8018f74:	0801f804 	.word	0x0801f804
 8018f78:	0801f89c 	.word	0x0801f89c
 8018f7c:	0801f874 	.word	0x0801f874

08018f80 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8018f80:	b580      	push	{r7, lr}
 8018f82:	b084      	sub	sp, #16
 8018f84:	af02      	add	r7, sp, #8
 8018f86:	6078      	str	r0, [r7, #4]
 8018f88:	6039      	str	r1, [r7, #0]
  lwip_init();
 8018f8a:	f7f7 fcad 	bl	80108e8 <lwip_init>

  tcpip_init_done = initfunc;
 8018f8e:	4a17      	ldr	r2, [pc, #92]	; (8018fec <tcpip_init+0x6c>)
 8018f90:	687b      	ldr	r3, [r7, #4]
 8018f92:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8018f94:	4a16      	ldr	r2, [pc, #88]	; (8018ff0 <tcpip_init+0x70>)
 8018f96:	683b      	ldr	r3, [r7, #0]
 8018f98:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8018f9a:	2106      	movs	r1, #6
 8018f9c:	4815      	ldr	r0, [pc, #84]	; (8018ff4 <tcpip_init+0x74>)
 8018f9e:	f7fa fc4d 	bl	801383c <sys_mbox_new>
 8018fa2:	4603      	mov	r3, r0
 8018fa4:	2b00      	cmp	r3, #0
 8018fa6:	d006      	beq.n	8018fb6 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8018fa8:	4b13      	ldr	r3, [pc, #76]	; (8018ff8 <tcpip_init+0x78>)
 8018faa:	f240 2261 	movw	r2, #609	; 0x261
 8018fae:	4913      	ldr	r1, [pc, #76]	; (8018ffc <tcpip_init+0x7c>)
 8018fb0:	4813      	ldr	r0, [pc, #76]	; (8019000 <tcpip_init+0x80>)
 8018fb2:	f001 fdd9 	bl	801ab68 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8018fb6:	4813      	ldr	r0, [pc, #76]	; (8019004 <tcpip_init+0x84>)
 8018fb8:	f7fa fcda 	bl	8013970 <sys_mutex_new>
 8018fbc:	4603      	mov	r3, r0
 8018fbe:	2b00      	cmp	r3, #0
 8018fc0:	d006      	beq.n	8018fd0 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8018fc2:	4b0d      	ldr	r3, [pc, #52]	; (8018ff8 <tcpip_init+0x78>)
 8018fc4:	f240 2265 	movw	r2, #613	; 0x265
 8018fc8:	490f      	ldr	r1, [pc, #60]	; (8019008 <tcpip_init+0x88>)
 8018fca:	480d      	ldr	r0, [pc, #52]	; (8019000 <tcpip_init+0x80>)
 8018fcc:	f001 fdcc 	bl	801ab68 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8018fd0:	2300      	movs	r3, #0
 8018fd2:	9300      	str	r3, [sp, #0]
 8018fd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018fd8:	2200      	movs	r2, #0
 8018fda:	490c      	ldr	r1, [pc, #48]	; (801900c <tcpip_init+0x8c>)
 8018fdc:	480c      	ldr	r0, [pc, #48]	; (8019010 <tcpip_init+0x90>)
 8018fde:	f7fa fcff 	bl	80139e0 <sys_thread_new>
}
 8018fe2:	bf00      	nop
 8018fe4:	3708      	adds	r7, #8
 8018fe6:	46bd      	mov	sp, r7
 8018fe8:	bd80      	pop	{r7, pc}
 8018fea:	bf00      	nop
 8018fec:	24004958 	.word	0x24004958
 8018ff0:	2400495c 	.word	0x2400495c
 8018ff4:	24004960 	.word	0x24004960
 8018ff8:	0801f804 	.word	0x0801f804
 8018ffc:	0801f8ac 	.word	0x0801f8ac
 8019000:	0801f874 	.word	0x0801f874
 8019004:	24008a60 	.word	0x24008a60
 8019008:	0801f8d0 	.word	0x0801f8d0
 801900c:	08018d45 	.word	0x08018d45
 8019010:	0801f8f4 	.word	0x0801f8f4

08019014 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8019014:	b580      	push	{r7, lr}
 8019016:	b082      	sub	sp, #8
 8019018:	af00      	add	r7, sp, #0
 801901a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801901c:	f7fa fd6e 	bl	8013afc <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8019020:	4b0a      	ldr	r3, [pc, #40]	; (801904c <tcpip_tcp_timer+0x38>)
 8019022:	681b      	ldr	r3, [r3, #0]
 8019024:	2b00      	cmp	r3, #0
 8019026:	d103      	bne.n	8019030 <tcpip_tcp_timer+0x1c>
 8019028:	4b09      	ldr	r3, [pc, #36]	; (8019050 <tcpip_tcp_timer+0x3c>)
 801902a:	681b      	ldr	r3, [r3, #0]
 801902c:	2b00      	cmp	r3, #0
 801902e:	d005      	beq.n	801903c <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019030:	2200      	movs	r2, #0
 8019032:	4908      	ldr	r1, [pc, #32]	; (8019054 <tcpip_tcp_timer+0x40>)
 8019034:	20fa      	movs	r0, #250	; 0xfa
 8019036:	f000 f8f1 	bl	801921c <sys_timeout>
 801903a:	e002      	b.n	8019042 <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801903c:	4b06      	ldr	r3, [pc, #24]	; (8019058 <tcpip_tcp_timer+0x44>)
 801903e:	2200      	movs	r2, #0
 8019040:	601a      	str	r2, [r3, #0]
  }
}
 8019042:	bf00      	nop
 8019044:	3708      	adds	r7, #8
 8019046:	46bd      	mov	sp, r7
 8019048:	bd80      	pop	{r7, pc}
 801904a:	bf00      	nop
 801904c:	24008a48 	.word	0x24008a48
 8019050:	24008a58 	.word	0x24008a58
 8019054:	08019015 	.word	0x08019015
 8019058:	2400496c 	.word	0x2400496c

0801905c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801905c:	b580      	push	{r7, lr}
 801905e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8019060:	4b0a      	ldr	r3, [pc, #40]	; (801908c <tcp_timer_needed+0x30>)
 8019062:	681b      	ldr	r3, [r3, #0]
 8019064:	2b00      	cmp	r3, #0
 8019066:	d10f      	bne.n	8019088 <tcp_timer_needed+0x2c>
 8019068:	4b09      	ldr	r3, [pc, #36]	; (8019090 <tcp_timer_needed+0x34>)
 801906a:	681b      	ldr	r3, [r3, #0]
 801906c:	2b00      	cmp	r3, #0
 801906e:	d103      	bne.n	8019078 <tcp_timer_needed+0x1c>
 8019070:	4b08      	ldr	r3, [pc, #32]	; (8019094 <tcp_timer_needed+0x38>)
 8019072:	681b      	ldr	r3, [r3, #0]
 8019074:	2b00      	cmp	r3, #0
 8019076:	d007      	beq.n	8019088 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8019078:	4b04      	ldr	r3, [pc, #16]	; (801908c <tcp_timer_needed+0x30>)
 801907a:	2201      	movs	r2, #1
 801907c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801907e:	2200      	movs	r2, #0
 8019080:	4905      	ldr	r1, [pc, #20]	; (8019098 <tcp_timer_needed+0x3c>)
 8019082:	20fa      	movs	r0, #250	; 0xfa
 8019084:	f000 f8ca 	bl	801921c <sys_timeout>
  }
}
 8019088:	bf00      	nop
 801908a:	bd80      	pop	{r7, pc}
 801908c:	2400496c 	.word	0x2400496c
 8019090:	24008a48 	.word	0x24008a48
 8019094:	24008a58 	.word	0x24008a58
 8019098:	08019015 	.word	0x08019015

0801909c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801909c:	b580      	push	{r7, lr}
 801909e:	b086      	sub	sp, #24
 80190a0:	af00      	add	r7, sp, #0
 80190a2:	60f8      	str	r0, [r7, #12]
 80190a4:	60b9      	str	r1, [r7, #8]
 80190a6:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80190a8:	200a      	movs	r0, #10
 80190aa:	f7f9 f9fb 	bl	80124a4 <memp_malloc>
 80190ae:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 80190b0:	693b      	ldr	r3, [r7, #16]
 80190b2:	2b00      	cmp	r3, #0
 80190b4:	d109      	bne.n	80190ca <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80190b6:	693b      	ldr	r3, [r7, #16]
 80190b8:	2b00      	cmp	r3, #0
 80190ba:	d151      	bne.n	8019160 <sys_timeout_abs+0xc4>
 80190bc:	4b2a      	ldr	r3, [pc, #168]	; (8019168 <sys_timeout_abs+0xcc>)
 80190be:	22be      	movs	r2, #190	; 0xbe
 80190c0:	492a      	ldr	r1, [pc, #168]	; (801916c <sys_timeout_abs+0xd0>)
 80190c2:	482b      	ldr	r0, [pc, #172]	; (8019170 <sys_timeout_abs+0xd4>)
 80190c4:	f001 fd50 	bl	801ab68 <iprintf>
    return;
 80190c8:	e04a      	b.n	8019160 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80190ca:	693b      	ldr	r3, [r7, #16]
 80190cc:	2200      	movs	r2, #0
 80190ce:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80190d0:	693b      	ldr	r3, [r7, #16]
 80190d2:	68ba      	ldr	r2, [r7, #8]
 80190d4:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80190d6:	693b      	ldr	r3, [r7, #16]
 80190d8:	687a      	ldr	r2, [r7, #4]
 80190da:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80190dc:	693b      	ldr	r3, [r7, #16]
 80190de:	68fa      	ldr	r2, [r7, #12]
 80190e0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80190e2:	4b24      	ldr	r3, [pc, #144]	; (8019174 <sys_timeout_abs+0xd8>)
 80190e4:	681b      	ldr	r3, [r3, #0]
 80190e6:	2b00      	cmp	r3, #0
 80190e8:	d103      	bne.n	80190f2 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80190ea:	4a22      	ldr	r2, [pc, #136]	; (8019174 <sys_timeout_abs+0xd8>)
 80190ec:	693b      	ldr	r3, [r7, #16]
 80190ee:	6013      	str	r3, [r2, #0]
    return;
 80190f0:	e037      	b.n	8019162 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80190f2:	693b      	ldr	r3, [r7, #16]
 80190f4:	685a      	ldr	r2, [r3, #4]
 80190f6:	4b1f      	ldr	r3, [pc, #124]	; (8019174 <sys_timeout_abs+0xd8>)
 80190f8:	681b      	ldr	r3, [r3, #0]
 80190fa:	685b      	ldr	r3, [r3, #4]
 80190fc:	1ad3      	subs	r3, r2, r3
 80190fe:	0fdb      	lsrs	r3, r3, #31
 8019100:	f003 0301 	and.w	r3, r3, #1
 8019104:	b2db      	uxtb	r3, r3
 8019106:	2b00      	cmp	r3, #0
 8019108:	d007      	beq.n	801911a <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801910a:	4b1a      	ldr	r3, [pc, #104]	; (8019174 <sys_timeout_abs+0xd8>)
 801910c:	681a      	ldr	r2, [r3, #0]
 801910e:	693b      	ldr	r3, [r7, #16]
 8019110:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8019112:	4a18      	ldr	r2, [pc, #96]	; (8019174 <sys_timeout_abs+0xd8>)
 8019114:	693b      	ldr	r3, [r7, #16]
 8019116:	6013      	str	r3, [r2, #0]
 8019118:	e023      	b.n	8019162 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801911a:	4b16      	ldr	r3, [pc, #88]	; (8019174 <sys_timeout_abs+0xd8>)
 801911c:	681b      	ldr	r3, [r3, #0]
 801911e:	617b      	str	r3, [r7, #20]
 8019120:	e01a      	b.n	8019158 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8019122:	697b      	ldr	r3, [r7, #20]
 8019124:	681b      	ldr	r3, [r3, #0]
 8019126:	2b00      	cmp	r3, #0
 8019128:	d00b      	beq.n	8019142 <sys_timeout_abs+0xa6>
 801912a:	693b      	ldr	r3, [r7, #16]
 801912c:	685a      	ldr	r2, [r3, #4]
 801912e:	697b      	ldr	r3, [r7, #20]
 8019130:	681b      	ldr	r3, [r3, #0]
 8019132:	685b      	ldr	r3, [r3, #4]
 8019134:	1ad3      	subs	r3, r2, r3
 8019136:	0fdb      	lsrs	r3, r3, #31
 8019138:	f003 0301 	and.w	r3, r3, #1
 801913c:	b2db      	uxtb	r3, r3
 801913e:	2b00      	cmp	r3, #0
 8019140:	d007      	beq.n	8019152 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8019142:	697b      	ldr	r3, [r7, #20]
 8019144:	681a      	ldr	r2, [r3, #0]
 8019146:	693b      	ldr	r3, [r7, #16]
 8019148:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801914a:	697b      	ldr	r3, [r7, #20]
 801914c:	693a      	ldr	r2, [r7, #16]
 801914e:	601a      	str	r2, [r3, #0]
        break;
 8019150:	e007      	b.n	8019162 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8019152:	697b      	ldr	r3, [r7, #20]
 8019154:	681b      	ldr	r3, [r3, #0]
 8019156:	617b      	str	r3, [r7, #20]
 8019158:	697b      	ldr	r3, [r7, #20]
 801915a:	2b00      	cmp	r3, #0
 801915c:	d1e1      	bne.n	8019122 <sys_timeout_abs+0x86>
 801915e:	e000      	b.n	8019162 <sys_timeout_abs+0xc6>
    return;
 8019160:	bf00      	nop
      }
    }
  }
}
 8019162:	3718      	adds	r7, #24
 8019164:	46bd      	mov	sp, r7
 8019166:	bd80      	pop	{r7, pc}
 8019168:	0801f904 	.word	0x0801f904
 801916c:	0801f958 	.word	0x0801f958
 8019170:	0801f998 	.word	0x0801f998
 8019174:	24004964 	.word	0x24004964

08019178 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8019178:	b580      	push	{r7, lr}
 801917a:	b086      	sub	sp, #24
 801917c:	af00      	add	r7, sp, #0
 801917e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8019180:	687b      	ldr	r3, [r7, #4]
 8019182:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8019184:	697b      	ldr	r3, [r7, #20]
 8019186:	685b      	ldr	r3, [r3, #4]
 8019188:	4798      	blx	r3

  now = sys_now();
 801918a:	f7f1 fa97 	bl	800a6bc <sys_now>
 801918e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8019190:	697b      	ldr	r3, [r7, #20]
 8019192:	681a      	ldr	r2, [r3, #0]
 8019194:	4b0f      	ldr	r3, [pc, #60]	; (80191d4 <lwip_cyclic_timer+0x5c>)
 8019196:	681b      	ldr	r3, [r3, #0]
 8019198:	4413      	add	r3, r2
 801919a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801919c:	68fa      	ldr	r2, [r7, #12]
 801919e:	693b      	ldr	r3, [r7, #16]
 80191a0:	1ad3      	subs	r3, r2, r3
 80191a2:	0fdb      	lsrs	r3, r3, #31
 80191a4:	f003 0301 	and.w	r3, r3, #1
 80191a8:	b2db      	uxtb	r3, r3
 80191aa:	2b00      	cmp	r3, #0
 80191ac:	d009      	beq.n	80191c2 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 80191ae:	697b      	ldr	r3, [r7, #20]
 80191b0:	681a      	ldr	r2, [r3, #0]
 80191b2:	693b      	ldr	r3, [r7, #16]
 80191b4:	4413      	add	r3, r2
 80191b6:	687a      	ldr	r2, [r7, #4]
 80191b8:	4907      	ldr	r1, [pc, #28]	; (80191d8 <lwip_cyclic_timer+0x60>)
 80191ba:	4618      	mov	r0, r3
 80191bc:	f7ff ff6e 	bl	801909c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80191c0:	e004      	b.n	80191cc <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80191c2:	687a      	ldr	r2, [r7, #4]
 80191c4:	4904      	ldr	r1, [pc, #16]	; (80191d8 <lwip_cyclic_timer+0x60>)
 80191c6:	68f8      	ldr	r0, [r7, #12]
 80191c8:	f7ff ff68 	bl	801909c <sys_timeout_abs>
}
 80191cc:	bf00      	nop
 80191ce:	3718      	adds	r7, #24
 80191d0:	46bd      	mov	sp, r7
 80191d2:	bd80      	pop	{r7, pc}
 80191d4:	24004968 	.word	0x24004968
 80191d8:	08019179 	.word	0x08019179

080191dc <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80191dc:	b580      	push	{r7, lr}
 80191de:	b082      	sub	sp, #8
 80191e0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80191e2:	2301      	movs	r3, #1
 80191e4:	607b      	str	r3, [r7, #4]
 80191e6:	e00e      	b.n	8019206 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80191e8:	4a0a      	ldr	r2, [pc, #40]	; (8019214 <sys_timeouts_init+0x38>)
 80191ea:	687b      	ldr	r3, [r7, #4]
 80191ec:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80191f0:	687b      	ldr	r3, [r7, #4]
 80191f2:	00db      	lsls	r3, r3, #3
 80191f4:	4a07      	ldr	r2, [pc, #28]	; (8019214 <sys_timeouts_init+0x38>)
 80191f6:	4413      	add	r3, r2
 80191f8:	461a      	mov	r2, r3
 80191fa:	4907      	ldr	r1, [pc, #28]	; (8019218 <sys_timeouts_init+0x3c>)
 80191fc:	f000 f80e 	bl	801921c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8019200:	687b      	ldr	r3, [r7, #4]
 8019202:	3301      	adds	r3, #1
 8019204:	607b      	str	r3, [r7, #4]
 8019206:	687b      	ldr	r3, [r7, #4]
 8019208:	2b04      	cmp	r3, #4
 801920a:	d9ed      	bls.n	80191e8 <sys_timeouts_init+0xc>
  }
}
 801920c:	bf00      	nop
 801920e:	3708      	adds	r7, #8
 8019210:	46bd      	mov	sp, r7
 8019212:	bd80      	pop	{r7, pc}
 8019214:	0801ff64 	.word	0x0801ff64
 8019218:	08019179 	.word	0x08019179

0801921c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801921c:	b580      	push	{r7, lr}
 801921e:	b086      	sub	sp, #24
 8019220:	af00      	add	r7, sp, #0
 8019222:	60f8      	str	r0, [r7, #12]
 8019224:	60b9      	str	r1, [r7, #8]
 8019226:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8019228:	68fb      	ldr	r3, [r7, #12]
 801922a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801922e:	d306      	bcc.n	801923e <sys_timeout+0x22>
 8019230:	4b0a      	ldr	r3, [pc, #40]	; (801925c <sys_timeout+0x40>)
 8019232:	f240 1229 	movw	r2, #297	; 0x129
 8019236:	490a      	ldr	r1, [pc, #40]	; (8019260 <sys_timeout+0x44>)
 8019238:	480a      	ldr	r0, [pc, #40]	; (8019264 <sys_timeout+0x48>)
 801923a:	f001 fc95 	bl	801ab68 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801923e:	f7f1 fa3d 	bl	800a6bc <sys_now>
 8019242:	4602      	mov	r2, r0
 8019244:	68fb      	ldr	r3, [r7, #12]
 8019246:	4413      	add	r3, r2
 8019248:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801924a:	687a      	ldr	r2, [r7, #4]
 801924c:	68b9      	ldr	r1, [r7, #8]
 801924e:	6978      	ldr	r0, [r7, #20]
 8019250:	f7ff ff24 	bl	801909c <sys_timeout_abs>
#endif
}
 8019254:	bf00      	nop
 8019256:	3718      	adds	r7, #24
 8019258:	46bd      	mov	sp, r7
 801925a:	bd80      	pop	{r7, pc}
 801925c:	0801f904 	.word	0x0801f904
 8019260:	0801f9c0 	.word	0x0801f9c0
 8019264:	0801f998 	.word	0x0801f998

08019268 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8019268:	b580      	push	{r7, lr}
 801926a:	b084      	sub	sp, #16
 801926c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801926e:	f7f1 fa25 	bl	800a6bc <sys_now>
 8019272:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8019274:	4b17      	ldr	r3, [pc, #92]	; (80192d4 <sys_check_timeouts+0x6c>)
 8019276:	681b      	ldr	r3, [r3, #0]
 8019278:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801927a:	68bb      	ldr	r3, [r7, #8]
 801927c:	2b00      	cmp	r3, #0
 801927e:	d022      	beq.n	80192c6 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8019280:	68bb      	ldr	r3, [r7, #8]
 8019282:	685b      	ldr	r3, [r3, #4]
 8019284:	68fa      	ldr	r2, [r7, #12]
 8019286:	1ad3      	subs	r3, r2, r3
 8019288:	0fdb      	lsrs	r3, r3, #31
 801928a:	f003 0301 	and.w	r3, r3, #1
 801928e:	b2db      	uxtb	r3, r3
 8019290:	2b00      	cmp	r3, #0
 8019292:	d11a      	bne.n	80192ca <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8019294:	68bb      	ldr	r3, [r7, #8]
 8019296:	681b      	ldr	r3, [r3, #0]
 8019298:	4a0e      	ldr	r2, [pc, #56]	; (80192d4 <sys_check_timeouts+0x6c>)
 801929a:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801929c:	68bb      	ldr	r3, [r7, #8]
 801929e:	689b      	ldr	r3, [r3, #8]
 80192a0:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 80192a2:	68bb      	ldr	r3, [r7, #8]
 80192a4:	68db      	ldr	r3, [r3, #12]
 80192a6:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 80192a8:	68bb      	ldr	r3, [r7, #8]
 80192aa:	685b      	ldr	r3, [r3, #4]
 80192ac:	4a0a      	ldr	r2, [pc, #40]	; (80192d8 <sys_check_timeouts+0x70>)
 80192ae:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80192b0:	68b9      	ldr	r1, [r7, #8]
 80192b2:	200a      	movs	r0, #10
 80192b4:	f7f9 f96c 	bl	8012590 <memp_free>
    if (handler != NULL) {
 80192b8:	687b      	ldr	r3, [r7, #4]
 80192ba:	2b00      	cmp	r3, #0
 80192bc:	d0da      	beq.n	8019274 <sys_check_timeouts+0xc>
      handler(arg);
 80192be:	687b      	ldr	r3, [r7, #4]
 80192c0:	6838      	ldr	r0, [r7, #0]
 80192c2:	4798      	blx	r3
  do {
 80192c4:	e7d6      	b.n	8019274 <sys_check_timeouts+0xc>
      return;
 80192c6:	bf00      	nop
 80192c8:	e000      	b.n	80192cc <sys_check_timeouts+0x64>
      return;
 80192ca:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80192cc:	3710      	adds	r7, #16
 80192ce:	46bd      	mov	sp, r7
 80192d0:	bd80      	pop	{r7, pc}
 80192d2:	bf00      	nop
 80192d4:	24004964 	.word	0x24004964
 80192d8:	24004968 	.word	0x24004968

080192dc <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80192dc:	b580      	push	{r7, lr}
 80192de:	b082      	sub	sp, #8
 80192e0:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80192e2:	4b16      	ldr	r3, [pc, #88]	; (801933c <sys_timeouts_sleeptime+0x60>)
 80192e4:	681b      	ldr	r3, [r3, #0]
 80192e6:	2b00      	cmp	r3, #0
 80192e8:	d102      	bne.n	80192f0 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 80192ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80192ee:	e020      	b.n	8019332 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 80192f0:	f7f1 f9e4 	bl	800a6bc <sys_now>
 80192f4:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80192f6:	4b11      	ldr	r3, [pc, #68]	; (801933c <sys_timeouts_sleeptime+0x60>)
 80192f8:	681b      	ldr	r3, [r3, #0]
 80192fa:	685a      	ldr	r2, [r3, #4]
 80192fc:	687b      	ldr	r3, [r7, #4]
 80192fe:	1ad3      	subs	r3, r2, r3
 8019300:	0fdb      	lsrs	r3, r3, #31
 8019302:	f003 0301 	and.w	r3, r3, #1
 8019306:	b2db      	uxtb	r3, r3
 8019308:	2b00      	cmp	r3, #0
 801930a:	d001      	beq.n	8019310 <sys_timeouts_sleeptime+0x34>
    return 0;
 801930c:	2300      	movs	r3, #0
 801930e:	e010      	b.n	8019332 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8019310:	4b0a      	ldr	r3, [pc, #40]	; (801933c <sys_timeouts_sleeptime+0x60>)
 8019312:	681b      	ldr	r3, [r3, #0]
 8019314:	685a      	ldr	r2, [r3, #4]
 8019316:	687b      	ldr	r3, [r7, #4]
 8019318:	1ad3      	subs	r3, r2, r3
 801931a:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801931c:	683b      	ldr	r3, [r7, #0]
 801931e:	2b00      	cmp	r3, #0
 8019320:	da06      	bge.n	8019330 <sys_timeouts_sleeptime+0x54>
 8019322:	4b07      	ldr	r3, [pc, #28]	; (8019340 <sys_timeouts_sleeptime+0x64>)
 8019324:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8019328:	4906      	ldr	r1, [pc, #24]	; (8019344 <sys_timeouts_sleeptime+0x68>)
 801932a:	4807      	ldr	r0, [pc, #28]	; (8019348 <sys_timeouts_sleeptime+0x6c>)
 801932c:	f001 fc1c 	bl	801ab68 <iprintf>
    return ret;
 8019330:	683b      	ldr	r3, [r7, #0]
  }
}
 8019332:	4618      	mov	r0, r3
 8019334:	3708      	adds	r7, #8
 8019336:	46bd      	mov	sp, r7
 8019338:	bd80      	pop	{r7, pc}
 801933a:	bf00      	nop
 801933c:	24004964 	.word	0x24004964
 8019340:	0801f904 	.word	0x0801f904
 8019344:	0801f9f8 	.word	0x0801f9f8
 8019348:	0801f998 	.word	0x0801f998

0801934c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801934c:	b580      	push	{r7, lr}
 801934e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8019350:	f001 fc22 	bl	801ab98 <rand>
 8019354:	4603      	mov	r3, r0
 8019356:	b29b      	uxth	r3, r3
 8019358:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801935c:	b29b      	uxth	r3, r3
 801935e:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8019362:	b29a      	uxth	r2, r3
 8019364:	4b01      	ldr	r3, [pc, #4]	; (801936c <udp_init+0x20>)
 8019366:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8019368:	bf00      	nop
 801936a:	bd80      	pop	{r7, pc}
 801936c:	24000034 	.word	0x24000034

08019370 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8019370:	b480      	push	{r7}
 8019372:	b083      	sub	sp, #12
 8019374:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8019376:	2300      	movs	r3, #0
 8019378:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801937a:	4b17      	ldr	r3, [pc, #92]	; (80193d8 <udp_new_port+0x68>)
 801937c:	881b      	ldrh	r3, [r3, #0]
 801937e:	1c5a      	adds	r2, r3, #1
 8019380:	b291      	uxth	r1, r2
 8019382:	4a15      	ldr	r2, [pc, #84]	; (80193d8 <udp_new_port+0x68>)
 8019384:	8011      	strh	r1, [r2, #0]
 8019386:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801938a:	4293      	cmp	r3, r2
 801938c:	d103      	bne.n	8019396 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801938e:	4b12      	ldr	r3, [pc, #72]	; (80193d8 <udp_new_port+0x68>)
 8019390:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8019394:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019396:	4b11      	ldr	r3, [pc, #68]	; (80193dc <udp_new_port+0x6c>)
 8019398:	681b      	ldr	r3, [r3, #0]
 801939a:	603b      	str	r3, [r7, #0]
 801939c:	e011      	b.n	80193c2 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801939e:	683b      	ldr	r3, [r7, #0]
 80193a0:	8a5a      	ldrh	r2, [r3, #18]
 80193a2:	4b0d      	ldr	r3, [pc, #52]	; (80193d8 <udp_new_port+0x68>)
 80193a4:	881b      	ldrh	r3, [r3, #0]
 80193a6:	429a      	cmp	r2, r3
 80193a8:	d108      	bne.n	80193bc <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80193aa:	88fb      	ldrh	r3, [r7, #6]
 80193ac:	3301      	adds	r3, #1
 80193ae:	80fb      	strh	r3, [r7, #6]
 80193b0:	88fb      	ldrh	r3, [r7, #6]
 80193b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80193b6:	d3e0      	bcc.n	801937a <udp_new_port+0xa>
        return 0;
 80193b8:	2300      	movs	r3, #0
 80193ba:	e007      	b.n	80193cc <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80193bc:	683b      	ldr	r3, [r7, #0]
 80193be:	68db      	ldr	r3, [r3, #12]
 80193c0:	603b      	str	r3, [r7, #0]
 80193c2:	683b      	ldr	r3, [r7, #0]
 80193c4:	2b00      	cmp	r3, #0
 80193c6:	d1ea      	bne.n	801939e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 80193c8:	4b03      	ldr	r3, [pc, #12]	; (80193d8 <udp_new_port+0x68>)
 80193ca:	881b      	ldrh	r3, [r3, #0]
}
 80193cc:	4618      	mov	r0, r3
 80193ce:	370c      	adds	r7, #12
 80193d0:	46bd      	mov	sp, r7
 80193d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80193d6:	4770      	bx	lr
 80193d8:	24000034 	.word	0x24000034
 80193dc:	24008a64 	.word	0x24008a64

080193e0 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80193e0:	b580      	push	{r7, lr}
 80193e2:	b084      	sub	sp, #16
 80193e4:	af00      	add	r7, sp, #0
 80193e6:	60f8      	str	r0, [r7, #12]
 80193e8:	60b9      	str	r1, [r7, #8]
 80193ea:	4613      	mov	r3, r2
 80193ec:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80193ee:	68fb      	ldr	r3, [r7, #12]
 80193f0:	2b00      	cmp	r3, #0
 80193f2:	d105      	bne.n	8019400 <udp_input_local_match+0x20>
 80193f4:	4b27      	ldr	r3, [pc, #156]	; (8019494 <udp_input_local_match+0xb4>)
 80193f6:	2287      	movs	r2, #135	; 0x87
 80193f8:	4927      	ldr	r1, [pc, #156]	; (8019498 <udp_input_local_match+0xb8>)
 80193fa:	4828      	ldr	r0, [pc, #160]	; (801949c <udp_input_local_match+0xbc>)
 80193fc:	f001 fbb4 	bl	801ab68 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8019400:	68bb      	ldr	r3, [r7, #8]
 8019402:	2b00      	cmp	r3, #0
 8019404:	d105      	bne.n	8019412 <udp_input_local_match+0x32>
 8019406:	4b23      	ldr	r3, [pc, #140]	; (8019494 <udp_input_local_match+0xb4>)
 8019408:	2288      	movs	r2, #136	; 0x88
 801940a:	4925      	ldr	r1, [pc, #148]	; (80194a0 <udp_input_local_match+0xc0>)
 801940c:	4823      	ldr	r0, [pc, #140]	; (801949c <udp_input_local_match+0xbc>)
 801940e:	f001 fbab 	bl	801ab68 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019412:	68fb      	ldr	r3, [r7, #12]
 8019414:	7a1b      	ldrb	r3, [r3, #8]
 8019416:	2b00      	cmp	r3, #0
 8019418:	d00b      	beq.n	8019432 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801941a:	68fb      	ldr	r3, [r7, #12]
 801941c:	7a1a      	ldrb	r2, [r3, #8]
 801941e:	4b21      	ldr	r3, [pc, #132]	; (80194a4 <udp_input_local_match+0xc4>)
 8019420:	685b      	ldr	r3, [r3, #4]
 8019422:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8019426:	3301      	adds	r3, #1
 8019428:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801942a:	429a      	cmp	r2, r3
 801942c:	d001      	beq.n	8019432 <udp_input_local_match+0x52>
    return 0;
 801942e:	2300      	movs	r3, #0
 8019430:	e02b      	b.n	801948a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8019432:	79fb      	ldrb	r3, [r7, #7]
 8019434:	2b00      	cmp	r3, #0
 8019436:	d018      	beq.n	801946a <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019438:	68fb      	ldr	r3, [r7, #12]
 801943a:	2b00      	cmp	r3, #0
 801943c:	d013      	beq.n	8019466 <udp_input_local_match+0x86>
 801943e:	68fb      	ldr	r3, [r7, #12]
 8019440:	681b      	ldr	r3, [r3, #0]
 8019442:	2b00      	cmp	r3, #0
 8019444:	d00f      	beq.n	8019466 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8019446:	4b17      	ldr	r3, [pc, #92]	; (80194a4 <udp_input_local_match+0xc4>)
 8019448:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801944a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801944e:	d00a      	beq.n	8019466 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8019450:	68fb      	ldr	r3, [r7, #12]
 8019452:	681a      	ldr	r2, [r3, #0]
 8019454:	4b13      	ldr	r3, [pc, #76]	; (80194a4 <udp_input_local_match+0xc4>)
 8019456:	695b      	ldr	r3, [r3, #20]
 8019458:	405a      	eors	r2, r3
 801945a:	68bb      	ldr	r3, [r7, #8]
 801945c:	3308      	adds	r3, #8
 801945e:	681b      	ldr	r3, [r3, #0]
 8019460:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8019462:	2b00      	cmp	r3, #0
 8019464:	d110      	bne.n	8019488 <udp_input_local_match+0xa8>
          return 1;
 8019466:	2301      	movs	r3, #1
 8019468:	e00f      	b.n	801948a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801946a:	68fb      	ldr	r3, [r7, #12]
 801946c:	2b00      	cmp	r3, #0
 801946e:	d009      	beq.n	8019484 <udp_input_local_match+0xa4>
 8019470:	68fb      	ldr	r3, [r7, #12]
 8019472:	681b      	ldr	r3, [r3, #0]
 8019474:	2b00      	cmp	r3, #0
 8019476:	d005      	beq.n	8019484 <udp_input_local_match+0xa4>
 8019478:	68fb      	ldr	r3, [r7, #12]
 801947a:	681a      	ldr	r2, [r3, #0]
 801947c:	4b09      	ldr	r3, [pc, #36]	; (80194a4 <udp_input_local_match+0xc4>)
 801947e:	695b      	ldr	r3, [r3, #20]
 8019480:	429a      	cmp	r2, r3
 8019482:	d101      	bne.n	8019488 <udp_input_local_match+0xa8>
        return 1;
 8019484:	2301      	movs	r3, #1
 8019486:	e000      	b.n	801948a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8019488:	2300      	movs	r3, #0
}
 801948a:	4618      	mov	r0, r3
 801948c:	3710      	adds	r7, #16
 801948e:	46bd      	mov	sp, r7
 8019490:	bd80      	pop	{r7, pc}
 8019492:	bf00      	nop
 8019494:	0801fa0c 	.word	0x0801fa0c
 8019498:	0801fa58 	.word	0x0801fa58
 801949c:	0801fa7c 	.word	0x0801fa7c
 80194a0:	0801faa4 	.word	0x0801faa4
 80194a4:	24005960 	.word	0x24005960

080194a8 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80194a8:	b590      	push	{r4, r7, lr}
 80194aa:	b08d      	sub	sp, #52	; 0x34
 80194ac:	af02      	add	r7, sp, #8
 80194ae:	6078      	str	r0, [r7, #4]
 80194b0:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80194b2:	2300      	movs	r3, #0
 80194b4:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80194b6:	687b      	ldr	r3, [r7, #4]
 80194b8:	2b00      	cmp	r3, #0
 80194ba:	d105      	bne.n	80194c8 <udp_input+0x20>
 80194bc:	4b7c      	ldr	r3, [pc, #496]	; (80196b0 <udp_input+0x208>)
 80194be:	22cf      	movs	r2, #207	; 0xcf
 80194c0:	497c      	ldr	r1, [pc, #496]	; (80196b4 <udp_input+0x20c>)
 80194c2:	487d      	ldr	r0, [pc, #500]	; (80196b8 <udp_input+0x210>)
 80194c4:	f001 fb50 	bl	801ab68 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80194c8:	683b      	ldr	r3, [r7, #0]
 80194ca:	2b00      	cmp	r3, #0
 80194cc:	d105      	bne.n	80194da <udp_input+0x32>
 80194ce:	4b78      	ldr	r3, [pc, #480]	; (80196b0 <udp_input+0x208>)
 80194d0:	22d0      	movs	r2, #208	; 0xd0
 80194d2:	497a      	ldr	r1, [pc, #488]	; (80196bc <udp_input+0x214>)
 80194d4:	4878      	ldr	r0, [pc, #480]	; (80196b8 <udp_input+0x210>)
 80194d6:	f001 fb47 	bl	801ab68 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80194da:	687b      	ldr	r3, [r7, #4]
 80194dc:	895b      	ldrh	r3, [r3, #10]
 80194de:	2b07      	cmp	r3, #7
 80194e0:	d803      	bhi.n	80194ea <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80194e2:	6878      	ldr	r0, [r7, #4]
 80194e4:	f7f9 ff00 	bl	80132e8 <pbuf_free>
    goto end;
 80194e8:	e0de      	b.n	80196a8 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80194ea:	687b      	ldr	r3, [r7, #4]
 80194ec:	685b      	ldr	r3, [r3, #4]
 80194ee:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80194f0:	4b73      	ldr	r3, [pc, #460]	; (80196c0 <udp_input+0x218>)
 80194f2:	695a      	ldr	r2, [r3, #20]
 80194f4:	4b72      	ldr	r3, [pc, #456]	; (80196c0 <udp_input+0x218>)
 80194f6:	681b      	ldr	r3, [r3, #0]
 80194f8:	4619      	mov	r1, r3
 80194fa:	4610      	mov	r0, r2
 80194fc:	f7f7 fcbe 	bl	8010e7c <ip4_addr_isbroadcast_u32>
 8019500:	4603      	mov	r3, r0
 8019502:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8019504:	697b      	ldr	r3, [r7, #20]
 8019506:	881b      	ldrh	r3, [r3, #0]
 8019508:	b29b      	uxth	r3, r3
 801950a:	4618      	mov	r0, r3
 801950c:	f7f4 f884 	bl	800d618 <lwip_htons>
 8019510:	4603      	mov	r3, r0
 8019512:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8019514:	697b      	ldr	r3, [r7, #20]
 8019516:	885b      	ldrh	r3, [r3, #2]
 8019518:	b29b      	uxth	r3, r3
 801951a:	4618      	mov	r0, r3
 801951c:	f7f4 f87c 	bl	800d618 <lwip_htons>
 8019520:	4603      	mov	r3, r0
 8019522:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8019524:	2300      	movs	r3, #0
 8019526:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8019528:	2300      	movs	r3, #0
 801952a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801952c:	2300      	movs	r3, #0
 801952e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019530:	4b64      	ldr	r3, [pc, #400]	; (80196c4 <udp_input+0x21c>)
 8019532:	681b      	ldr	r3, [r3, #0]
 8019534:	627b      	str	r3, [r7, #36]	; 0x24
 8019536:	e054      	b.n	80195e2 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8019538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801953a:	8a5b      	ldrh	r3, [r3, #18]
 801953c:	89fa      	ldrh	r2, [r7, #14]
 801953e:	429a      	cmp	r2, r3
 8019540:	d14a      	bne.n	80195d8 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8019542:	7cfb      	ldrb	r3, [r7, #19]
 8019544:	461a      	mov	r2, r3
 8019546:	6839      	ldr	r1, [r7, #0]
 8019548:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801954a:	f7ff ff49 	bl	80193e0 <udp_input_local_match>
 801954e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8019550:	2b00      	cmp	r3, #0
 8019552:	d041      	beq.n	80195d8 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8019554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019556:	7c1b      	ldrb	r3, [r3, #16]
 8019558:	f003 0304 	and.w	r3, r3, #4
 801955c:	2b00      	cmp	r3, #0
 801955e:	d11d      	bne.n	801959c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8019560:	69fb      	ldr	r3, [r7, #28]
 8019562:	2b00      	cmp	r3, #0
 8019564:	d102      	bne.n	801956c <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8019566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019568:	61fb      	str	r3, [r7, #28]
 801956a:	e017      	b.n	801959c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801956c:	7cfb      	ldrb	r3, [r7, #19]
 801956e:	2b00      	cmp	r3, #0
 8019570:	d014      	beq.n	801959c <udp_input+0xf4>
 8019572:	4b53      	ldr	r3, [pc, #332]	; (80196c0 <udp_input+0x218>)
 8019574:	695b      	ldr	r3, [r3, #20]
 8019576:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801957a:	d10f      	bne.n	801959c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801957c:	69fb      	ldr	r3, [r7, #28]
 801957e:	681a      	ldr	r2, [r3, #0]
 8019580:	683b      	ldr	r3, [r7, #0]
 8019582:	3304      	adds	r3, #4
 8019584:	681b      	ldr	r3, [r3, #0]
 8019586:	429a      	cmp	r2, r3
 8019588:	d008      	beq.n	801959c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801958a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801958c:	681a      	ldr	r2, [r3, #0]
 801958e:	683b      	ldr	r3, [r7, #0]
 8019590:	3304      	adds	r3, #4
 8019592:	681b      	ldr	r3, [r3, #0]
 8019594:	429a      	cmp	r2, r3
 8019596:	d101      	bne.n	801959c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8019598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801959a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801959c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801959e:	8a9b      	ldrh	r3, [r3, #20]
 80195a0:	8a3a      	ldrh	r2, [r7, #16]
 80195a2:	429a      	cmp	r2, r3
 80195a4:	d118      	bne.n	80195d8 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80195a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195a8:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80195aa:	2b00      	cmp	r3, #0
 80195ac:	d005      	beq.n	80195ba <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80195ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195b0:	685a      	ldr	r2, [r3, #4]
 80195b2:	4b43      	ldr	r3, [pc, #268]	; (80196c0 <udp_input+0x218>)
 80195b4:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80195b6:	429a      	cmp	r2, r3
 80195b8:	d10e      	bne.n	80195d8 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80195ba:	6a3b      	ldr	r3, [r7, #32]
 80195bc:	2b00      	cmp	r3, #0
 80195be:	d014      	beq.n	80195ea <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80195c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195c2:	68da      	ldr	r2, [r3, #12]
 80195c4:	6a3b      	ldr	r3, [r7, #32]
 80195c6:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80195c8:	4b3e      	ldr	r3, [pc, #248]	; (80196c4 <udp_input+0x21c>)
 80195ca:	681a      	ldr	r2, [r3, #0]
 80195cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195ce:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80195d0:	4a3c      	ldr	r2, [pc, #240]	; (80196c4 <udp_input+0x21c>)
 80195d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195d4:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80195d6:	e008      	b.n	80195ea <udp_input+0x142>
      }
    }

    prev = pcb;
 80195d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195da:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80195dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195de:	68db      	ldr	r3, [r3, #12]
 80195e0:	627b      	str	r3, [r7, #36]	; 0x24
 80195e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195e4:	2b00      	cmp	r3, #0
 80195e6:	d1a7      	bne.n	8019538 <udp_input+0x90>
 80195e8:	e000      	b.n	80195ec <udp_input+0x144>
        break;
 80195ea:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80195ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195ee:	2b00      	cmp	r3, #0
 80195f0:	d101      	bne.n	80195f6 <udp_input+0x14e>
    pcb = uncon_pcb;
 80195f2:	69fb      	ldr	r3, [r7, #28]
 80195f4:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80195f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195f8:	2b00      	cmp	r3, #0
 80195fa:	d002      	beq.n	8019602 <udp_input+0x15a>
    for_us = 1;
 80195fc:	2301      	movs	r3, #1
 80195fe:	76fb      	strb	r3, [r7, #27]
 8019600:	e00a      	b.n	8019618 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8019602:	683b      	ldr	r3, [r7, #0]
 8019604:	3304      	adds	r3, #4
 8019606:	681a      	ldr	r2, [r3, #0]
 8019608:	4b2d      	ldr	r3, [pc, #180]	; (80196c0 <udp_input+0x218>)
 801960a:	695b      	ldr	r3, [r3, #20]
 801960c:	429a      	cmp	r2, r3
 801960e:	bf0c      	ite	eq
 8019610:	2301      	moveq	r3, #1
 8019612:	2300      	movne	r3, #0
 8019614:	b2db      	uxtb	r3, r3
 8019616:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8019618:	7efb      	ldrb	r3, [r7, #27]
 801961a:	2b00      	cmp	r3, #0
 801961c:	d041      	beq.n	80196a2 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801961e:	2108      	movs	r1, #8
 8019620:	6878      	ldr	r0, [r7, #4]
 8019622:	f7f9 fddb 	bl	80131dc <pbuf_remove_header>
 8019626:	4603      	mov	r3, r0
 8019628:	2b00      	cmp	r3, #0
 801962a:	d00a      	beq.n	8019642 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801962c:	4b20      	ldr	r3, [pc, #128]	; (80196b0 <udp_input+0x208>)
 801962e:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8019632:	4925      	ldr	r1, [pc, #148]	; (80196c8 <udp_input+0x220>)
 8019634:	4820      	ldr	r0, [pc, #128]	; (80196b8 <udp_input+0x210>)
 8019636:	f001 fa97 	bl	801ab68 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801963a:	6878      	ldr	r0, [r7, #4]
 801963c:	f7f9 fe54 	bl	80132e8 <pbuf_free>
      goto end;
 8019640:	e032      	b.n	80196a8 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8019642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019644:	2b00      	cmp	r3, #0
 8019646:	d012      	beq.n	801966e <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8019648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801964a:	699b      	ldr	r3, [r3, #24]
 801964c:	2b00      	cmp	r3, #0
 801964e:	d00a      	beq.n	8019666 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8019650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019652:	699c      	ldr	r4, [r3, #24]
 8019654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019656:	69d8      	ldr	r0, [r3, #28]
 8019658:	8a3b      	ldrh	r3, [r7, #16]
 801965a:	9300      	str	r3, [sp, #0]
 801965c:	4b1b      	ldr	r3, [pc, #108]	; (80196cc <udp_input+0x224>)
 801965e:	687a      	ldr	r2, [r7, #4]
 8019660:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8019662:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8019664:	e021      	b.n	80196aa <udp_input+0x202>
        pbuf_free(p);
 8019666:	6878      	ldr	r0, [r7, #4]
 8019668:	f7f9 fe3e 	bl	80132e8 <pbuf_free>
        goto end;
 801966c:	e01c      	b.n	80196a8 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801966e:	7cfb      	ldrb	r3, [r7, #19]
 8019670:	2b00      	cmp	r3, #0
 8019672:	d112      	bne.n	801969a <udp_input+0x1f2>
 8019674:	4b12      	ldr	r3, [pc, #72]	; (80196c0 <udp_input+0x218>)
 8019676:	695b      	ldr	r3, [r3, #20]
 8019678:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801967c:	2be0      	cmp	r3, #224	; 0xe0
 801967e:	d00c      	beq.n	801969a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8019680:	4b0f      	ldr	r3, [pc, #60]	; (80196c0 <udp_input+0x218>)
 8019682:	899b      	ldrh	r3, [r3, #12]
 8019684:	3308      	adds	r3, #8
 8019686:	b29b      	uxth	r3, r3
 8019688:	b21b      	sxth	r3, r3
 801968a:	4619      	mov	r1, r3
 801968c:	6878      	ldr	r0, [r7, #4]
 801968e:	f7f9 fe18 	bl	80132c2 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8019692:	2103      	movs	r1, #3
 8019694:	6878      	ldr	r0, [r7, #4]
 8019696:	f7f6 ffd7 	bl	8010648 <icmp_dest_unreach>
      pbuf_free(p);
 801969a:	6878      	ldr	r0, [r7, #4]
 801969c:	f7f9 fe24 	bl	80132e8 <pbuf_free>
  return;
 80196a0:	e003      	b.n	80196aa <udp_input+0x202>
    pbuf_free(p);
 80196a2:	6878      	ldr	r0, [r7, #4]
 80196a4:	f7f9 fe20 	bl	80132e8 <pbuf_free>
  return;
 80196a8:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80196aa:	372c      	adds	r7, #44	; 0x2c
 80196ac:	46bd      	mov	sp, r7
 80196ae:	bd90      	pop	{r4, r7, pc}
 80196b0:	0801fa0c 	.word	0x0801fa0c
 80196b4:	0801facc 	.word	0x0801facc
 80196b8:	0801fa7c 	.word	0x0801fa7c
 80196bc:	0801fae4 	.word	0x0801fae4
 80196c0:	24005960 	.word	0x24005960
 80196c4:	24008a64 	.word	0x24008a64
 80196c8:	0801fb00 	.word	0x0801fb00
 80196cc:	24005970 	.word	0x24005970

080196d0 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 80196d0:	b580      	push	{r7, lr}
 80196d2:	b088      	sub	sp, #32
 80196d4:	af02      	add	r7, sp, #8
 80196d6:	60f8      	str	r0, [r7, #12]
 80196d8:	60b9      	str	r1, [r7, #8]
 80196da:	607a      	str	r2, [r7, #4]
 80196dc:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 80196de:	68fb      	ldr	r3, [r7, #12]
 80196e0:	2b00      	cmp	r3, #0
 80196e2:	d109      	bne.n	80196f8 <udp_sendto_if+0x28>
 80196e4:	4b2e      	ldr	r3, [pc, #184]	; (80197a0 <udp_sendto_if+0xd0>)
 80196e6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80196ea:	492e      	ldr	r1, [pc, #184]	; (80197a4 <udp_sendto_if+0xd4>)
 80196ec:	482e      	ldr	r0, [pc, #184]	; (80197a8 <udp_sendto_if+0xd8>)
 80196ee:	f001 fa3b 	bl	801ab68 <iprintf>
 80196f2:	f06f 030f 	mvn.w	r3, #15
 80196f6:	e04f      	b.n	8019798 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80196f8:	68bb      	ldr	r3, [r7, #8]
 80196fa:	2b00      	cmp	r3, #0
 80196fc:	d109      	bne.n	8019712 <udp_sendto_if+0x42>
 80196fe:	4b28      	ldr	r3, [pc, #160]	; (80197a0 <udp_sendto_if+0xd0>)
 8019700:	f240 2281 	movw	r2, #641	; 0x281
 8019704:	4929      	ldr	r1, [pc, #164]	; (80197ac <udp_sendto_if+0xdc>)
 8019706:	4828      	ldr	r0, [pc, #160]	; (80197a8 <udp_sendto_if+0xd8>)
 8019708:	f001 fa2e 	bl	801ab68 <iprintf>
 801970c:	f06f 030f 	mvn.w	r3, #15
 8019710:	e042      	b.n	8019798 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8019712:	687b      	ldr	r3, [r7, #4]
 8019714:	2b00      	cmp	r3, #0
 8019716:	d109      	bne.n	801972c <udp_sendto_if+0x5c>
 8019718:	4b21      	ldr	r3, [pc, #132]	; (80197a0 <udp_sendto_if+0xd0>)
 801971a:	f240 2282 	movw	r2, #642	; 0x282
 801971e:	4924      	ldr	r1, [pc, #144]	; (80197b0 <udp_sendto_if+0xe0>)
 8019720:	4821      	ldr	r0, [pc, #132]	; (80197a8 <udp_sendto_if+0xd8>)
 8019722:	f001 fa21 	bl	801ab68 <iprintf>
 8019726:	f06f 030f 	mvn.w	r3, #15
 801972a:	e035      	b.n	8019798 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801972c:	6a3b      	ldr	r3, [r7, #32]
 801972e:	2b00      	cmp	r3, #0
 8019730:	d109      	bne.n	8019746 <udp_sendto_if+0x76>
 8019732:	4b1b      	ldr	r3, [pc, #108]	; (80197a0 <udp_sendto_if+0xd0>)
 8019734:	f240 2283 	movw	r2, #643	; 0x283
 8019738:	491e      	ldr	r1, [pc, #120]	; (80197b4 <udp_sendto_if+0xe4>)
 801973a:	481b      	ldr	r0, [pc, #108]	; (80197a8 <udp_sendto_if+0xd8>)
 801973c:	f001 fa14 	bl	801ab68 <iprintf>
 8019740:	f06f 030f 	mvn.w	r3, #15
 8019744:	e028      	b.n	8019798 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019746:	68fb      	ldr	r3, [r7, #12]
 8019748:	2b00      	cmp	r3, #0
 801974a:	d009      	beq.n	8019760 <udp_sendto_if+0x90>
 801974c:	68fb      	ldr	r3, [r7, #12]
 801974e:	681b      	ldr	r3, [r3, #0]
 8019750:	2b00      	cmp	r3, #0
 8019752:	d005      	beq.n	8019760 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8019754:	68fb      	ldr	r3, [r7, #12]
 8019756:	681b      	ldr	r3, [r3, #0]
 8019758:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801975c:	2be0      	cmp	r3, #224	; 0xe0
 801975e:	d103      	bne.n	8019768 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8019760:	6a3b      	ldr	r3, [r7, #32]
 8019762:	3304      	adds	r3, #4
 8019764:	617b      	str	r3, [r7, #20]
 8019766:	e00b      	b.n	8019780 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8019768:	68fb      	ldr	r3, [r7, #12]
 801976a:	681a      	ldr	r2, [r3, #0]
 801976c:	6a3b      	ldr	r3, [r7, #32]
 801976e:	3304      	adds	r3, #4
 8019770:	681b      	ldr	r3, [r3, #0]
 8019772:	429a      	cmp	r2, r3
 8019774:	d002      	beq.n	801977c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8019776:	f06f 0303 	mvn.w	r3, #3
 801977a:	e00d      	b.n	8019798 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801977c:	68fb      	ldr	r3, [r7, #12]
 801977e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8019780:	887a      	ldrh	r2, [r7, #2]
 8019782:	697b      	ldr	r3, [r7, #20]
 8019784:	9301      	str	r3, [sp, #4]
 8019786:	6a3b      	ldr	r3, [r7, #32]
 8019788:	9300      	str	r3, [sp, #0]
 801978a:	4613      	mov	r3, r2
 801978c:	687a      	ldr	r2, [r7, #4]
 801978e:	68b9      	ldr	r1, [r7, #8]
 8019790:	68f8      	ldr	r0, [r7, #12]
 8019792:	f000 f811 	bl	80197b8 <udp_sendto_if_src>
 8019796:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8019798:	4618      	mov	r0, r3
 801979a:	3718      	adds	r7, #24
 801979c:	46bd      	mov	sp, r7
 801979e:	bd80      	pop	{r7, pc}
 80197a0:	0801fa0c 	.word	0x0801fa0c
 80197a4:	0801fb9c 	.word	0x0801fb9c
 80197a8:	0801fa7c 	.word	0x0801fa7c
 80197ac:	0801fbb8 	.word	0x0801fbb8
 80197b0:	0801fbd4 	.word	0x0801fbd4
 80197b4:	0801fbf4 	.word	0x0801fbf4

080197b8 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 80197b8:	b580      	push	{r7, lr}
 80197ba:	b08c      	sub	sp, #48	; 0x30
 80197bc:	af04      	add	r7, sp, #16
 80197be:	60f8      	str	r0, [r7, #12]
 80197c0:	60b9      	str	r1, [r7, #8]
 80197c2:	607a      	str	r2, [r7, #4]
 80197c4:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80197c6:	68fb      	ldr	r3, [r7, #12]
 80197c8:	2b00      	cmp	r3, #0
 80197ca:	d109      	bne.n	80197e0 <udp_sendto_if_src+0x28>
 80197cc:	4b65      	ldr	r3, [pc, #404]	; (8019964 <udp_sendto_if_src+0x1ac>)
 80197ce:	f240 22d1 	movw	r2, #721	; 0x2d1
 80197d2:	4965      	ldr	r1, [pc, #404]	; (8019968 <udp_sendto_if_src+0x1b0>)
 80197d4:	4865      	ldr	r0, [pc, #404]	; (801996c <udp_sendto_if_src+0x1b4>)
 80197d6:	f001 f9c7 	bl	801ab68 <iprintf>
 80197da:	f06f 030f 	mvn.w	r3, #15
 80197de:	e0bc      	b.n	801995a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80197e0:	68bb      	ldr	r3, [r7, #8]
 80197e2:	2b00      	cmp	r3, #0
 80197e4:	d109      	bne.n	80197fa <udp_sendto_if_src+0x42>
 80197e6:	4b5f      	ldr	r3, [pc, #380]	; (8019964 <udp_sendto_if_src+0x1ac>)
 80197e8:	f240 22d2 	movw	r2, #722	; 0x2d2
 80197ec:	4960      	ldr	r1, [pc, #384]	; (8019970 <udp_sendto_if_src+0x1b8>)
 80197ee:	485f      	ldr	r0, [pc, #380]	; (801996c <udp_sendto_if_src+0x1b4>)
 80197f0:	f001 f9ba 	bl	801ab68 <iprintf>
 80197f4:	f06f 030f 	mvn.w	r3, #15
 80197f8:	e0af      	b.n	801995a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80197fa:	687b      	ldr	r3, [r7, #4]
 80197fc:	2b00      	cmp	r3, #0
 80197fe:	d109      	bne.n	8019814 <udp_sendto_if_src+0x5c>
 8019800:	4b58      	ldr	r3, [pc, #352]	; (8019964 <udp_sendto_if_src+0x1ac>)
 8019802:	f240 22d3 	movw	r2, #723	; 0x2d3
 8019806:	495b      	ldr	r1, [pc, #364]	; (8019974 <udp_sendto_if_src+0x1bc>)
 8019808:	4858      	ldr	r0, [pc, #352]	; (801996c <udp_sendto_if_src+0x1b4>)
 801980a:	f001 f9ad 	bl	801ab68 <iprintf>
 801980e:	f06f 030f 	mvn.w	r3, #15
 8019812:	e0a2      	b.n	801995a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8019814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019816:	2b00      	cmp	r3, #0
 8019818:	d109      	bne.n	801982e <udp_sendto_if_src+0x76>
 801981a:	4b52      	ldr	r3, [pc, #328]	; (8019964 <udp_sendto_if_src+0x1ac>)
 801981c:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8019820:	4955      	ldr	r1, [pc, #340]	; (8019978 <udp_sendto_if_src+0x1c0>)
 8019822:	4852      	ldr	r0, [pc, #328]	; (801996c <udp_sendto_if_src+0x1b4>)
 8019824:	f001 f9a0 	bl	801ab68 <iprintf>
 8019828:	f06f 030f 	mvn.w	r3, #15
 801982c:	e095      	b.n	801995a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801982e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019830:	2b00      	cmp	r3, #0
 8019832:	d109      	bne.n	8019848 <udp_sendto_if_src+0x90>
 8019834:	4b4b      	ldr	r3, [pc, #300]	; (8019964 <udp_sendto_if_src+0x1ac>)
 8019836:	f240 22d5 	movw	r2, #725	; 0x2d5
 801983a:	4950      	ldr	r1, [pc, #320]	; (801997c <udp_sendto_if_src+0x1c4>)
 801983c:	484b      	ldr	r0, [pc, #300]	; (801996c <udp_sendto_if_src+0x1b4>)
 801983e:	f001 f993 	bl	801ab68 <iprintf>
 8019842:	f06f 030f 	mvn.w	r3, #15
 8019846:	e088      	b.n	801995a <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8019848:	68fb      	ldr	r3, [r7, #12]
 801984a:	8a5b      	ldrh	r3, [r3, #18]
 801984c:	2b00      	cmp	r3, #0
 801984e:	d10f      	bne.n	8019870 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8019850:	68f9      	ldr	r1, [r7, #12]
 8019852:	68fb      	ldr	r3, [r7, #12]
 8019854:	8a5b      	ldrh	r3, [r3, #18]
 8019856:	461a      	mov	r2, r3
 8019858:	68f8      	ldr	r0, [r7, #12]
 801985a:	f000 f893 	bl	8019984 <udp_bind>
 801985e:	4603      	mov	r3, r0
 8019860:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8019862:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8019866:	2b00      	cmp	r3, #0
 8019868:	d002      	beq.n	8019870 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801986a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801986e:	e074      	b.n	801995a <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8019870:	68bb      	ldr	r3, [r7, #8]
 8019872:	891b      	ldrh	r3, [r3, #8]
 8019874:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8019878:	4293      	cmp	r3, r2
 801987a:	d902      	bls.n	8019882 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801987c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019880:	e06b      	b.n	801995a <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8019882:	2108      	movs	r1, #8
 8019884:	68b8      	ldr	r0, [r7, #8]
 8019886:	f7f9 fc99 	bl	80131bc <pbuf_add_header>
 801988a:	4603      	mov	r3, r0
 801988c:	2b00      	cmp	r3, #0
 801988e:	d015      	beq.n	80198bc <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8019890:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019894:	2108      	movs	r1, #8
 8019896:	2022      	movs	r0, #34	; 0x22
 8019898:	f7f9 fa46 	bl	8012d28 <pbuf_alloc>
 801989c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801989e:	69fb      	ldr	r3, [r7, #28]
 80198a0:	2b00      	cmp	r3, #0
 80198a2:	d102      	bne.n	80198aa <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 80198a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80198a8:	e057      	b.n	801995a <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 80198aa:	68bb      	ldr	r3, [r7, #8]
 80198ac:	891b      	ldrh	r3, [r3, #8]
 80198ae:	2b00      	cmp	r3, #0
 80198b0:	d006      	beq.n	80198c0 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 80198b2:	68b9      	ldr	r1, [r7, #8]
 80198b4:	69f8      	ldr	r0, [r7, #28]
 80198b6:	f7f9 fe3b 	bl	8013530 <pbuf_chain>
 80198ba:	e001      	b.n	80198c0 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 80198bc:	68bb      	ldr	r3, [r7, #8]
 80198be:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 80198c0:	69fb      	ldr	r3, [r7, #28]
 80198c2:	895b      	ldrh	r3, [r3, #10]
 80198c4:	2b07      	cmp	r3, #7
 80198c6:	d806      	bhi.n	80198d6 <udp_sendto_if_src+0x11e>
 80198c8:	4b26      	ldr	r3, [pc, #152]	; (8019964 <udp_sendto_if_src+0x1ac>)
 80198ca:	f240 320e 	movw	r2, #782	; 0x30e
 80198ce:	492c      	ldr	r1, [pc, #176]	; (8019980 <udp_sendto_if_src+0x1c8>)
 80198d0:	4826      	ldr	r0, [pc, #152]	; (801996c <udp_sendto_if_src+0x1b4>)
 80198d2:	f001 f949 	bl	801ab68 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 80198d6:	69fb      	ldr	r3, [r7, #28]
 80198d8:	685b      	ldr	r3, [r3, #4]
 80198da:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 80198dc:	68fb      	ldr	r3, [r7, #12]
 80198de:	8a5b      	ldrh	r3, [r3, #18]
 80198e0:	4618      	mov	r0, r3
 80198e2:	f7f3 fe99 	bl	800d618 <lwip_htons>
 80198e6:	4603      	mov	r3, r0
 80198e8:	461a      	mov	r2, r3
 80198ea:	697b      	ldr	r3, [r7, #20]
 80198ec:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 80198ee:	887b      	ldrh	r3, [r7, #2]
 80198f0:	4618      	mov	r0, r3
 80198f2:	f7f3 fe91 	bl	800d618 <lwip_htons>
 80198f6:	4603      	mov	r3, r0
 80198f8:	461a      	mov	r2, r3
 80198fa:	697b      	ldr	r3, [r7, #20]
 80198fc:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 80198fe:	697b      	ldr	r3, [r7, #20]
 8019900:	2200      	movs	r2, #0
 8019902:	719a      	strb	r2, [r3, #6]
 8019904:	2200      	movs	r2, #0
 8019906:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8019908:	69fb      	ldr	r3, [r7, #28]
 801990a:	891b      	ldrh	r3, [r3, #8]
 801990c:	4618      	mov	r0, r3
 801990e:	f7f3 fe83 	bl	800d618 <lwip_htons>
 8019912:	4603      	mov	r3, r0
 8019914:	461a      	mov	r2, r3
 8019916:	697b      	ldr	r3, [r7, #20]
 8019918:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801991a:	2311      	movs	r3, #17
 801991c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801991e:	68fb      	ldr	r3, [r7, #12]
 8019920:	7adb      	ldrb	r3, [r3, #11]
 8019922:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8019924:	68fb      	ldr	r3, [r7, #12]
 8019926:	7a9b      	ldrb	r3, [r3, #10]
 8019928:	7cb9      	ldrb	r1, [r7, #18]
 801992a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801992c:	9202      	str	r2, [sp, #8]
 801992e:	7cfa      	ldrb	r2, [r7, #19]
 8019930:	9201      	str	r2, [sp, #4]
 8019932:	9300      	str	r3, [sp, #0]
 8019934:	460b      	mov	r3, r1
 8019936:	687a      	ldr	r2, [r7, #4]
 8019938:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801993a:	69f8      	ldr	r0, [r7, #28]
 801993c:	f7f7 f9f0 	bl	8010d20 <ip4_output_if_src>
 8019940:	4603      	mov	r3, r0
 8019942:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8019944:	69fa      	ldr	r2, [r7, #28]
 8019946:	68bb      	ldr	r3, [r7, #8]
 8019948:	429a      	cmp	r2, r3
 801994a:	d004      	beq.n	8019956 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801994c:	69f8      	ldr	r0, [r7, #28]
 801994e:	f7f9 fccb 	bl	80132e8 <pbuf_free>
    q = NULL;
 8019952:	2300      	movs	r3, #0
 8019954:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8019956:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801995a:	4618      	mov	r0, r3
 801995c:	3720      	adds	r7, #32
 801995e:	46bd      	mov	sp, r7
 8019960:	bd80      	pop	{r7, pc}
 8019962:	bf00      	nop
 8019964:	0801fa0c 	.word	0x0801fa0c
 8019968:	0801fc14 	.word	0x0801fc14
 801996c:	0801fa7c 	.word	0x0801fa7c
 8019970:	0801fc34 	.word	0x0801fc34
 8019974:	0801fc54 	.word	0x0801fc54
 8019978:	0801fc78 	.word	0x0801fc78
 801997c:	0801fc9c 	.word	0x0801fc9c
 8019980:	0801fcc0 	.word	0x0801fcc0

08019984 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8019984:	b580      	push	{r7, lr}
 8019986:	b086      	sub	sp, #24
 8019988:	af00      	add	r7, sp, #0
 801998a:	60f8      	str	r0, [r7, #12]
 801998c:	60b9      	str	r1, [r7, #8]
 801998e:	4613      	mov	r3, r2
 8019990:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8019992:	68bb      	ldr	r3, [r7, #8]
 8019994:	2b00      	cmp	r3, #0
 8019996:	d101      	bne.n	801999c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8019998:	4b39      	ldr	r3, [pc, #228]	; (8019a80 <udp_bind+0xfc>)
 801999a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801999c:	68fb      	ldr	r3, [r7, #12]
 801999e:	2b00      	cmp	r3, #0
 80199a0:	d109      	bne.n	80199b6 <udp_bind+0x32>
 80199a2:	4b38      	ldr	r3, [pc, #224]	; (8019a84 <udp_bind+0x100>)
 80199a4:	f240 32b7 	movw	r2, #951	; 0x3b7
 80199a8:	4937      	ldr	r1, [pc, #220]	; (8019a88 <udp_bind+0x104>)
 80199aa:	4838      	ldr	r0, [pc, #224]	; (8019a8c <udp_bind+0x108>)
 80199ac:	f001 f8dc 	bl	801ab68 <iprintf>
 80199b0:	f06f 030f 	mvn.w	r3, #15
 80199b4:	e060      	b.n	8019a78 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 80199b6:	2300      	movs	r3, #0
 80199b8:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80199ba:	4b35      	ldr	r3, [pc, #212]	; (8019a90 <udp_bind+0x10c>)
 80199bc:	681b      	ldr	r3, [r3, #0]
 80199be:	617b      	str	r3, [r7, #20]
 80199c0:	e009      	b.n	80199d6 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80199c2:	68fa      	ldr	r2, [r7, #12]
 80199c4:	697b      	ldr	r3, [r7, #20]
 80199c6:	429a      	cmp	r2, r3
 80199c8:	d102      	bne.n	80199d0 <udp_bind+0x4c>
      rebind = 1;
 80199ca:	2301      	movs	r3, #1
 80199cc:	74fb      	strb	r3, [r7, #19]
      break;
 80199ce:	e005      	b.n	80199dc <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80199d0:	697b      	ldr	r3, [r7, #20]
 80199d2:	68db      	ldr	r3, [r3, #12]
 80199d4:	617b      	str	r3, [r7, #20]
 80199d6:	697b      	ldr	r3, [r7, #20]
 80199d8:	2b00      	cmp	r3, #0
 80199da:	d1f2      	bne.n	80199c2 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80199dc:	88fb      	ldrh	r3, [r7, #6]
 80199de:	2b00      	cmp	r3, #0
 80199e0:	d109      	bne.n	80199f6 <udp_bind+0x72>
    port = udp_new_port();
 80199e2:	f7ff fcc5 	bl	8019370 <udp_new_port>
 80199e6:	4603      	mov	r3, r0
 80199e8:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80199ea:	88fb      	ldrh	r3, [r7, #6]
 80199ec:	2b00      	cmp	r3, #0
 80199ee:	d12c      	bne.n	8019a4a <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80199f0:	f06f 0307 	mvn.w	r3, #7
 80199f4:	e040      	b.n	8019a78 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80199f6:	4b26      	ldr	r3, [pc, #152]	; (8019a90 <udp_bind+0x10c>)
 80199f8:	681b      	ldr	r3, [r3, #0]
 80199fa:	617b      	str	r3, [r7, #20]
 80199fc:	e022      	b.n	8019a44 <udp_bind+0xc0>
      if (pcb != ipcb) {
 80199fe:	68fa      	ldr	r2, [r7, #12]
 8019a00:	697b      	ldr	r3, [r7, #20]
 8019a02:	429a      	cmp	r2, r3
 8019a04:	d01b      	beq.n	8019a3e <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8019a06:	697b      	ldr	r3, [r7, #20]
 8019a08:	8a5b      	ldrh	r3, [r3, #18]
 8019a0a:	88fa      	ldrh	r2, [r7, #6]
 8019a0c:	429a      	cmp	r2, r3
 8019a0e:	d116      	bne.n	8019a3e <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8019a10:	697b      	ldr	r3, [r7, #20]
 8019a12:	681a      	ldr	r2, [r3, #0]
 8019a14:	68bb      	ldr	r3, [r7, #8]
 8019a16:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8019a18:	429a      	cmp	r2, r3
 8019a1a:	d00d      	beq.n	8019a38 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8019a1c:	68bb      	ldr	r3, [r7, #8]
 8019a1e:	2b00      	cmp	r3, #0
 8019a20:	d00a      	beq.n	8019a38 <udp_bind+0xb4>
 8019a22:	68bb      	ldr	r3, [r7, #8]
 8019a24:	681b      	ldr	r3, [r3, #0]
 8019a26:	2b00      	cmp	r3, #0
 8019a28:	d006      	beq.n	8019a38 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8019a2a:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8019a2c:	2b00      	cmp	r3, #0
 8019a2e:	d003      	beq.n	8019a38 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8019a30:	697b      	ldr	r3, [r7, #20]
 8019a32:	681b      	ldr	r3, [r3, #0]
 8019a34:	2b00      	cmp	r3, #0
 8019a36:	d102      	bne.n	8019a3e <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8019a38:	f06f 0307 	mvn.w	r3, #7
 8019a3c:	e01c      	b.n	8019a78 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8019a3e:	697b      	ldr	r3, [r7, #20]
 8019a40:	68db      	ldr	r3, [r3, #12]
 8019a42:	617b      	str	r3, [r7, #20]
 8019a44:	697b      	ldr	r3, [r7, #20]
 8019a46:	2b00      	cmp	r3, #0
 8019a48:	d1d9      	bne.n	80199fe <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8019a4a:	68bb      	ldr	r3, [r7, #8]
 8019a4c:	2b00      	cmp	r3, #0
 8019a4e:	d002      	beq.n	8019a56 <udp_bind+0xd2>
 8019a50:	68bb      	ldr	r3, [r7, #8]
 8019a52:	681b      	ldr	r3, [r3, #0]
 8019a54:	e000      	b.n	8019a58 <udp_bind+0xd4>
 8019a56:	2300      	movs	r3, #0
 8019a58:	68fa      	ldr	r2, [r7, #12]
 8019a5a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8019a5c:	68fb      	ldr	r3, [r7, #12]
 8019a5e:	88fa      	ldrh	r2, [r7, #6]
 8019a60:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8019a62:	7cfb      	ldrb	r3, [r7, #19]
 8019a64:	2b00      	cmp	r3, #0
 8019a66:	d106      	bne.n	8019a76 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8019a68:	4b09      	ldr	r3, [pc, #36]	; (8019a90 <udp_bind+0x10c>)
 8019a6a:	681a      	ldr	r2, [r3, #0]
 8019a6c:	68fb      	ldr	r3, [r7, #12]
 8019a6e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8019a70:	4a07      	ldr	r2, [pc, #28]	; (8019a90 <udp_bind+0x10c>)
 8019a72:	68fb      	ldr	r3, [r7, #12]
 8019a74:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8019a76:	2300      	movs	r3, #0
}
 8019a78:	4618      	mov	r0, r3
 8019a7a:	3718      	adds	r7, #24
 8019a7c:	46bd      	mov	sp, r7
 8019a7e:	bd80      	pop	{r7, pc}
 8019a80:	0801fe5c 	.word	0x0801fe5c
 8019a84:	0801fa0c 	.word	0x0801fa0c
 8019a88:	0801fcf0 	.word	0x0801fcf0
 8019a8c:	0801fa7c 	.word	0x0801fa7c
 8019a90:	24008a64 	.word	0x24008a64

08019a94 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8019a94:	b580      	push	{r7, lr}
 8019a96:	b086      	sub	sp, #24
 8019a98:	af00      	add	r7, sp, #0
 8019a9a:	60f8      	str	r0, [r7, #12]
 8019a9c:	60b9      	str	r1, [r7, #8]
 8019a9e:	4613      	mov	r3, r2
 8019aa0:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8019aa2:	68fb      	ldr	r3, [r7, #12]
 8019aa4:	2b00      	cmp	r3, #0
 8019aa6:	d109      	bne.n	8019abc <udp_connect+0x28>
 8019aa8:	4b2c      	ldr	r3, [pc, #176]	; (8019b5c <udp_connect+0xc8>)
 8019aaa:	f240 4235 	movw	r2, #1077	; 0x435
 8019aae:	492c      	ldr	r1, [pc, #176]	; (8019b60 <udp_connect+0xcc>)
 8019ab0:	482c      	ldr	r0, [pc, #176]	; (8019b64 <udp_connect+0xd0>)
 8019ab2:	f001 f859 	bl	801ab68 <iprintf>
 8019ab6:	f06f 030f 	mvn.w	r3, #15
 8019aba:	e04b      	b.n	8019b54 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8019abc:	68bb      	ldr	r3, [r7, #8]
 8019abe:	2b00      	cmp	r3, #0
 8019ac0:	d109      	bne.n	8019ad6 <udp_connect+0x42>
 8019ac2:	4b26      	ldr	r3, [pc, #152]	; (8019b5c <udp_connect+0xc8>)
 8019ac4:	f240 4236 	movw	r2, #1078	; 0x436
 8019ac8:	4927      	ldr	r1, [pc, #156]	; (8019b68 <udp_connect+0xd4>)
 8019aca:	4826      	ldr	r0, [pc, #152]	; (8019b64 <udp_connect+0xd0>)
 8019acc:	f001 f84c 	bl	801ab68 <iprintf>
 8019ad0:	f06f 030f 	mvn.w	r3, #15
 8019ad4:	e03e      	b.n	8019b54 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8019ad6:	68fb      	ldr	r3, [r7, #12]
 8019ad8:	8a5b      	ldrh	r3, [r3, #18]
 8019ada:	2b00      	cmp	r3, #0
 8019adc:	d10f      	bne.n	8019afe <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8019ade:	68f9      	ldr	r1, [r7, #12]
 8019ae0:	68fb      	ldr	r3, [r7, #12]
 8019ae2:	8a5b      	ldrh	r3, [r3, #18]
 8019ae4:	461a      	mov	r2, r3
 8019ae6:	68f8      	ldr	r0, [r7, #12]
 8019ae8:	f7ff ff4c 	bl	8019984 <udp_bind>
 8019aec:	4603      	mov	r3, r0
 8019aee:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8019af0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8019af4:	2b00      	cmp	r3, #0
 8019af6:	d002      	beq.n	8019afe <udp_connect+0x6a>
      return err;
 8019af8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8019afc:	e02a      	b.n	8019b54 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8019afe:	68bb      	ldr	r3, [r7, #8]
 8019b00:	2b00      	cmp	r3, #0
 8019b02:	d002      	beq.n	8019b0a <udp_connect+0x76>
 8019b04:	68bb      	ldr	r3, [r7, #8]
 8019b06:	681b      	ldr	r3, [r3, #0]
 8019b08:	e000      	b.n	8019b0c <udp_connect+0x78>
 8019b0a:	2300      	movs	r3, #0
 8019b0c:	68fa      	ldr	r2, [r7, #12]
 8019b0e:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8019b10:	68fb      	ldr	r3, [r7, #12]
 8019b12:	88fa      	ldrh	r2, [r7, #6]
 8019b14:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8019b16:	68fb      	ldr	r3, [r7, #12]
 8019b18:	7c1b      	ldrb	r3, [r3, #16]
 8019b1a:	f043 0304 	orr.w	r3, r3, #4
 8019b1e:	b2da      	uxtb	r2, r3
 8019b20:	68fb      	ldr	r3, [r7, #12]
 8019b22:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8019b24:	4b11      	ldr	r3, [pc, #68]	; (8019b6c <udp_connect+0xd8>)
 8019b26:	681b      	ldr	r3, [r3, #0]
 8019b28:	617b      	str	r3, [r7, #20]
 8019b2a:	e008      	b.n	8019b3e <udp_connect+0xaa>
    if (pcb == ipcb) {
 8019b2c:	68fa      	ldr	r2, [r7, #12]
 8019b2e:	697b      	ldr	r3, [r7, #20]
 8019b30:	429a      	cmp	r2, r3
 8019b32:	d101      	bne.n	8019b38 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 8019b34:	2300      	movs	r3, #0
 8019b36:	e00d      	b.n	8019b54 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8019b38:	697b      	ldr	r3, [r7, #20]
 8019b3a:	68db      	ldr	r3, [r3, #12]
 8019b3c:	617b      	str	r3, [r7, #20]
 8019b3e:	697b      	ldr	r3, [r7, #20]
 8019b40:	2b00      	cmp	r3, #0
 8019b42:	d1f3      	bne.n	8019b2c <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8019b44:	4b09      	ldr	r3, [pc, #36]	; (8019b6c <udp_connect+0xd8>)
 8019b46:	681a      	ldr	r2, [r3, #0]
 8019b48:	68fb      	ldr	r3, [r7, #12]
 8019b4a:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8019b4c:	4a07      	ldr	r2, [pc, #28]	; (8019b6c <udp_connect+0xd8>)
 8019b4e:	68fb      	ldr	r3, [r7, #12]
 8019b50:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8019b52:	2300      	movs	r3, #0
}
 8019b54:	4618      	mov	r0, r3
 8019b56:	3718      	adds	r7, #24
 8019b58:	46bd      	mov	sp, r7
 8019b5a:	bd80      	pop	{r7, pc}
 8019b5c:	0801fa0c 	.word	0x0801fa0c
 8019b60:	0801fd08 	.word	0x0801fd08
 8019b64:	0801fa7c 	.word	0x0801fa7c
 8019b68:	0801fd24 	.word	0x0801fd24
 8019b6c:	24008a64 	.word	0x24008a64

08019b70 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8019b70:	b580      	push	{r7, lr}
 8019b72:	b084      	sub	sp, #16
 8019b74:	af00      	add	r7, sp, #0
 8019b76:	60f8      	str	r0, [r7, #12]
 8019b78:	60b9      	str	r1, [r7, #8]
 8019b7a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8019b7c:	68fb      	ldr	r3, [r7, #12]
 8019b7e:	2b00      	cmp	r3, #0
 8019b80:	d107      	bne.n	8019b92 <udp_recv+0x22>
 8019b82:	4b08      	ldr	r3, [pc, #32]	; (8019ba4 <udp_recv+0x34>)
 8019b84:	f240 428a 	movw	r2, #1162	; 0x48a
 8019b88:	4907      	ldr	r1, [pc, #28]	; (8019ba8 <udp_recv+0x38>)
 8019b8a:	4808      	ldr	r0, [pc, #32]	; (8019bac <udp_recv+0x3c>)
 8019b8c:	f000 ffec 	bl	801ab68 <iprintf>
 8019b90:	e005      	b.n	8019b9e <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8019b92:	68fb      	ldr	r3, [r7, #12]
 8019b94:	68ba      	ldr	r2, [r7, #8]
 8019b96:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8019b98:	68fb      	ldr	r3, [r7, #12]
 8019b9a:	687a      	ldr	r2, [r7, #4]
 8019b9c:	61da      	str	r2, [r3, #28]
}
 8019b9e:	3710      	adds	r7, #16
 8019ba0:	46bd      	mov	sp, r7
 8019ba2:	bd80      	pop	{r7, pc}
 8019ba4:	0801fa0c 	.word	0x0801fa0c
 8019ba8:	0801fd5c 	.word	0x0801fd5c
 8019bac:	0801fa7c 	.word	0x0801fa7c

08019bb0 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8019bb0:	b580      	push	{r7, lr}
 8019bb2:	b084      	sub	sp, #16
 8019bb4:	af00      	add	r7, sp, #0
 8019bb6:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8019bb8:	687b      	ldr	r3, [r7, #4]
 8019bba:	2b00      	cmp	r3, #0
 8019bbc:	d107      	bne.n	8019bce <udp_remove+0x1e>
 8019bbe:	4b19      	ldr	r3, [pc, #100]	; (8019c24 <udp_remove+0x74>)
 8019bc0:	f240 42a1 	movw	r2, #1185	; 0x4a1
 8019bc4:	4918      	ldr	r1, [pc, #96]	; (8019c28 <udp_remove+0x78>)
 8019bc6:	4819      	ldr	r0, [pc, #100]	; (8019c2c <udp_remove+0x7c>)
 8019bc8:	f000 ffce 	bl	801ab68 <iprintf>
 8019bcc:	e026      	b.n	8019c1c <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8019bce:	4b18      	ldr	r3, [pc, #96]	; (8019c30 <udp_remove+0x80>)
 8019bd0:	681b      	ldr	r3, [r3, #0]
 8019bd2:	687a      	ldr	r2, [r7, #4]
 8019bd4:	429a      	cmp	r2, r3
 8019bd6:	d105      	bne.n	8019be4 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8019bd8:	4b15      	ldr	r3, [pc, #84]	; (8019c30 <udp_remove+0x80>)
 8019bda:	681b      	ldr	r3, [r3, #0]
 8019bdc:	68db      	ldr	r3, [r3, #12]
 8019bde:	4a14      	ldr	r2, [pc, #80]	; (8019c30 <udp_remove+0x80>)
 8019be0:	6013      	str	r3, [r2, #0]
 8019be2:	e017      	b.n	8019c14 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8019be4:	4b12      	ldr	r3, [pc, #72]	; (8019c30 <udp_remove+0x80>)
 8019be6:	681b      	ldr	r3, [r3, #0]
 8019be8:	60fb      	str	r3, [r7, #12]
 8019bea:	e010      	b.n	8019c0e <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8019bec:	68fb      	ldr	r3, [r7, #12]
 8019bee:	68db      	ldr	r3, [r3, #12]
 8019bf0:	2b00      	cmp	r3, #0
 8019bf2:	d009      	beq.n	8019c08 <udp_remove+0x58>
 8019bf4:	68fb      	ldr	r3, [r7, #12]
 8019bf6:	68db      	ldr	r3, [r3, #12]
 8019bf8:	687a      	ldr	r2, [r7, #4]
 8019bfa:	429a      	cmp	r2, r3
 8019bfc:	d104      	bne.n	8019c08 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8019bfe:	687b      	ldr	r3, [r7, #4]
 8019c00:	68da      	ldr	r2, [r3, #12]
 8019c02:	68fb      	ldr	r3, [r7, #12]
 8019c04:	60da      	str	r2, [r3, #12]
        break;
 8019c06:	e005      	b.n	8019c14 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8019c08:	68fb      	ldr	r3, [r7, #12]
 8019c0a:	68db      	ldr	r3, [r3, #12]
 8019c0c:	60fb      	str	r3, [r7, #12]
 8019c0e:	68fb      	ldr	r3, [r7, #12]
 8019c10:	2b00      	cmp	r3, #0
 8019c12:	d1eb      	bne.n	8019bec <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8019c14:	6879      	ldr	r1, [r7, #4]
 8019c16:	2000      	movs	r0, #0
 8019c18:	f7f8 fcba 	bl	8012590 <memp_free>
}
 8019c1c:	3710      	adds	r7, #16
 8019c1e:	46bd      	mov	sp, r7
 8019c20:	bd80      	pop	{r7, pc}
 8019c22:	bf00      	nop
 8019c24:	0801fa0c 	.word	0x0801fa0c
 8019c28:	0801fd74 	.word	0x0801fd74
 8019c2c:	0801fa7c 	.word	0x0801fa7c
 8019c30:	24008a64 	.word	0x24008a64

08019c34 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8019c34:	b580      	push	{r7, lr}
 8019c36:	b082      	sub	sp, #8
 8019c38:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8019c3a:	2000      	movs	r0, #0
 8019c3c:	f7f8 fc32 	bl	80124a4 <memp_malloc>
 8019c40:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8019c42:	687b      	ldr	r3, [r7, #4]
 8019c44:	2b00      	cmp	r3, #0
 8019c46:	d007      	beq.n	8019c58 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8019c48:	2220      	movs	r2, #32
 8019c4a:	2100      	movs	r1, #0
 8019c4c:	6878      	ldr	r0, [r7, #4]
 8019c4e:	f000 fb48 	bl	801a2e2 <memset>
    pcb->ttl = UDP_TTL;
 8019c52:	687b      	ldr	r3, [r7, #4]
 8019c54:	22ff      	movs	r2, #255	; 0xff
 8019c56:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8019c58:	687b      	ldr	r3, [r7, #4]
}
 8019c5a:	4618      	mov	r0, r3
 8019c5c:	3708      	adds	r7, #8
 8019c5e:	46bd      	mov	sp, r7
 8019c60:	bd80      	pop	{r7, pc}
	...

08019c64 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8019c64:	b480      	push	{r7}
 8019c66:	b085      	sub	sp, #20
 8019c68:	af00      	add	r7, sp, #0
 8019c6a:	6078      	str	r0, [r7, #4]
 8019c6c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8019c6e:	687b      	ldr	r3, [r7, #4]
 8019c70:	2b00      	cmp	r3, #0
 8019c72:	d01e      	beq.n	8019cb2 <udp_netif_ip_addr_changed+0x4e>
 8019c74:	687b      	ldr	r3, [r7, #4]
 8019c76:	681b      	ldr	r3, [r3, #0]
 8019c78:	2b00      	cmp	r3, #0
 8019c7a:	d01a      	beq.n	8019cb2 <udp_netif_ip_addr_changed+0x4e>
 8019c7c:	683b      	ldr	r3, [r7, #0]
 8019c7e:	2b00      	cmp	r3, #0
 8019c80:	d017      	beq.n	8019cb2 <udp_netif_ip_addr_changed+0x4e>
 8019c82:	683b      	ldr	r3, [r7, #0]
 8019c84:	681b      	ldr	r3, [r3, #0]
 8019c86:	2b00      	cmp	r3, #0
 8019c88:	d013      	beq.n	8019cb2 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8019c8a:	4b0d      	ldr	r3, [pc, #52]	; (8019cc0 <udp_netif_ip_addr_changed+0x5c>)
 8019c8c:	681b      	ldr	r3, [r3, #0]
 8019c8e:	60fb      	str	r3, [r7, #12]
 8019c90:	e00c      	b.n	8019cac <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8019c92:	68fb      	ldr	r3, [r7, #12]
 8019c94:	681a      	ldr	r2, [r3, #0]
 8019c96:	687b      	ldr	r3, [r7, #4]
 8019c98:	681b      	ldr	r3, [r3, #0]
 8019c9a:	429a      	cmp	r2, r3
 8019c9c:	d103      	bne.n	8019ca6 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8019c9e:	683b      	ldr	r3, [r7, #0]
 8019ca0:	681a      	ldr	r2, [r3, #0]
 8019ca2:	68fb      	ldr	r3, [r7, #12]
 8019ca4:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8019ca6:	68fb      	ldr	r3, [r7, #12]
 8019ca8:	68db      	ldr	r3, [r3, #12]
 8019caa:	60fb      	str	r3, [r7, #12]
 8019cac:	68fb      	ldr	r3, [r7, #12]
 8019cae:	2b00      	cmp	r3, #0
 8019cb0:	d1ef      	bne.n	8019c92 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8019cb2:	bf00      	nop
 8019cb4:	3714      	adds	r7, #20
 8019cb6:	46bd      	mov	sp, r7
 8019cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cbc:	4770      	bx	lr
 8019cbe:	bf00      	nop
 8019cc0:	24008a64 	.word	0x24008a64

08019cc4 <_ZN7ConsoleC1EP20__UART_HandleTypeDef>:



osSemaphoreDef(console_sem);

Console::Console(UART_HandleTypeDef* uart) : console_uart(uart) {
 8019cc4:	b580      	push	{r7, lr}
 8019cc6:	b082      	sub	sp, #8
 8019cc8:	af00      	add	r7, sp, #0
 8019cca:	6078      	str	r0, [r7, #4]
 8019ccc:	6039      	str	r1, [r7, #0]
 8019cce:	687b      	ldr	r3, [r7, #4]
 8019cd0:	683a      	ldr	r2, [r7, #0]
 8019cd2:	601a      	str	r2, [r3, #0]
	console_uart = uart;
 8019cd4:	687b      	ldr	r3, [r7, #4]
 8019cd6:	683a      	ldr	r2, [r7, #0]
 8019cd8:	601a      	str	r2, [r3, #0]
	console_semaphore = osSemaphoreCreate(osSemaphore(console_sem), 3);
 8019cda:	2103      	movs	r1, #3
 8019cdc:	4805      	ldr	r0, [pc, #20]	; (8019cf4 <_ZN7ConsoleC1EP20__UART_HandleTypeDef+0x30>)
 8019cde:	f7f0 ff07 	bl	800aaf0 <osSemaphoreCreate>
 8019ce2:	4602      	mov	r2, r0
 8019ce4:	687b      	ldr	r3, [r7, #4]
 8019ce6:	605a      	str	r2, [r3, #4]
}
 8019ce8:	687b      	ldr	r3, [r7, #4]
 8019cea:	4618      	mov	r0, r3
 8019cec:	3708      	adds	r7, #8
 8019cee:	46bd      	mov	sp, r7
 8019cf0:	bd80      	pop	{r7, pc}
 8019cf2:	bf00      	nop
 8019cf4:	0801ff8c 	.word	0x0801ff8c

08019cf8 <_ZN7Console8transmitEPhm>:

void Console::unlock() {
	osSemaphoreRelease(console_semaphore);
}

void Console::transmit(uint8_t* buffer, uint32_t length) {
 8019cf8:	b580      	push	{r7, lr}
 8019cfa:	b084      	sub	sp, #16
 8019cfc:	af00      	add	r7, sp, #0
 8019cfe:	60f8      	str	r0, [r7, #12]
 8019d00:	60b9      	str	r1, [r7, #8]
 8019d02:	607a      	str	r2, [r7, #4]
	while(HAL_HSEM_IsSemTaken(HARDWARE_SEMAPHORE));
 8019d04:	2002      	movs	r0, #2
 8019d06:	f7eb ff47 	bl	8005b98 <HAL_HSEM_IsSemTaken>
 8019d0a:	4603      	mov	r3, r0
 8019d0c:	2b00      	cmp	r3, #0
 8019d0e:	bf14      	ite	ne
 8019d10:	2301      	movne	r3, #1
 8019d12:	2300      	moveq	r3, #0
 8019d14:	b2db      	uxtb	r3, r3
 8019d16:	2b00      	cmp	r3, #0
 8019d18:	d000      	beq.n	8019d1c <_ZN7Console8transmitEPhm+0x24>
 8019d1a:	e7f3      	b.n	8019d04 <_ZN7Console8transmitEPhm+0xc>

	HAL_HSEM_Take(HARDWARE_SEMAPHORE, 2);
 8019d1c:	2102      	movs	r1, #2
 8019d1e:	2002      	movs	r0, #2
 8019d20:	f7eb fefe 	bl	8005b20 <HAL_HSEM_Take>
	HAL_UART_Transmit(console_uart, buffer, length, 0xFFFFFF);
 8019d24:	68fb      	ldr	r3, [r7, #12]
 8019d26:	6818      	ldr	r0, [r3, #0]
 8019d28:	687b      	ldr	r3, [r7, #4]
 8019d2a:	b29a      	uxth	r2, r3
 8019d2c:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8019d30:	68b9      	ldr	r1, [r7, #8]
 8019d32:	f7ef f847 	bl	8008dc4 <HAL_UART_Transmit>
	HAL_HSEM_Release(HARDWARE_SEMAPHORE, 2);
 8019d36:	2102      	movs	r1, #2
 8019d38:	2002      	movs	r0, #2
 8019d3a:	f7eb ff43 	bl	8005bc4 <HAL_HSEM_Release>
}
 8019d3e:	bf00      	nop
 8019d40:	3710      	adds	r7, #16
 8019d42:	46bd      	mov	sp, r7
 8019d44:	bd80      	pop	{r7, pc}

08019d46 <_ZN7Console6printfEPKcz>:

void Console::printf(const char *format, ...) {
 8019d46:	b40e      	push	{r1, r2, r3}
 8019d48:	b590      	push	{r4, r7, lr}
 8019d4a:	b084      	sub	sp, #16
 8019d4c:	af00      	add	r7, sp, #0
 8019d4e:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start(args, format);
 8019d50:	f107 0320 	add.w	r3, r7, #32
 8019d54:	60fb      	str	r3, [r7, #12]

	if(vsprintf(buffer, format, args) > 0) {
 8019d56:	687b      	ldr	r3, [r7, #4]
 8019d58:	3308      	adds	r3, #8
 8019d5a:	68fa      	ldr	r2, [r7, #12]
 8019d5c:	69f9      	ldr	r1, [r7, #28]
 8019d5e:	4618      	mov	r0, r3
 8019d60:	f000 ffa8 	bl	801acb4 <vsiprintf>
 8019d64:	4603      	mov	r3, r0
 8019d66:	2b00      	cmp	r3, #0
 8019d68:	bfcc      	ite	gt
 8019d6a:	2301      	movgt	r3, #1
 8019d6c:	2300      	movle	r3, #0
 8019d6e:	b2db      	uxtb	r3, r3
 8019d70:	2b00      	cmp	r3, #0
 8019d72:	d00d      	beq.n	8019d90 <_ZN7Console6printfEPKcz+0x4a>
		transmit((uint8_t*) buffer, strlen(buffer));
 8019d74:	687b      	ldr	r3, [r7, #4]
 8019d76:	f103 0408 	add.w	r4, r3, #8
 8019d7a:	687b      	ldr	r3, [r7, #4]
 8019d7c:	3308      	adds	r3, #8
 8019d7e:	4618      	mov	r0, r3
 8019d80:	f7e6 faae 	bl	80002e0 <strlen>
 8019d84:	4603      	mov	r3, r0
 8019d86:	461a      	mov	r2, r3
 8019d88:	4621      	mov	r1, r4
 8019d8a:	6878      	ldr	r0, [r7, #4]
 8019d8c:	f7ff ffb4 	bl	8019cf8 <_ZN7Console8transmitEPhm>
	}

	va_end(args);
}
 8019d90:	bf00      	nop
 8019d92:	3710      	adds	r7, #16
 8019d94:	46bd      	mov	sp, r7
 8019d96:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8019d9a:	b003      	add	sp, #12
 8019d9c:	4770      	bx	lr
	...

08019da0 <_Z41__static_initialization_and_destruction_0ii>:


Console console(&huart3);
Monitor monitor;
Profiler profiler;
Terminal terminal;
 8019da0:	b580      	push	{r7, lr}
 8019da2:	b082      	sub	sp, #8
 8019da4:	af00      	add	r7, sp, #0
 8019da6:	6078      	str	r0, [r7, #4]
 8019da8:	6039      	str	r1, [r7, #0]
 8019daa:	687b      	ldr	r3, [r7, #4]
 8019dac:	2b01      	cmp	r3, #1
 8019dae:	d108      	bne.n	8019dc2 <_Z41__static_initialization_and_destruction_0ii+0x22>
 8019db0:	683b      	ldr	r3, [r7, #0]
 8019db2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019db6:	4293      	cmp	r3, r2
 8019db8:	d103      	bne.n	8019dc2 <_Z41__static_initialization_and_destruction_0ii+0x22>
Console console(&huart3);
 8019dba:	4904      	ldr	r1, [pc, #16]	; (8019dcc <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8019dbc:	4804      	ldr	r0, [pc, #16]	; (8019dd0 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8019dbe:	f7ff ff81 	bl	8019cc4 <_ZN7ConsoleC1EP20__UART_HandleTypeDef>
Terminal terminal;
 8019dc2:	bf00      	nop
 8019dc4:	3708      	adds	r7, #8
 8019dc6:	46bd      	mov	sp, r7
 8019dc8:	bd80      	pop	{r7, pc}
 8019dca:	bf00      	nop
 8019dcc:	2400531c 	.word	0x2400531c
 8019dd0:	24004970 	.word	0x24004970

08019dd4 <_GLOBAL__sub_I_console>:
 8019dd4:	b580      	push	{r7, lr}
 8019dd6:	af00      	add	r7, sp, #0
 8019dd8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8019ddc:	2001      	movs	r0, #1
 8019dde:	f7ff ffdf 	bl	8019da0 <_Z41__static_initialization_and_destruction_0ii>
 8019de2:	bd80      	pop	{r7, pc}

08019de4 <_ZN14WatchdogThread4initEv>:
#include "iwdg.h"

#include "Debug/Debug.h"
#include "usart.h"

void WatchdogThread::init() {
 8019de4:	b480      	push	{r7}
 8019de6:	b083      	sub	sp, #12
 8019de8:	af00      	add	r7, sp, #0
 8019dea:	6078      	str	r0, [r7, #4]

}
 8019dec:	bf00      	nop
 8019dee:	370c      	adds	r7, #12
 8019df0:	46bd      	mov	sp, r7
 8019df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019df6:	4770      	bx	lr

08019df8 <_ZN14WatchdogThread4loopEv>:

void WatchdogThread::loop() {
 8019df8:	b580      	push	{r7, lr}
 8019dfa:	b082      	sub	sp, #8
 8019dfc:	af00      	add	r7, sp, #0
 8019dfe:	6078      	str	r0, [r7, #4]
	HAL_IWDG_Refresh(watchdog_handle);
 8019e00:	687b      	ldr	r3, [r7, #4]
 8019e02:	689b      	ldr	r3, [r3, #8]
 8019e04:	4618      	mov	r0, r3
 8019e06:	f7eb fef1 	bl	8005bec <HAL_IWDG_Refresh>
	osDelay(100);
 8019e0a:	2064      	movs	r0, #100	; 0x64
 8019e0c:	f7f0 fdbf 	bl	800a98e <osDelay>
}
 8019e10:	bf00      	nop
 8019e12:	3708      	adds	r7, #8
 8019e14:	46bd      	mov	sp, r7
 8019e16:	bd80      	pop	{r7, pc}

08019e18 <_ZN6ThreadD1Ev>:
public:
	Thread(const char* name);
	Thread(const char* name, osPriority priority);
	Thread(const char* name, uint32_t stackSize);
	Thread(const char* name, osPriority priority, uint32_t stackSize);
	~Thread() {};
 8019e18:	b480      	push	{r7}
 8019e1a:	b083      	sub	sp, #12
 8019e1c:	af00      	add	r7, sp, #0
 8019e1e:	6078      	str	r0, [r7, #4]
 8019e20:	4a04      	ldr	r2, [pc, #16]	; (8019e34 <_ZN6ThreadD1Ev+0x1c>)
 8019e22:	687b      	ldr	r3, [r7, #4]
 8019e24:	601a      	str	r2, [r3, #0]
 8019e26:	687b      	ldr	r3, [r7, #4]
 8019e28:	4618      	mov	r0, r3
 8019e2a:	370c      	adds	r7, #12
 8019e2c:	46bd      	mov	sp, r7
 8019e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e32:	4770      	bx	lr
 8019e34:	0801ffac 	.word	0x0801ffac

08019e38 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef>:

#include "../Thread.h"

class WatchdogThread : Thread {
public:
	WatchdogThread(IWDG_HandleTypeDef* hiwdg) : Thread("Watchdog"), watchdog_handle(hiwdg) {}
 8019e38:	b580      	push	{r7, lr}
 8019e3a:	b082      	sub	sp, #8
 8019e3c:	af00      	add	r7, sp, #0
 8019e3e:	6078      	str	r0, [r7, #4]
 8019e40:	6039      	str	r1, [r7, #0]
 8019e42:	687b      	ldr	r3, [r7, #4]
 8019e44:	4907      	ldr	r1, [pc, #28]	; (8019e64 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef+0x2c>)
 8019e46:	4618      	mov	r0, r3
 8019e48:	f000 f8b2 	bl	8019fb0 <_ZN6ThreadC1EPKc>
 8019e4c:	4a06      	ldr	r2, [pc, #24]	; (8019e68 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef+0x30>)
 8019e4e:	687b      	ldr	r3, [r7, #4]
 8019e50:	601a      	str	r2, [r3, #0]
 8019e52:	687b      	ldr	r3, [r7, #4]
 8019e54:	683a      	ldr	r2, [r7, #0]
 8019e56:	609a      	str	r2, [r3, #8]
 8019e58:	687b      	ldr	r3, [r7, #4]
 8019e5a:	4618      	mov	r0, r3
 8019e5c:	3708      	adds	r7, #8
 8019e5e:	46bd      	mov	sp, r7
 8019e60:	bd80      	pop	{r7, pc}
 8019e62:	bf00      	nop
 8019e64:	0801fd8c 	.word	0x0801fd8c
 8019e68:	0801ff9c 	.word	0x0801ff9c

08019e6c <_ZN14WatchdogThreadD1Ev>:
class WatchdogThread : Thread {
 8019e6c:	b580      	push	{r7, lr}
 8019e6e:	b082      	sub	sp, #8
 8019e70:	af00      	add	r7, sp, #0
 8019e72:	6078      	str	r0, [r7, #4]
 8019e74:	4a05      	ldr	r2, [pc, #20]	; (8019e8c <_ZN14WatchdogThreadD1Ev+0x20>)
 8019e76:	687b      	ldr	r3, [r7, #4]
 8019e78:	601a      	str	r2, [r3, #0]
 8019e7a:	687b      	ldr	r3, [r7, #4]
 8019e7c:	4618      	mov	r0, r3
 8019e7e:	f7ff ffcb 	bl	8019e18 <_ZN6ThreadD1Ev>
 8019e82:	687b      	ldr	r3, [r7, #4]
 8019e84:	4618      	mov	r0, r3
 8019e86:	3708      	adds	r7, #8
 8019e88:	46bd      	mov	sp, r7
 8019e8a:	bd80      	pop	{r7, pc}
 8019e8c:	0801ff9c 	.word	0x0801ff9c

08019e90 <__tcf_0>:
}
#endif

#ifdef CORE_CM7
void initCortexM7() {
	static WatchdogThread watchdog(&hiwdg1);
 8019e90:	b580      	push	{r7, lr}
 8019e92:	af00      	add	r7, sp, #0
 8019e94:	4801      	ldr	r0, [pc, #4]	; (8019e9c <__tcf_0+0xc>)
 8019e96:	f7ff ffe9 	bl	8019e6c <_ZN14WatchdogThreadD1Ev>
 8019e9a:	bd80      	pop	{r7, pc}
 8019e9c:	24004a78 	.word	0x24004a78

08019ea0 <_ZN10LWIPThreadD1Ev>:

#include "Thread.h"

#include <stdint.h>

class LWIPThread : public Thread {
 8019ea0:	b580      	push	{r7, lr}
 8019ea2:	b082      	sub	sp, #8
 8019ea4:	af00      	add	r7, sp, #0
 8019ea6:	6078      	str	r0, [r7, #4]
 8019ea8:	4a05      	ldr	r2, [pc, #20]	; (8019ec0 <_ZN10LWIPThreadD1Ev+0x20>)
 8019eaa:	687b      	ldr	r3, [r7, #4]
 8019eac:	601a      	str	r2, [r3, #0]
 8019eae:	687b      	ldr	r3, [r7, #4]
 8019eb0:	4618      	mov	r0, r3
 8019eb2:	f7ff ffb1 	bl	8019e18 <_ZN6ThreadD1Ev>
 8019eb6:	687b      	ldr	r3, [r7, #4]
 8019eb8:	4618      	mov	r0, r3
 8019eba:	3708      	adds	r7, #8
 8019ebc:	46bd      	mov	sp, r7
 8019ebe:	bd80      	pop	{r7, pc}
 8019ec0:	0801ffbc 	.word	0x0801ffbc

08019ec4 <__tcf_1>:
	static LWIPThread lwip("localhost", 42666);
 8019ec4:	b580      	push	{r7, lr}
 8019ec6:	af00      	add	r7, sp, #0
 8019ec8:	4801      	ldr	r0, [pc, #4]	; (8019ed0 <__tcf_1+0xc>)
 8019eca:	f7ff ffe9 	bl	8019ea0 <_ZN10LWIPThreadD1Ev>
 8019ece:	bd80      	pop	{r7, pc}
 8019ed0:	24004a88 	.word	0x24004a88

08019ed4 <initCortexM7>:
void initCortexM7() {
 8019ed4:	b580      	push	{r7, lr}
 8019ed6:	af00      	add	r7, sp, #0
	static WatchdogThread watchdog(&hiwdg1);
 8019ed8:	4b24      	ldr	r3, [pc, #144]	; (8019f6c <initCortexM7+0x98>)
 8019eda:	781b      	ldrb	r3, [r3, #0]
 8019edc:	f3bf 8f5b 	dmb	ish
 8019ee0:	b2db      	uxtb	r3, r3
 8019ee2:	f003 0301 	and.w	r3, r3, #1
 8019ee6:	2b00      	cmp	r3, #0
 8019ee8:	bf0c      	ite	eq
 8019eea:	2301      	moveq	r3, #1
 8019eec:	2300      	movne	r3, #0
 8019eee:	b2db      	uxtb	r3, r3
 8019ef0:	2b00      	cmp	r3, #0
 8019ef2:	d014      	beq.n	8019f1e <initCortexM7+0x4a>
 8019ef4:	481d      	ldr	r0, [pc, #116]	; (8019f6c <initCortexM7+0x98>)
 8019ef6:	f000 f95b 	bl	801a1b0 <__cxa_guard_acquire>
 8019efa:	4603      	mov	r3, r0
 8019efc:	2b00      	cmp	r3, #0
 8019efe:	bf14      	ite	ne
 8019f00:	2301      	movne	r3, #1
 8019f02:	2300      	moveq	r3, #0
 8019f04:	b2db      	uxtb	r3, r3
 8019f06:	2b00      	cmp	r3, #0
 8019f08:	d009      	beq.n	8019f1e <initCortexM7+0x4a>
 8019f0a:	4919      	ldr	r1, [pc, #100]	; (8019f70 <initCortexM7+0x9c>)
 8019f0c:	4819      	ldr	r0, [pc, #100]	; (8019f74 <initCortexM7+0xa0>)
 8019f0e:	f7ff ff93 	bl	8019e38 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef>
 8019f12:	4816      	ldr	r0, [pc, #88]	; (8019f6c <initCortexM7+0x98>)
 8019f14:	f000 f958 	bl	801a1c8 <__cxa_guard_release>
 8019f18:	4817      	ldr	r0, [pc, #92]	; (8019f78 <initCortexM7+0xa4>)
 8019f1a:	f000 f973 	bl	801a204 <atexit>
	static LWIPThread lwip("localhost", 42666);
 8019f1e:	4b17      	ldr	r3, [pc, #92]	; (8019f7c <initCortexM7+0xa8>)
 8019f20:	781b      	ldrb	r3, [r3, #0]
 8019f22:	f3bf 8f5b 	dmb	ish
 8019f26:	b2db      	uxtb	r3, r3
 8019f28:	f003 0301 	and.w	r3, r3, #1
 8019f2c:	2b00      	cmp	r3, #0
 8019f2e:	bf0c      	ite	eq
 8019f30:	2301      	moveq	r3, #1
 8019f32:	2300      	movne	r3, #0
 8019f34:	b2db      	uxtb	r3, r3
 8019f36:	2b00      	cmp	r3, #0
 8019f38:	d016      	beq.n	8019f68 <initCortexM7+0x94>
 8019f3a:	4810      	ldr	r0, [pc, #64]	; (8019f7c <initCortexM7+0xa8>)
 8019f3c:	f000 f938 	bl	801a1b0 <__cxa_guard_acquire>
 8019f40:	4603      	mov	r3, r0
 8019f42:	2b00      	cmp	r3, #0
 8019f44:	bf14      	ite	ne
 8019f46:	2301      	movne	r3, #1
 8019f48:	2300      	moveq	r3, #0
 8019f4a:	b2db      	uxtb	r3, r3
 8019f4c:	2b00      	cmp	r3, #0
 8019f4e:	d00b      	beq.n	8019f68 <initCortexM7+0x94>
 8019f50:	f24a 62aa 	movw	r2, #42666	; 0xa6aa
 8019f54:	490a      	ldr	r1, [pc, #40]	; (8019f80 <initCortexM7+0xac>)
 8019f56:	480b      	ldr	r0, [pc, #44]	; (8019f84 <initCortexM7+0xb0>)
 8019f58:	f000 f880 	bl	801a05c <_ZN10LWIPThreadC1EPKct>
 8019f5c:	4807      	ldr	r0, [pc, #28]	; (8019f7c <initCortexM7+0xa8>)
 8019f5e:	f000 f933 	bl	801a1c8 <__cxa_guard_release>
 8019f62:	4809      	ldr	r0, [pc, #36]	; (8019f88 <initCortexM7+0xb4>)
 8019f64:	f000 f94e 	bl	801a204 <atexit>
}
 8019f68:	bf00      	nop
 8019f6a:	bd80      	pop	{r7, pc}
 8019f6c:	24004a84 	.word	0x24004a84
 8019f70:	24004b78 	.word	0x24004b78
 8019f74:	24004a78 	.word	0x24004a78
 8019f78:	08019e91 	.word	0x08019e91
 8019f7c:	24004aa4 	.word	0x24004aa4
 8019f80:	0801fd98 	.word	0x0801fd98
 8019f84:	24004a88 	.word	0x24004a88
 8019f88:	08019ec5 	.word	0x08019ec5

08019f8c <_Z10__task_runPKv>:

#include "usart.h"
#define DEFAULT_STACK_SIZE (512)


void __task_run(const void* arg) {
 8019f8c:	b580      	push	{r7, lr}
 8019f8e:	b084      	sub	sp, #16
 8019f90:	af00      	add	r7, sp, #0
 8019f92:	6078      	str	r0, [r7, #4]
	Thread* thread = (Thread*) arg;
 8019f94:	687b      	ldr	r3, [r7, #4]
 8019f96:	60fb      	str	r3, [r7, #12]

	thread->init();
 8019f98:	68fb      	ldr	r3, [r7, #12]
 8019f9a:	681b      	ldr	r3, [r3, #0]
 8019f9c:	681b      	ldr	r3, [r3, #0]
 8019f9e:	68f8      	ldr	r0, [r7, #12]
 8019fa0:	4798      	blx	r3

	while(true) {
		thread->loop();
 8019fa2:	68fb      	ldr	r3, [r7, #12]
 8019fa4:	681b      	ldr	r3, [r3, #0]
 8019fa6:	3304      	adds	r3, #4
 8019fa8:	681b      	ldr	r3, [r3, #0]
 8019faa:	68f8      	ldr	r0, [r7, #12]
 8019fac:	4798      	blx	r3
 8019fae:	e7f8      	b.n	8019fa2 <_Z10__task_runPKv+0x16>

08019fb0 <_ZN6ThreadC1EPKc>:
	}
}

Thread::Thread(const char* name) : Thread(name, (osPriority) osPriorityNormal) {
 8019fb0:	b580      	push	{r7, lr}
 8019fb2:	b082      	sub	sp, #8
 8019fb4:	af00      	add	r7, sp, #0
 8019fb6:	6078      	str	r0, [r7, #4]
 8019fb8:	6039      	str	r1, [r7, #0]
 8019fba:	2200      	movs	r2, #0
 8019fbc:	6839      	ldr	r1, [r7, #0]
 8019fbe:	6878      	ldr	r0, [r7, #4]
 8019fc0:	f000 f805 	bl	8019fce <_ZN6ThreadC1EPKc10osPriority>
	;
}
 8019fc4:	687b      	ldr	r3, [r7, #4]
 8019fc6:	4618      	mov	r0, r3
 8019fc8:	3708      	adds	r7, #8
 8019fca:	46bd      	mov	sp, r7
 8019fcc:	bd80      	pop	{r7, pc}

08019fce <_ZN6ThreadC1EPKc10osPriority>:

Thread::Thread(const char* name, osPriority priority) : Thread(name, priority, DEFAULT_STACK_SIZE) {
 8019fce:	b580      	push	{r7, lr}
 8019fd0:	b084      	sub	sp, #16
 8019fd2:	af00      	add	r7, sp, #0
 8019fd4:	60f8      	str	r0, [r7, #12]
 8019fd6:	60b9      	str	r1, [r7, #8]
 8019fd8:	4613      	mov	r3, r2
 8019fda:	80fb      	strh	r3, [r7, #6]
 8019fdc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8019fe0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8019fe4:	68b9      	ldr	r1, [r7, #8]
 8019fe6:	68f8      	ldr	r0, [r7, #12]
 8019fe8:	f000 f806 	bl	8019ff8 <_ZN6ThreadC1EPKc10osPrioritym>
	;
}
 8019fec:	68fb      	ldr	r3, [r7, #12]
 8019fee:	4618      	mov	r0, r3
 8019ff0:	3710      	adds	r7, #16
 8019ff2:	46bd      	mov	sp, r7
 8019ff4:	bd80      	pop	{r7, pc}
	...

08019ff8 <_ZN6ThreadC1EPKc10osPrioritym>:

Thread::Thread(const char* name, uint32_t stackSize) : Thread(name, (osPriority) osPriorityNormal, stackSize) {
	;
}

Thread::Thread(const char* name, osPriority priority, uint32_t stackSize) {
 8019ff8:	b580      	push	{r7, lr}
 8019ffa:	b08c      	sub	sp, #48	; 0x30
 8019ffc:	af00      	add	r7, sp, #0
 8019ffe:	60f8      	str	r0, [r7, #12]
 801a000:	60b9      	str	r1, [r7, #8]
 801a002:	603b      	str	r3, [r7, #0]
 801a004:	4613      	mov	r3, r2
 801a006:	80fb      	strh	r3, [r7, #6]
 801a008:	4a11      	ldr	r2, [pc, #68]	; (801a050 <_ZN6ThreadC1EPKc10osPrioritym+0x58>)
 801a00a:	68fb      	ldr	r3, [r7, #12]
 801a00c:	601a      	str	r2, [r3, #0]
	osThreadDef(T, __task_run, priority, 0, stackSize);
 801a00e:	f107 0314 	add.w	r3, r7, #20
 801a012:	2200      	movs	r2, #0
 801a014:	601a      	str	r2, [r3, #0]
 801a016:	605a      	str	r2, [r3, #4]
 801a018:	609a      	str	r2, [r3, #8]
 801a01a:	60da      	str	r2, [r3, #12]
 801a01c:	611a      	str	r2, [r3, #16]
 801a01e:	615a      	str	r2, [r3, #20]
 801a020:	619a      	str	r2, [r3, #24]
 801a022:	4b0c      	ldr	r3, [pc, #48]	; (801a054 <_ZN6ThreadC1EPKc10osPrioritym+0x5c>)
 801a024:	617b      	str	r3, [r7, #20]
 801a026:	4b0c      	ldr	r3, [pc, #48]	; (801a058 <_ZN6ThreadC1EPKc10osPrioritym+0x60>)
 801a028:	61bb      	str	r3, [r7, #24]
 801a02a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801a02e:	83bb      	strh	r3, [r7, #28]
 801a030:	683b      	ldr	r3, [r7, #0]
 801a032:	627b      	str	r3, [r7, #36]	; 0x24
	this->handle = osThreadCreate(osThread(T), this);
 801a034:	f107 0314 	add.w	r3, r7, #20
 801a038:	68f9      	ldr	r1, [r7, #12]
 801a03a:	4618      	mov	r0, r3
 801a03c:	f7f0 fc5b 	bl	800a8f6 <osThreadCreate>
 801a040:	4602      	mov	r2, r0
 801a042:	68fb      	ldr	r3, [r7, #12]
 801a044:	605a      	str	r2, [r3, #4]
}
 801a046:	68fb      	ldr	r3, [r7, #12]
 801a048:	4618      	mov	r0, r3
 801a04a:	3730      	adds	r7, #48	; 0x30
 801a04c:	46bd      	mov	sp, r7
 801a04e:	bd80      	pop	{r7, pc}
 801a050:	0801ffac 	.word	0x0801ffac
 801a054:	0801fda4 	.word	0x0801fda4
 801a058:	08019f8d 	.word	0x08019f8d

0801a05c <_ZN10LWIPThreadC1EPKct>:


static struct netif gnetif; // global network interface
static void onStatusUpdate(struct netif *netif);

LWIPThread::LWIPThread(const char* ip, const uint16_t port) : Thread("Client thread"), ip(ip), port(port) {
 801a05c:	b580      	push	{r7, lr}
 801a05e:	b084      	sub	sp, #16
 801a060:	af00      	add	r7, sp, #0
 801a062:	60f8      	str	r0, [r7, #12]
 801a064:	60b9      	str	r1, [r7, #8]
 801a066:	4613      	mov	r3, r2
 801a068:	80fb      	strh	r3, [r7, #6]
 801a06a:	68fb      	ldr	r3, [r7, #12]
 801a06c:	4908      	ldr	r1, [pc, #32]	; (801a090 <_ZN10LWIPThreadC1EPKct+0x34>)
 801a06e:	4618      	mov	r0, r3
 801a070:	f7ff ff9e 	bl	8019fb0 <_ZN6ThreadC1EPKc>
 801a074:	4a07      	ldr	r2, [pc, #28]	; (801a094 <_ZN10LWIPThreadC1EPKct+0x38>)
 801a076:	68fb      	ldr	r3, [r7, #12]
 801a078:	601a      	str	r2, [r3, #0]
 801a07a:	68fb      	ldr	r3, [r7, #12]
 801a07c:	68ba      	ldr	r2, [r7, #8]
 801a07e:	609a      	str	r2, [r3, #8]
 801a080:	68fb      	ldr	r3, [r7, #12]
 801a082:	88fa      	ldrh	r2, [r7, #6]
 801a084:	819a      	strh	r2, [r3, #12]

}
 801a086:	68fb      	ldr	r3, [r7, #12]
 801a088:	4618      	mov	r0, r3
 801a08a:	3710      	adds	r7, #16
 801a08c:	46bd      	mov	sp, r7
 801a08e:	bd80      	pop	{r7, pc}
 801a090:	0801fda8 	.word	0x0801fda8
 801a094:	0801ffbc 	.word	0x0801ffbc

0801a098 <_ZN10LWIPThread4initEv>:

void LWIPThread::init() {
 801a098:	b5b0      	push	{r4, r5, r7, lr}
 801a09a:	b08e      	sub	sp, #56	; 0x38
 801a09c:	af04      	add	r7, sp, #16
 801a09e:	6078      	str	r0, [r7, #4]
	osDelay(50); // Time to get the shell loaded by Cortex M4
 801a0a0:	2032      	movs	r0, #50	; 0x32
 801a0a2:	f7f0 fc74 	bl	800a98e <osDelay>

	console.printf("Initializing LWIP...\n");
 801a0a6:	4922      	ldr	r1, [pc, #136]	; (801a130 <_ZN10LWIPThread4initEv+0x98>)
 801a0a8:	4822      	ldr	r0, [pc, #136]	; (801a134 <_ZN10LWIPThread4initEv+0x9c>)
 801a0aa:	f7ff fe4c 	bl	8019d46 <_ZN7Console6printfEPKcz>

	tcpip_init( NULL, NULL );
 801a0ae:	2100      	movs	r1, #0
 801a0b0:	2000      	movs	r0, #0
 801a0b2:	f7fe ff65 	bl	8018f80 <tcpip_init>

	/* IP addresses initialization with DHCP (IPv4) */
	local_ip = 0;
 801a0b6:	687b      	ldr	r3, [r7, #4]
 801a0b8:	2200      	movs	r2, #0
 801a0ba:	611a      	str	r2, [r3, #16]
	netmask = 0;
 801a0bc:	687b      	ldr	r3, [r7, #4]
 801a0be:	2200      	movs	r2, #0
 801a0c0:	615a      	str	r2, [r3, #20]
	gateway = 0;
 801a0c2:	687b      	ldr	r3, [r7, #4]
 801a0c4:	2200      	movs	r2, #0
 801a0c6:	619a      	str	r2, [r3, #24]

	/* add the network interface (IPv4/IPv6) with RTOS */
	netif_add(&gnetif, (ip4_addr*) &local_ip, (ip4_addr*) &netmask, (ip4_addr*) &gateway, NULL, &ethernetif_init, &tcpip_input);
 801a0c8:	687b      	ldr	r3, [r7, #4]
 801a0ca:	f103 0110 	add.w	r1, r3, #16
 801a0ce:	687b      	ldr	r3, [r7, #4]
 801a0d0:	f103 0214 	add.w	r2, r3, #20
 801a0d4:	687b      	ldr	r3, [r7, #4]
 801a0d6:	f103 0018 	add.w	r0, r3, #24
 801a0da:	4b17      	ldr	r3, [pc, #92]	; (801a138 <_ZN10LWIPThread4initEv+0xa0>)
 801a0dc:	9302      	str	r3, [sp, #8]
 801a0de:	4b17      	ldr	r3, [pc, #92]	; (801a13c <_ZN10LWIPThread4initEv+0xa4>)
 801a0e0:	9301      	str	r3, [sp, #4]
 801a0e2:	2300      	movs	r3, #0
 801a0e4:	9300      	str	r3, [sp, #0]
 801a0e6:	4603      	mov	r3, r0
 801a0e8:	4815      	ldr	r0, [pc, #84]	; (801a140 <_ZN10LWIPThread4initEv+0xa8>)
 801a0ea:	f7f8 fa83 	bl	80125f4 <netif_add>

	/* Registers the default network interface */
	netif_set_default(&gnetif);
 801a0ee:	4814      	ldr	r0, [pc, #80]	; (801a140 <_ZN10LWIPThread4initEv+0xa8>)
 801a0f0:	f7f8 fc3a 	bl	8012968 <netif_set_default>

	onStatusUpdate(&gnetif);
 801a0f4:	4812      	ldr	r0, [pc, #72]	; (801a140 <_ZN10LWIPThread4initEv+0xa8>)
 801a0f6:	f000 f829 	bl	801a14c <_ZL14onStatusUpdateP5netif>

	netif_set_link_callback(&gnetif, onStatusUpdate);
 801a0fa:	4912      	ldr	r1, [pc, #72]	; (801a144 <_ZN10LWIPThread4initEv+0xac>)
 801a0fc:	4810      	ldr	r0, [pc, #64]	; (801a140 <_ZN10LWIPThread4initEv+0xa8>)
 801a0fe:	f7f8 fd49 	bl	8012b94 <netif_set_link_callback>

	osThreadDef(EthLink, ethernet_link_thread, osPriorityNormal, 0, 1024);
 801a102:	4b11      	ldr	r3, [pc, #68]	; (801a148 <_ZN10LWIPThread4initEv+0xb0>)
 801a104:	f107 040c 	add.w	r4, r7, #12
 801a108:	461d      	mov	r5, r3
 801a10a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801a10c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801a10e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801a112:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	osThreadCreate (osThread(EthLink), &gnetif);
 801a116:	f107 030c 	add.w	r3, r7, #12
 801a11a:	4909      	ldr	r1, [pc, #36]	; (801a140 <_ZN10LWIPThread4initEv+0xa8>)
 801a11c:	4618      	mov	r0, r3
 801a11e:	f7f0 fbea 	bl	800a8f6 <osThreadCreate>

	dhcp_start(&gnetif);
 801a122:	4807      	ldr	r0, [pc, #28]	; (801a140 <_ZN10LWIPThread4initEv+0xa8>)
 801a124:	f7f3 fe24 	bl	800dd70 <dhcp_start>

}
 801a128:	bf00      	nop
 801a12a:	3728      	adds	r7, #40	; 0x28
 801a12c:	46bd      	mov	sp, r7
 801a12e:	bdb0      	pop	{r4, r5, r7, pc}
 801a130:	0801fdb8 	.word	0x0801fdb8
 801a134:	24004970 	.word	0x24004970
 801a138:	08018ebd 	.word	0x08018ebd
 801a13c:	0800a641 	.word	0x0800a641
 801a140:	24004aa8 	.word	0x24004aa8
 801a144:	0801a14d 	.word	0x0801a14d
 801a148:	0801fdd8 	.word	0x0801fdd8

0801a14c <_ZL14onStatusUpdateP5netif>:

void onStatusUpdate(struct netif *netif) {
 801a14c:	b580      	push	{r7, lr}
 801a14e:	b082      	sub	sp, #8
 801a150:	af00      	add	r7, sp, #0
 801a152:	6078      	str	r0, [r7, #4]
	if (netif_is_link_up(netif)) {
 801a154:	687b      	ldr	r3, [r7, #4]
 801a156:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801a15a:	109b      	asrs	r3, r3, #2
 801a15c:	b2db      	uxtb	r3, r3
 801a15e:	f003 0301 	and.w	r3, r3, #1
 801a162:	2b00      	cmp	r3, #0
 801a164:	d008      	beq.n	801a178 <_ZL14onStatusUpdateP5netif+0x2c>
		/* When the netif is fully configured this function must be called */
		netif_set_up(netif);
 801a166:	687b      	ldr	r3, [r7, #4]
 801a168:	4618      	mov	r0, r3
 801a16a:	f7f8 fc0d 	bl	8012988 <netif_set_up>
		console.printf("Link is up\n");
 801a16e:	4908      	ldr	r1, [pc, #32]	; (801a190 <_ZL14onStatusUpdateP5netif+0x44>)
 801a170:	4808      	ldr	r0, [pc, #32]	; (801a194 <_ZL14onStatusUpdateP5netif+0x48>)
 801a172:	f7ff fde8 	bl	8019d46 <_ZN7Console6printfEPKcz>
	} else {
		/* When the netif link is down this function must be called */
		netif_set_down(netif);
		console.printf("Link is down\n");
	}
}
 801a176:	e007      	b.n	801a188 <_ZL14onStatusUpdateP5netif+0x3c>
		netif_set_down(netif);
 801a178:	687b      	ldr	r3, [r7, #4]
 801a17a:	4618      	mov	r0, r3
 801a17c:	f7f8 fc70 	bl	8012a60 <netif_set_down>
		console.printf("Link is down\n");
 801a180:	4905      	ldr	r1, [pc, #20]	; (801a198 <_ZL14onStatusUpdateP5netif+0x4c>)
 801a182:	4804      	ldr	r0, [pc, #16]	; (801a194 <_ZL14onStatusUpdateP5netif+0x48>)
 801a184:	f7ff fddf 	bl	8019d46 <_ZN7Console6printfEPKcz>
}
 801a188:	bf00      	nop
 801a18a:	3708      	adds	r7, #8
 801a18c:	46bd      	mov	sp, r7
 801a18e:	bd80      	pop	{r7, pc}
 801a190:	0801fdf4 	.word	0x0801fdf4
 801a194:	24004970 	.word	0x24004970
 801a198:	0801fe00 	.word	0x0801fe00

0801a19c <_ZN10LWIPThread4loopEv>:

void LWIPThread::loop() {
 801a19c:	b480      	push	{r7}
 801a19e:	b083      	sub	sp, #12
 801a1a0:	af00      	add	r7, sp, #0
 801a1a2:	6078      	str	r0, [r7, #4]

}
 801a1a4:	bf00      	nop
 801a1a6:	370c      	adds	r7, #12
 801a1a8:	46bd      	mov	sp, r7
 801a1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a1ae:	4770      	bx	lr

0801a1b0 <__cxa_guard_acquire>:
 801a1b0:	6803      	ldr	r3, [r0, #0]
 801a1b2:	07db      	lsls	r3, r3, #31
 801a1b4:	d406      	bmi.n	801a1c4 <__cxa_guard_acquire+0x14>
 801a1b6:	7843      	ldrb	r3, [r0, #1]
 801a1b8:	b103      	cbz	r3, 801a1bc <__cxa_guard_acquire+0xc>
 801a1ba:	deff      	udf	#255	; 0xff
 801a1bc:	2301      	movs	r3, #1
 801a1be:	7043      	strb	r3, [r0, #1]
 801a1c0:	4618      	mov	r0, r3
 801a1c2:	4770      	bx	lr
 801a1c4:	2000      	movs	r0, #0
 801a1c6:	4770      	bx	lr

0801a1c8 <__cxa_guard_release>:
 801a1c8:	2301      	movs	r3, #1
 801a1ca:	6003      	str	r3, [r0, #0]
 801a1cc:	4770      	bx	lr

0801a1ce <__cxa_pure_virtual>:
 801a1ce:	b508      	push	{r3, lr}
 801a1d0:	f000 f80c 	bl	801a1ec <_ZSt9terminatev>

0801a1d4 <_ZN10__cxxabiv111__terminateEPFvvE>:
 801a1d4:	b508      	push	{r3, lr}
 801a1d6:	4780      	blx	r0
 801a1d8:	f000 f80d 	bl	801a1f6 <abort>

0801a1dc <_ZSt13get_terminatev>:
 801a1dc:	4b02      	ldr	r3, [pc, #8]	; (801a1e8 <_ZSt13get_terminatev+0xc>)
 801a1de:	6818      	ldr	r0, [r3, #0]
 801a1e0:	f3bf 8f5b 	dmb	ish
 801a1e4:	4770      	bx	lr
 801a1e6:	bf00      	nop
 801a1e8:	24000038 	.word	0x24000038

0801a1ec <_ZSt9terminatev>:
 801a1ec:	b508      	push	{r3, lr}
 801a1ee:	f7ff fff5 	bl	801a1dc <_ZSt13get_terminatev>
 801a1f2:	f7ff ffef 	bl	801a1d4 <_ZN10__cxxabiv111__terminateEPFvvE>

0801a1f6 <abort>:
 801a1f6:	b508      	push	{r3, lr}
 801a1f8:	2006      	movs	r0, #6
 801a1fa:	f000 fd29 	bl	801ac50 <raise>
 801a1fe:	2001      	movs	r0, #1
 801a200:	f7e6 fe72 	bl	8000ee8 <_exit>

0801a204 <atexit>:
 801a204:	2300      	movs	r3, #0
 801a206:	4601      	mov	r1, r0
 801a208:	461a      	mov	r2, r3
 801a20a:	4618      	mov	r0, r3
 801a20c:	f000 be2a 	b.w	801ae64 <__register_exitproc>

0801a210 <__libc_init_array>:
 801a210:	b570      	push	{r4, r5, r6, lr}
 801a212:	4e0d      	ldr	r6, [pc, #52]	; (801a248 <__libc_init_array+0x38>)
 801a214:	4c0d      	ldr	r4, [pc, #52]	; (801a24c <__libc_init_array+0x3c>)
 801a216:	1ba4      	subs	r4, r4, r6
 801a218:	10a4      	asrs	r4, r4, #2
 801a21a:	2500      	movs	r5, #0
 801a21c:	42a5      	cmp	r5, r4
 801a21e:	d109      	bne.n	801a234 <__libc_init_array+0x24>
 801a220:	4e0b      	ldr	r6, [pc, #44]	; (801a250 <__libc_init_array+0x40>)
 801a222:	4c0c      	ldr	r4, [pc, #48]	; (801a254 <__libc_init_array+0x44>)
 801a224:	f002 fd60 	bl	801cce8 <_init>
 801a228:	1ba4      	subs	r4, r4, r6
 801a22a:	10a4      	asrs	r4, r4, #2
 801a22c:	2500      	movs	r5, #0
 801a22e:	42a5      	cmp	r5, r4
 801a230:	d105      	bne.n	801a23e <__libc_init_array+0x2e>
 801a232:	bd70      	pop	{r4, r5, r6, pc}
 801a234:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801a238:	4798      	blx	r3
 801a23a:	3501      	adds	r5, #1
 801a23c:	e7ee      	b.n	801a21c <__libc_init_array+0xc>
 801a23e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801a242:	4798      	blx	r3
 801a244:	3501      	adds	r5, #1
 801a246:	e7f2      	b.n	801a22e <__libc_init_array+0x1e>
 801a248:	08020290 	.word	0x08020290
 801a24c:	08020290 	.word	0x08020290
 801a250:	08020290 	.word	0x08020290
 801a254:	08020298 	.word	0x08020298

0801a258 <__ascii_mbtowc>:
 801a258:	b082      	sub	sp, #8
 801a25a:	b901      	cbnz	r1, 801a25e <__ascii_mbtowc+0x6>
 801a25c:	a901      	add	r1, sp, #4
 801a25e:	b142      	cbz	r2, 801a272 <__ascii_mbtowc+0x1a>
 801a260:	b14b      	cbz	r3, 801a276 <__ascii_mbtowc+0x1e>
 801a262:	7813      	ldrb	r3, [r2, #0]
 801a264:	600b      	str	r3, [r1, #0]
 801a266:	7812      	ldrb	r2, [r2, #0]
 801a268:	1c10      	adds	r0, r2, #0
 801a26a:	bf18      	it	ne
 801a26c:	2001      	movne	r0, #1
 801a26e:	b002      	add	sp, #8
 801a270:	4770      	bx	lr
 801a272:	4610      	mov	r0, r2
 801a274:	e7fb      	b.n	801a26e <__ascii_mbtowc+0x16>
 801a276:	f06f 0001 	mvn.w	r0, #1
 801a27a:	e7f8      	b.n	801a26e <__ascii_mbtowc+0x16>

0801a27c <memcmp>:
 801a27c:	b530      	push	{r4, r5, lr}
 801a27e:	2400      	movs	r4, #0
 801a280:	42a2      	cmp	r2, r4
 801a282:	d101      	bne.n	801a288 <memcmp+0xc>
 801a284:	2000      	movs	r0, #0
 801a286:	e007      	b.n	801a298 <memcmp+0x1c>
 801a288:	5d03      	ldrb	r3, [r0, r4]
 801a28a:	3401      	adds	r4, #1
 801a28c:	190d      	adds	r5, r1, r4
 801a28e:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801a292:	42ab      	cmp	r3, r5
 801a294:	d0f4      	beq.n	801a280 <memcmp+0x4>
 801a296:	1b58      	subs	r0, r3, r5
 801a298:	bd30      	pop	{r4, r5, pc}

0801a29a <memcpy>:
 801a29a:	b510      	push	{r4, lr}
 801a29c:	1e43      	subs	r3, r0, #1
 801a29e:	440a      	add	r2, r1
 801a2a0:	4291      	cmp	r1, r2
 801a2a2:	d100      	bne.n	801a2a6 <memcpy+0xc>
 801a2a4:	bd10      	pop	{r4, pc}
 801a2a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a2aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a2ae:	e7f7      	b.n	801a2a0 <memcpy+0x6>

0801a2b0 <memmove>:
 801a2b0:	4288      	cmp	r0, r1
 801a2b2:	b510      	push	{r4, lr}
 801a2b4:	eb01 0302 	add.w	r3, r1, r2
 801a2b8:	d807      	bhi.n	801a2ca <memmove+0x1a>
 801a2ba:	1e42      	subs	r2, r0, #1
 801a2bc:	4299      	cmp	r1, r3
 801a2be:	d00a      	beq.n	801a2d6 <memmove+0x26>
 801a2c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a2c4:	f802 4f01 	strb.w	r4, [r2, #1]!
 801a2c8:	e7f8      	b.n	801a2bc <memmove+0xc>
 801a2ca:	4283      	cmp	r3, r0
 801a2cc:	d9f5      	bls.n	801a2ba <memmove+0xa>
 801a2ce:	1881      	adds	r1, r0, r2
 801a2d0:	1ad2      	subs	r2, r2, r3
 801a2d2:	42d3      	cmn	r3, r2
 801a2d4:	d100      	bne.n	801a2d8 <memmove+0x28>
 801a2d6:	bd10      	pop	{r4, pc}
 801a2d8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a2dc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801a2e0:	e7f7      	b.n	801a2d2 <memmove+0x22>

0801a2e2 <memset>:
 801a2e2:	4402      	add	r2, r0
 801a2e4:	4603      	mov	r3, r0
 801a2e6:	4293      	cmp	r3, r2
 801a2e8:	d100      	bne.n	801a2ec <memset+0xa>
 801a2ea:	4770      	bx	lr
 801a2ec:	f803 1b01 	strb.w	r1, [r3], #1
 801a2f0:	e7f9      	b.n	801a2e6 <memset+0x4>

0801a2f2 <__cvt>:
 801a2f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a2f4:	ed2d 8b02 	vpush	{d8}
 801a2f8:	eeb0 8b40 	vmov.f64	d8, d0
 801a2fc:	b085      	sub	sp, #20
 801a2fe:	4617      	mov	r7, r2
 801a300:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801a302:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801a304:	ee18 2a90 	vmov	r2, s17
 801a308:	f025 0520 	bic.w	r5, r5, #32
 801a30c:	2a00      	cmp	r2, #0
 801a30e:	bfb6      	itet	lt
 801a310:	222d      	movlt	r2, #45	; 0x2d
 801a312:	2200      	movge	r2, #0
 801a314:	eeb1 8b40 	vneglt.f64	d8, d0
 801a318:	2d46      	cmp	r5, #70	; 0x46
 801a31a:	460c      	mov	r4, r1
 801a31c:	701a      	strb	r2, [r3, #0]
 801a31e:	d004      	beq.n	801a32a <__cvt+0x38>
 801a320:	2d45      	cmp	r5, #69	; 0x45
 801a322:	d100      	bne.n	801a326 <__cvt+0x34>
 801a324:	3401      	adds	r4, #1
 801a326:	2102      	movs	r1, #2
 801a328:	e000      	b.n	801a32c <__cvt+0x3a>
 801a32a:	2103      	movs	r1, #3
 801a32c:	ab03      	add	r3, sp, #12
 801a32e:	9301      	str	r3, [sp, #4]
 801a330:	ab02      	add	r3, sp, #8
 801a332:	9300      	str	r3, [sp, #0]
 801a334:	4622      	mov	r2, r4
 801a336:	4633      	mov	r3, r6
 801a338:	eeb0 0b48 	vmov.f64	d0, d8
 801a33c:	f000 fe84 	bl	801b048 <_dtoa_r>
 801a340:	2d47      	cmp	r5, #71	; 0x47
 801a342:	d101      	bne.n	801a348 <__cvt+0x56>
 801a344:	07fb      	lsls	r3, r7, #31
 801a346:	d51e      	bpl.n	801a386 <__cvt+0x94>
 801a348:	2d46      	cmp	r5, #70	; 0x46
 801a34a:	eb00 0304 	add.w	r3, r0, r4
 801a34e:	d10c      	bne.n	801a36a <__cvt+0x78>
 801a350:	7802      	ldrb	r2, [r0, #0]
 801a352:	2a30      	cmp	r2, #48	; 0x30
 801a354:	d107      	bne.n	801a366 <__cvt+0x74>
 801a356:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a35a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a35e:	bf1c      	itt	ne
 801a360:	f1c4 0401 	rsbne	r4, r4, #1
 801a364:	6034      	strne	r4, [r6, #0]
 801a366:	6832      	ldr	r2, [r6, #0]
 801a368:	4413      	add	r3, r2
 801a36a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a36e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a372:	d007      	beq.n	801a384 <__cvt+0x92>
 801a374:	2130      	movs	r1, #48	; 0x30
 801a376:	9a03      	ldr	r2, [sp, #12]
 801a378:	429a      	cmp	r2, r3
 801a37a:	d204      	bcs.n	801a386 <__cvt+0x94>
 801a37c:	1c54      	adds	r4, r2, #1
 801a37e:	9403      	str	r4, [sp, #12]
 801a380:	7011      	strb	r1, [r2, #0]
 801a382:	e7f8      	b.n	801a376 <__cvt+0x84>
 801a384:	9303      	str	r3, [sp, #12]
 801a386:	9b03      	ldr	r3, [sp, #12]
 801a388:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a38a:	1a1b      	subs	r3, r3, r0
 801a38c:	6013      	str	r3, [r2, #0]
 801a38e:	b005      	add	sp, #20
 801a390:	ecbd 8b02 	vpop	{d8}
 801a394:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801a396 <__exponent>:
 801a396:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a398:	2900      	cmp	r1, #0
 801a39a:	4604      	mov	r4, r0
 801a39c:	bfba      	itte	lt
 801a39e:	4249      	neglt	r1, r1
 801a3a0:	232d      	movlt	r3, #45	; 0x2d
 801a3a2:	232b      	movge	r3, #43	; 0x2b
 801a3a4:	2909      	cmp	r1, #9
 801a3a6:	f804 2b02 	strb.w	r2, [r4], #2
 801a3aa:	7043      	strb	r3, [r0, #1]
 801a3ac:	dd20      	ble.n	801a3f0 <__exponent+0x5a>
 801a3ae:	f10d 0307 	add.w	r3, sp, #7
 801a3b2:	461f      	mov	r7, r3
 801a3b4:	260a      	movs	r6, #10
 801a3b6:	fb91 f5f6 	sdiv	r5, r1, r6
 801a3ba:	fb06 1115 	mls	r1, r6, r5, r1
 801a3be:	3130      	adds	r1, #48	; 0x30
 801a3c0:	2d09      	cmp	r5, #9
 801a3c2:	f803 1c01 	strb.w	r1, [r3, #-1]
 801a3c6:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 801a3ca:	4629      	mov	r1, r5
 801a3cc:	dc09      	bgt.n	801a3e2 <__exponent+0x4c>
 801a3ce:	3130      	adds	r1, #48	; 0x30
 801a3d0:	3b02      	subs	r3, #2
 801a3d2:	f802 1c01 	strb.w	r1, [r2, #-1]
 801a3d6:	42bb      	cmp	r3, r7
 801a3d8:	4622      	mov	r2, r4
 801a3da:	d304      	bcc.n	801a3e6 <__exponent+0x50>
 801a3dc:	1a10      	subs	r0, r2, r0
 801a3de:	b003      	add	sp, #12
 801a3e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a3e2:	4613      	mov	r3, r2
 801a3e4:	e7e7      	b.n	801a3b6 <__exponent+0x20>
 801a3e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a3ea:	f804 2b01 	strb.w	r2, [r4], #1
 801a3ee:	e7f2      	b.n	801a3d6 <__exponent+0x40>
 801a3f0:	2330      	movs	r3, #48	; 0x30
 801a3f2:	4419      	add	r1, r3
 801a3f4:	7083      	strb	r3, [r0, #2]
 801a3f6:	1d02      	adds	r2, r0, #4
 801a3f8:	70c1      	strb	r1, [r0, #3]
 801a3fa:	e7ef      	b.n	801a3dc <__exponent+0x46>
 801a3fc:	0000      	movs	r0, r0
	...

0801a400 <_printf_float>:
 801a400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a404:	b08d      	sub	sp, #52	; 0x34
 801a406:	460c      	mov	r4, r1
 801a408:	4616      	mov	r6, r2
 801a40a:	461f      	mov	r7, r3
 801a40c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801a410:	4605      	mov	r5, r0
 801a412:	f001 fcdf 	bl	801bdd4 <_localeconv_r>
 801a416:	f8d0 b000 	ldr.w	fp, [r0]
 801a41a:	4658      	mov	r0, fp
 801a41c:	f7e5 ff60 	bl	80002e0 <strlen>
 801a420:	2300      	movs	r3, #0
 801a422:	930a      	str	r3, [sp, #40]	; 0x28
 801a424:	f8d8 3000 	ldr.w	r3, [r8]
 801a428:	9005      	str	r0, [sp, #20]
 801a42a:	3307      	adds	r3, #7
 801a42c:	f023 0307 	bic.w	r3, r3, #7
 801a430:	f103 0108 	add.w	r1, r3, #8
 801a434:	f894 9018 	ldrb.w	r9, [r4, #24]
 801a438:	6822      	ldr	r2, [r4, #0]
 801a43a:	f8c8 1000 	str.w	r1, [r8]
 801a43e:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a442:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 801a446:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 801a6d0 <_printf_float+0x2d0>
 801a44a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 801a44e:	eeb0 6bc0 	vabs.f64	d6, d0
 801a452:	eeb4 6b47 	vcmp.f64	d6, d7
 801a456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a45a:	dd24      	ble.n	801a4a6 <_printf_float+0xa6>
 801a45c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801a460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a464:	d502      	bpl.n	801a46c <_printf_float+0x6c>
 801a466:	232d      	movs	r3, #45	; 0x2d
 801a468:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a46c:	499a      	ldr	r1, [pc, #616]	; (801a6d8 <_printf_float+0x2d8>)
 801a46e:	4b9b      	ldr	r3, [pc, #620]	; (801a6dc <_printf_float+0x2dc>)
 801a470:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801a474:	bf8c      	ite	hi
 801a476:	4688      	movhi	r8, r1
 801a478:	4698      	movls	r8, r3
 801a47a:	f022 0204 	bic.w	r2, r2, #4
 801a47e:	2303      	movs	r3, #3
 801a480:	6123      	str	r3, [r4, #16]
 801a482:	6022      	str	r2, [r4, #0]
 801a484:	f04f 0a00 	mov.w	sl, #0
 801a488:	9700      	str	r7, [sp, #0]
 801a48a:	4633      	mov	r3, r6
 801a48c:	aa0b      	add	r2, sp, #44	; 0x2c
 801a48e:	4621      	mov	r1, r4
 801a490:	4628      	mov	r0, r5
 801a492:	f000 f9e1 	bl	801a858 <_printf_common>
 801a496:	3001      	adds	r0, #1
 801a498:	f040 8089 	bne.w	801a5ae <_printf_float+0x1ae>
 801a49c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a4a0:	b00d      	add	sp, #52	; 0x34
 801a4a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a4a6:	eeb4 0b40 	vcmp.f64	d0, d0
 801a4aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a4ae:	d702      	bvc.n	801a4b6 <_printf_float+0xb6>
 801a4b0:	498b      	ldr	r1, [pc, #556]	; (801a6e0 <_printf_float+0x2e0>)
 801a4b2:	4b8c      	ldr	r3, [pc, #560]	; (801a6e4 <_printf_float+0x2e4>)
 801a4b4:	e7dc      	b.n	801a470 <_printf_float+0x70>
 801a4b6:	6861      	ldr	r1, [r4, #4]
 801a4b8:	1c4b      	adds	r3, r1, #1
 801a4ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801a4be:	ab0a      	add	r3, sp, #40	; 0x28
 801a4c0:	a809      	add	r0, sp, #36	; 0x24
 801a4c2:	d13b      	bne.n	801a53c <_printf_float+0x13c>
 801a4c4:	2106      	movs	r1, #6
 801a4c6:	6061      	str	r1, [r4, #4]
 801a4c8:	f04f 0c00 	mov.w	ip, #0
 801a4cc:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 801a4d0:	e9cd 0900 	strd	r0, r9, [sp]
 801a4d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a4d8:	6022      	str	r2, [r4, #0]
 801a4da:	6861      	ldr	r1, [r4, #4]
 801a4dc:	4628      	mov	r0, r5
 801a4de:	f7ff ff08 	bl	801a2f2 <__cvt>
 801a4e2:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 801a4e6:	2b47      	cmp	r3, #71	; 0x47
 801a4e8:	4680      	mov	r8, r0
 801a4ea:	d109      	bne.n	801a500 <_printf_float+0x100>
 801a4ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a4ee:	1cd8      	adds	r0, r3, #3
 801a4f0:	db02      	blt.n	801a4f8 <_printf_float+0xf8>
 801a4f2:	6862      	ldr	r2, [r4, #4]
 801a4f4:	4293      	cmp	r3, r2
 801a4f6:	dd47      	ble.n	801a588 <_printf_float+0x188>
 801a4f8:	f1a9 0902 	sub.w	r9, r9, #2
 801a4fc:	fa5f f989 	uxtb.w	r9, r9
 801a500:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801a504:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a506:	d824      	bhi.n	801a552 <_printf_float+0x152>
 801a508:	3901      	subs	r1, #1
 801a50a:	464a      	mov	r2, r9
 801a50c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801a510:	9109      	str	r1, [sp, #36]	; 0x24
 801a512:	f7ff ff40 	bl	801a396 <__exponent>
 801a516:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a518:	1813      	adds	r3, r2, r0
 801a51a:	2a01      	cmp	r2, #1
 801a51c:	4682      	mov	sl, r0
 801a51e:	6123      	str	r3, [r4, #16]
 801a520:	dc02      	bgt.n	801a528 <_printf_float+0x128>
 801a522:	6822      	ldr	r2, [r4, #0]
 801a524:	07d1      	lsls	r1, r2, #31
 801a526:	d501      	bpl.n	801a52c <_printf_float+0x12c>
 801a528:	3301      	adds	r3, #1
 801a52a:	6123      	str	r3, [r4, #16]
 801a52c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801a530:	2b00      	cmp	r3, #0
 801a532:	d0a9      	beq.n	801a488 <_printf_float+0x88>
 801a534:	232d      	movs	r3, #45	; 0x2d
 801a536:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a53a:	e7a5      	b.n	801a488 <_printf_float+0x88>
 801a53c:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 801a540:	f000 8178 	beq.w	801a834 <_printf_float+0x434>
 801a544:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801a548:	d1be      	bne.n	801a4c8 <_printf_float+0xc8>
 801a54a:	2900      	cmp	r1, #0
 801a54c:	d1bc      	bne.n	801a4c8 <_printf_float+0xc8>
 801a54e:	2101      	movs	r1, #1
 801a550:	e7b9      	b.n	801a4c6 <_printf_float+0xc6>
 801a552:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801a556:	d119      	bne.n	801a58c <_printf_float+0x18c>
 801a558:	2900      	cmp	r1, #0
 801a55a:	6863      	ldr	r3, [r4, #4]
 801a55c:	dd0c      	ble.n	801a578 <_printf_float+0x178>
 801a55e:	6121      	str	r1, [r4, #16]
 801a560:	b913      	cbnz	r3, 801a568 <_printf_float+0x168>
 801a562:	6822      	ldr	r2, [r4, #0]
 801a564:	07d2      	lsls	r2, r2, #31
 801a566:	d502      	bpl.n	801a56e <_printf_float+0x16e>
 801a568:	3301      	adds	r3, #1
 801a56a:	440b      	add	r3, r1
 801a56c:	6123      	str	r3, [r4, #16]
 801a56e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a570:	65a3      	str	r3, [r4, #88]	; 0x58
 801a572:	f04f 0a00 	mov.w	sl, #0
 801a576:	e7d9      	b.n	801a52c <_printf_float+0x12c>
 801a578:	b913      	cbnz	r3, 801a580 <_printf_float+0x180>
 801a57a:	6822      	ldr	r2, [r4, #0]
 801a57c:	07d0      	lsls	r0, r2, #31
 801a57e:	d501      	bpl.n	801a584 <_printf_float+0x184>
 801a580:	3302      	adds	r3, #2
 801a582:	e7f3      	b.n	801a56c <_printf_float+0x16c>
 801a584:	2301      	movs	r3, #1
 801a586:	e7f1      	b.n	801a56c <_printf_float+0x16c>
 801a588:	f04f 0967 	mov.w	r9, #103	; 0x67
 801a58c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801a590:	4293      	cmp	r3, r2
 801a592:	db05      	blt.n	801a5a0 <_printf_float+0x1a0>
 801a594:	6822      	ldr	r2, [r4, #0]
 801a596:	6123      	str	r3, [r4, #16]
 801a598:	07d1      	lsls	r1, r2, #31
 801a59a:	d5e8      	bpl.n	801a56e <_printf_float+0x16e>
 801a59c:	3301      	adds	r3, #1
 801a59e:	e7e5      	b.n	801a56c <_printf_float+0x16c>
 801a5a0:	2b00      	cmp	r3, #0
 801a5a2:	bfd4      	ite	le
 801a5a4:	f1c3 0302 	rsble	r3, r3, #2
 801a5a8:	2301      	movgt	r3, #1
 801a5aa:	4413      	add	r3, r2
 801a5ac:	e7de      	b.n	801a56c <_printf_float+0x16c>
 801a5ae:	6823      	ldr	r3, [r4, #0]
 801a5b0:	055a      	lsls	r2, r3, #21
 801a5b2:	d407      	bmi.n	801a5c4 <_printf_float+0x1c4>
 801a5b4:	6923      	ldr	r3, [r4, #16]
 801a5b6:	4642      	mov	r2, r8
 801a5b8:	4631      	mov	r1, r6
 801a5ba:	4628      	mov	r0, r5
 801a5bc:	47b8      	blx	r7
 801a5be:	3001      	adds	r0, #1
 801a5c0:	d12a      	bne.n	801a618 <_printf_float+0x218>
 801a5c2:	e76b      	b.n	801a49c <_printf_float+0x9c>
 801a5c4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801a5c8:	f240 80de 	bls.w	801a788 <_printf_float+0x388>
 801a5cc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801a5d0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a5d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a5d8:	d133      	bne.n	801a642 <_printf_float+0x242>
 801a5da:	2301      	movs	r3, #1
 801a5dc:	4a42      	ldr	r2, [pc, #264]	; (801a6e8 <_printf_float+0x2e8>)
 801a5de:	4631      	mov	r1, r6
 801a5e0:	4628      	mov	r0, r5
 801a5e2:	47b8      	blx	r7
 801a5e4:	3001      	adds	r0, #1
 801a5e6:	f43f af59 	beq.w	801a49c <_printf_float+0x9c>
 801a5ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a5ee:	429a      	cmp	r2, r3
 801a5f0:	db02      	blt.n	801a5f8 <_printf_float+0x1f8>
 801a5f2:	6823      	ldr	r3, [r4, #0]
 801a5f4:	07d8      	lsls	r0, r3, #31
 801a5f6:	d50f      	bpl.n	801a618 <_printf_float+0x218>
 801a5f8:	9b05      	ldr	r3, [sp, #20]
 801a5fa:	465a      	mov	r2, fp
 801a5fc:	4631      	mov	r1, r6
 801a5fe:	4628      	mov	r0, r5
 801a600:	47b8      	blx	r7
 801a602:	3001      	adds	r0, #1
 801a604:	f43f af4a 	beq.w	801a49c <_printf_float+0x9c>
 801a608:	f04f 0800 	mov.w	r8, #0
 801a60c:	f104 091a 	add.w	r9, r4, #26
 801a610:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a612:	3b01      	subs	r3, #1
 801a614:	4543      	cmp	r3, r8
 801a616:	dc09      	bgt.n	801a62c <_printf_float+0x22c>
 801a618:	6823      	ldr	r3, [r4, #0]
 801a61a:	079b      	lsls	r3, r3, #30
 801a61c:	f100 8105 	bmi.w	801a82a <_printf_float+0x42a>
 801a620:	68e0      	ldr	r0, [r4, #12]
 801a622:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a624:	4298      	cmp	r0, r3
 801a626:	bfb8      	it	lt
 801a628:	4618      	movlt	r0, r3
 801a62a:	e739      	b.n	801a4a0 <_printf_float+0xa0>
 801a62c:	2301      	movs	r3, #1
 801a62e:	464a      	mov	r2, r9
 801a630:	4631      	mov	r1, r6
 801a632:	4628      	mov	r0, r5
 801a634:	47b8      	blx	r7
 801a636:	3001      	adds	r0, #1
 801a638:	f43f af30 	beq.w	801a49c <_printf_float+0x9c>
 801a63c:	f108 0801 	add.w	r8, r8, #1
 801a640:	e7e6      	b.n	801a610 <_printf_float+0x210>
 801a642:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a644:	2b00      	cmp	r3, #0
 801a646:	dc2b      	bgt.n	801a6a0 <_printf_float+0x2a0>
 801a648:	2301      	movs	r3, #1
 801a64a:	4a27      	ldr	r2, [pc, #156]	; (801a6e8 <_printf_float+0x2e8>)
 801a64c:	4631      	mov	r1, r6
 801a64e:	4628      	mov	r0, r5
 801a650:	47b8      	blx	r7
 801a652:	3001      	adds	r0, #1
 801a654:	f43f af22 	beq.w	801a49c <_printf_float+0x9c>
 801a658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a65a:	b923      	cbnz	r3, 801a666 <_printf_float+0x266>
 801a65c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a65e:	b913      	cbnz	r3, 801a666 <_printf_float+0x266>
 801a660:	6823      	ldr	r3, [r4, #0]
 801a662:	07d9      	lsls	r1, r3, #31
 801a664:	d5d8      	bpl.n	801a618 <_printf_float+0x218>
 801a666:	9b05      	ldr	r3, [sp, #20]
 801a668:	465a      	mov	r2, fp
 801a66a:	4631      	mov	r1, r6
 801a66c:	4628      	mov	r0, r5
 801a66e:	47b8      	blx	r7
 801a670:	3001      	adds	r0, #1
 801a672:	f43f af13 	beq.w	801a49c <_printf_float+0x9c>
 801a676:	f04f 0900 	mov.w	r9, #0
 801a67a:	f104 0a1a 	add.w	sl, r4, #26
 801a67e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a680:	425b      	negs	r3, r3
 801a682:	454b      	cmp	r3, r9
 801a684:	dc01      	bgt.n	801a68a <_printf_float+0x28a>
 801a686:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a688:	e795      	b.n	801a5b6 <_printf_float+0x1b6>
 801a68a:	2301      	movs	r3, #1
 801a68c:	4652      	mov	r2, sl
 801a68e:	4631      	mov	r1, r6
 801a690:	4628      	mov	r0, r5
 801a692:	47b8      	blx	r7
 801a694:	3001      	adds	r0, #1
 801a696:	f43f af01 	beq.w	801a49c <_printf_float+0x9c>
 801a69a:	f109 0901 	add.w	r9, r9, #1
 801a69e:	e7ee      	b.n	801a67e <_printf_float+0x27e>
 801a6a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a6a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a6a4:	429a      	cmp	r2, r3
 801a6a6:	bfa8      	it	ge
 801a6a8:	461a      	movge	r2, r3
 801a6aa:	2a00      	cmp	r2, #0
 801a6ac:	4691      	mov	r9, r2
 801a6ae:	dd07      	ble.n	801a6c0 <_printf_float+0x2c0>
 801a6b0:	4613      	mov	r3, r2
 801a6b2:	4631      	mov	r1, r6
 801a6b4:	4642      	mov	r2, r8
 801a6b6:	4628      	mov	r0, r5
 801a6b8:	47b8      	blx	r7
 801a6ba:	3001      	adds	r0, #1
 801a6bc:	f43f aeee 	beq.w	801a49c <_printf_float+0x9c>
 801a6c0:	f104 031a 	add.w	r3, r4, #26
 801a6c4:	f04f 0a00 	mov.w	sl, #0
 801a6c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a6cc:	9307      	str	r3, [sp, #28]
 801a6ce:	e017      	b.n	801a700 <_printf_float+0x300>
 801a6d0:	ffffffff 	.word	0xffffffff
 801a6d4:	7fefffff 	.word	0x7fefffff
 801a6d8:	0801ffd6 	.word	0x0801ffd6
 801a6dc:	0801ffd2 	.word	0x0801ffd2
 801a6e0:	0801ffde 	.word	0x0801ffde
 801a6e4:	0801ffda 	.word	0x0801ffda
 801a6e8:	0801ffe2 	.word	0x0801ffe2
 801a6ec:	2301      	movs	r3, #1
 801a6ee:	9a07      	ldr	r2, [sp, #28]
 801a6f0:	4631      	mov	r1, r6
 801a6f2:	4628      	mov	r0, r5
 801a6f4:	47b8      	blx	r7
 801a6f6:	3001      	adds	r0, #1
 801a6f8:	f43f aed0 	beq.w	801a49c <_printf_float+0x9c>
 801a6fc:	f10a 0a01 	add.w	sl, sl, #1
 801a700:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a702:	9306      	str	r3, [sp, #24]
 801a704:	eba3 0309 	sub.w	r3, r3, r9
 801a708:	4553      	cmp	r3, sl
 801a70a:	dcef      	bgt.n	801a6ec <_printf_float+0x2ec>
 801a70c:	9b06      	ldr	r3, [sp, #24]
 801a70e:	4498      	add	r8, r3
 801a710:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a714:	429a      	cmp	r2, r3
 801a716:	db15      	blt.n	801a744 <_printf_float+0x344>
 801a718:	6823      	ldr	r3, [r4, #0]
 801a71a:	07da      	lsls	r2, r3, #31
 801a71c:	d412      	bmi.n	801a744 <_printf_float+0x344>
 801a71e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a720:	9a06      	ldr	r2, [sp, #24]
 801a722:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a724:	1a9a      	subs	r2, r3, r2
 801a726:	eba3 0a01 	sub.w	sl, r3, r1
 801a72a:	4592      	cmp	sl, r2
 801a72c:	bfa8      	it	ge
 801a72e:	4692      	movge	sl, r2
 801a730:	f1ba 0f00 	cmp.w	sl, #0
 801a734:	dc0e      	bgt.n	801a754 <_printf_float+0x354>
 801a736:	f04f 0800 	mov.w	r8, #0
 801a73a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a73e:	f104 091a 	add.w	r9, r4, #26
 801a742:	e019      	b.n	801a778 <_printf_float+0x378>
 801a744:	9b05      	ldr	r3, [sp, #20]
 801a746:	465a      	mov	r2, fp
 801a748:	4631      	mov	r1, r6
 801a74a:	4628      	mov	r0, r5
 801a74c:	47b8      	blx	r7
 801a74e:	3001      	adds	r0, #1
 801a750:	d1e5      	bne.n	801a71e <_printf_float+0x31e>
 801a752:	e6a3      	b.n	801a49c <_printf_float+0x9c>
 801a754:	4653      	mov	r3, sl
 801a756:	4642      	mov	r2, r8
 801a758:	4631      	mov	r1, r6
 801a75a:	4628      	mov	r0, r5
 801a75c:	47b8      	blx	r7
 801a75e:	3001      	adds	r0, #1
 801a760:	d1e9      	bne.n	801a736 <_printf_float+0x336>
 801a762:	e69b      	b.n	801a49c <_printf_float+0x9c>
 801a764:	2301      	movs	r3, #1
 801a766:	464a      	mov	r2, r9
 801a768:	4631      	mov	r1, r6
 801a76a:	4628      	mov	r0, r5
 801a76c:	47b8      	blx	r7
 801a76e:	3001      	adds	r0, #1
 801a770:	f43f ae94 	beq.w	801a49c <_printf_float+0x9c>
 801a774:	f108 0801 	add.w	r8, r8, #1
 801a778:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a77c:	1a9b      	subs	r3, r3, r2
 801a77e:	eba3 030a 	sub.w	r3, r3, sl
 801a782:	4543      	cmp	r3, r8
 801a784:	dcee      	bgt.n	801a764 <_printf_float+0x364>
 801a786:	e747      	b.n	801a618 <_printf_float+0x218>
 801a788:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a78a:	2a01      	cmp	r2, #1
 801a78c:	dc01      	bgt.n	801a792 <_printf_float+0x392>
 801a78e:	07db      	lsls	r3, r3, #31
 801a790:	d539      	bpl.n	801a806 <_printf_float+0x406>
 801a792:	2301      	movs	r3, #1
 801a794:	4642      	mov	r2, r8
 801a796:	4631      	mov	r1, r6
 801a798:	4628      	mov	r0, r5
 801a79a:	47b8      	blx	r7
 801a79c:	3001      	adds	r0, #1
 801a79e:	f43f ae7d 	beq.w	801a49c <_printf_float+0x9c>
 801a7a2:	9b05      	ldr	r3, [sp, #20]
 801a7a4:	465a      	mov	r2, fp
 801a7a6:	4631      	mov	r1, r6
 801a7a8:	4628      	mov	r0, r5
 801a7aa:	47b8      	blx	r7
 801a7ac:	3001      	adds	r0, #1
 801a7ae:	f108 0801 	add.w	r8, r8, #1
 801a7b2:	f43f ae73 	beq.w	801a49c <_printf_float+0x9c>
 801a7b6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801a7ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a7bc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a7c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a7c4:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 801a7c8:	d018      	beq.n	801a7fc <_printf_float+0x3fc>
 801a7ca:	4642      	mov	r2, r8
 801a7cc:	4631      	mov	r1, r6
 801a7ce:	4628      	mov	r0, r5
 801a7d0:	47b8      	blx	r7
 801a7d2:	3001      	adds	r0, #1
 801a7d4:	d10e      	bne.n	801a7f4 <_printf_float+0x3f4>
 801a7d6:	e661      	b.n	801a49c <_printf_float+0x9c>
 801a7d8:	2301      	movs	r3, #1
 801a7da:	464a      	mov	r2, r9
 801a7dc:	4631      	mov	r1, r6
 801a7de:	4628      	mov	r0, r5
 801a7e0:	47b8      	blx	r7
 801a7e2:	3001      	adds	r0, #1
 801a7e4:	f43f ae5a 	beq.w	801a49c <_printf_float+0x9c>
 801a7e8:	f108 0801 	add.w	r8, r8, #1
 801a7ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a7ee:	3b01      	subs	r3, #1
 801a7f0:	4543      	cmp	r3, r8
 801a7f2:	dcf1      	bgt.n	801a7d8 <_printf_float+0x3d8>
 801a7f4:	4653      	mov	r3, sl
 801a7f6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801a7fa:	e6dd      	b.n	801a5b8 <_printf_float+0x1b8>
 801a7fc:	f04f 0800 	mov.w	r8, #0
 801a800:	f104 091a 	add.w	r9, r4, #26
 801a804:	e7f2      	b.n	801a7ec <_printf_float+0x3ec>
 801a806:	2301      	movs	r3, #1
 801a808:	e7df      	b.n	801a7ca <_printf_float+0x3ca>
 801a80a:	2301      	movs	r3, #1
 801a80c:	464a      	mov	r2, r9
 801a80e:	4631      	mov	r1, r6
 801a810:	4628      	mov	r0, r5
 801a812:	47b8      	blx	r7
 801a814:	3001      	adds	r0, #1
 801a816:	f43f ae41 	beq.w	801a49c <_printf_float+0x9c>
 801a81a:	f108 0801 	add.w	r8, r8, #1
 801a81e:	68e3      	ldr	r3, [r4, #12]
 801a820:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a822:	1a9b      	subs	r3, r3, r2
 801a824:	4543      	cmp	r3, r8
 801a826:	dcf0      	bgt.n	801a80a <_printf_float+0x40a>
 801a828:	e6fa      	b.n	801a620 <_printf_float+0x220>
 801a82a:	f04f 0800 	mov.w	r8, #0
 801a82e:	f104 0919 	add.w	r9, r4, #25
 801a832:	e7f4      	b.n	801a81e <_printf_float+0x41e>
 801a834:	2900      	cmp	r1, #0
 801a836:	f43f ae8a 	beq.w	801a54e <_printf_float+0x14e>
 801a83a:	f04f 0c00 	mov.w	ip, #0
 801a83e:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 801a842:	e9cd 0900 	strd	r0, r9, [sp]
 801a846:	6022      	str	r2, [r4, #0]
 801a848:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a84c:	4628      	mov	r0, r5
 801a84e:	f7ff fd50 	bl	801a2f2 <__cvt>
 801a852:	4680      	mov	r8, r0
 801a854:	e64a      	b.n	801a4ec <_printf_float+0xec>
 801a856:	bf00      	nop

0801a858 <_printf_common>:
 801a858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a85c:	4691      	mov	r9, r2
 801a85e:	461f      	mov	r7, r3
 801a860:	688a      	ldr	r2, [r1, #8]
 801a862:	690b      	ldr	r3, [r1, #16]
 801a864:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801a868:	4293      	cmp	r3, r2
 801a86a:	bfb8      	it	lt
 801a86c:	4613      	movlt	r3, r2
 801a86e:	f8c9 3000 	str.w	r3, [r9]
 801a872:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801a876:	4606      	mov	r6, r0
 801a878:	460c      	mov	r4, r1
 801a87a:	b112      	cbz	r2, 801a882 <_printf_common+0x2a>
 801a87c:	3301      	adds	r3, #1
 801a87e:	f8c9 3000 	str.w	r3, [r9]
 801a882:	6823      	ldr	r3, [r4, #0]
 801a884:	0699      	lsls	r1, r3, #26
 801a886:	bf42      	ittt	mi
 801a888:	f8d9 3000 	ldrmi.w	r3, [r9]
 801a88c:	3302      	addmi	r3, #2
 801a88e:	f8c9 3000 	strmi.w	r3, [r9]
 801a892:	6825      	ldr	r5, [r4, #0]
 801a894:	f015 0506 	ands.w	r5, r5, #6
 801a898:	d107      	bne.n	801a8aa <_printf_common+0x52>
 801a89a:	f104 0a19 	add.w	sl, r4, #25
 801a89e:	68e3      	ldr	r3, [r4, #12]
 801a8a0:	f8d9 2000 	ldr.w	r2, [r9]
 801a8a4:	1a9b      	subs	r3, r3, r2
 801a8a6:	42ab      	cmp	r3, r5
 801a8a8:	dc28      	bgt.n	801a8fc <_printf_common+0xa4>
 801a8aa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801a8ae:	6822      	ldr	r2, [r4, #0]
 801a8b0:	3300      	adds	r3, #0
 801a8b2:	bf18      	it	ne
 801a8b4:	2301      	movne	r3, #1
 801a8b6:	0692      	lsls	r2, r2, #26
 801a8b8:	d42d      	bmi.n	801a916 <_printf_common+0xbe>
 801a8ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801a8be:	4639      	mov	r1, r7
 801a8c0:	4630      	mov	r0, r6
 801a8c2:	47c0      	blx	r8
 801a8c4:	3001      	adds	r0, #1
 801a8c6:	d020      	beq.n	801a90a <_printf_common+0xb2>
 801a8c8:	6823      	ldr	r3, [r4, #0]
 801a8ca:	68e5      	ldr	r5, [r4, #12]
 801a8cc:	f8d9 2000 	ldr.w	r2, [r9]
 801a8d0:	f003 0306 	and.w	r3, r3, #6
 801a8d4:	2b04      	cmp	r3, #4
 801a8d6:	bf08      	it	eq
 801a8d8:	1aad      	subeq	r5, r5, r2
 801a8da:	68a3      	ldr	r3, [r4, #8]
 801a8dc:	6922      	ldr	r2, [r4, #16]
 801a8de:	bf0c      	ite	eq
 801a8e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a8e4:	2500      	movne	r5, #0
 801a8e6:	4293      	cmp	r3, r2
 801a8e8:	bfc4      	itt	gt
 801a8ea:	1a9b      	subgt	r3, r3, r2
 801a8ec:	18ed      	addgt	r5, r5, r3
 801a8ee:	f04f 0900 	mov.w	r9, #0
 801a8f2:	341a      	adds	r4, #26
 801a8f4:	454d      	cmp	r5, r9
 801a8f6:	d11a      	bne.n	801a92e <_printf_common+0xd6>
 801a8f8:	2000      	movs	r0, #0
 801a8fa:	e008      	b.n	801a90e <_printf_common+0xb6>
 801a8fc:	2301      	movs	r3, #1
 801a8fe:	4652      	mov	r2, sl
 801a900:	4639      	mov	r1, r7
 801a902:	4630      	mov	r0, r6
 801a904:	47c0      	blx	r8
 801a906:	3001      	adds	r0, #1
 801a908:	d103      	bne.n	801a912 <_printf_common+0xba>
 801a90a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a90e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a912:	3501      	adds	r5, #1
 801a914:	e7c3      	b.n	801a89e <_printf_common+0x46>
 801a916:	18e1      	adds	r1, r4, r3
 801a918:	1c5a      	adds	r2, r3, #1
 801a91a:	2030      	movs	r0, #48	; 0x30
 801a91c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801a920:	4422      	add	r2, r4
 801a922:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801a926:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801a92a:	3302      	adds	r3, #2
 801a92c:	e7c5      	b.n	801a8ba <_printf_common+0x62>
 801a92e:	2301      	movs	r3, #1
 801a930:	4622      	mov	r2, r4
 801a932:	4639      	mov	r1, r7
 801a934:	4630      	mov	r0, r6
 801a936:	47c0      	blx	r8
 801a938:	3001      	adds	r0, #1
 801a93a:	d0e6      	beq.n	801a90a <_printf_common+0xb2>
 801a93c:	f109 0901 	add.w	r9, r9, #1
 801a940:	e7d8      	b.n	801a8f4 <_printf_common+0x9c>
	...

0801a944 <_printf_i>:
 801a944:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a948:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801a94c:	460c      	mov	r4, r1
 801a94e:	7e09      	ldrb	r1, [r1, #24]
 801a950:	b085      	sub	sp, #20
 801a952:	296e      	cmp	r1, #110	; 0x6e
 801a954:	4617      	mov	r7, r2
 801a956:	4606      	mov	r6, r0
 801a958:	4698      	mov	r8, r3
 801a95a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a95c:	f000 80b3 	beq.w	801aac6 <_printf_i+0x182>
 801a960:	d822      	bhi.n	801a9a8 <_printf_i+0x64>
 801a962:	2963      	cmp	r1, #99	; 0x63
 801a964:	d036      	beq.n	801a9d4 <_printf_i+0x90>
 801a966:	d80a      	bhi.n	801a97e <_printf_i+0x3a>
 801a968:	2900      	cmp	r1, #0
 801a96a:	f000 80b9 	beq.w	801aae0 <_printf_i+0x19c>
 801a96e:	2958      	cmp	r1, #88	; 0x58
 801a970:	f000 8083 	beq.w	801aa7a <_printf_i+0x136>
 801a974:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a978:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801a97c:	e032      	b.n	801a9e4 <_printf_i+0xa0>
 801a97e:	2964      	cmp	r1, #100	; 0x64
 801a980:	d001      	beq.n	801a986 <_printf_i+0x42>
 801a982:	2969      	cmp	r1, #105	; 0x69
 801a984:	d1f6      	bne.n	801a974 <_printf_i+0x30>
 801a986:	6820      	ldr	r0, [r4, #0]
 801a988:	6813      	ldr	r3, [r2, #0]
 801a98a:	0605      	lsls	r5, r0, #24
 801a98c:	f103 0104 	add.w	r1, r3, #4
 801a990:	d52a      	bpl.n	801a9e8 <_printf_i+0xa4>
 801a992:	681b      	ldr	r3, [r3, #0]
 801a994:	6011      	str	r1, [r2, #0]
 801a996:	2b00      	cmp	r3, #0
 801a998:	da03      	bge.n	801a9a2 <_printf_i+0x5e>
 801a99a:	222d      	movs	r2, #45	; 0x2d
 801a99c:	425b      	negs	r3, r3
 801a99e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801a9a2:	486f      	ldr	r0, [pc, #444]	; (801ab60 <_printf_i+0x21c>)
 801a9a4:	220a      	movs	r2, #10
 801a9a6:	e039      	b.n	801aa1c <_printf_i+0xd8>
 801a9a8:	2973      	cmp	r1, #115	; 0x73
 801a9aa:	f000 809d 	beq.w	801aae8 <_printf_i+0x1a4>
 801a9ae:	d808      	bhi.n	801a9c2 <_printf_i+0x7e>
 801a9b0:	296f      	cmp	r1, #111	; 0x6f
 801a9b2:	d020      	beq.n	801a9f6 <_printf_i+0xb2>
 801a9b4:	2970      	cmp	r1, #112	; 0x70
 801a9b6:	d1dd      	bne.n	801a974 <_printf_i+0x30>
 801a9b8:	6823      	ldr	r3, [r4, #0]
 801a9ba:	f043 0320 	orr.w	r3, r3, #32
 801a9be:	6023      	str	r3, [r4, #0]
 801a9c0:	e003      	b.n	801a9ca <_printf_i+0x86>
 801a9c2:	2975      	cmp	r1, #117	; 0x75
 801a9c4:	d017      	beq.n	801a9f6 <_printf_i+0xb2>
 801a9c6:	2978      	cmp	r1, #120	; 0x78
 801a9c8:	d1d4      	bne.n	801a974 <_printf_i+0x30>
 801a9ca:	2378      	movs	r3, #120	; 0x78
 801a9cc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801a9d0:	4864      	ldr	r0, [pc, #400]	; (801ab64 <_printf_i+0x220>)
 801a9d2:	e055      	b.n	801aa80 <_printf_i+0x13c>
 801a9d4:	6813      	ldr	r3, [r2, #0]
 801a9d6:	1d19      	adds	r1, r3, #4
 801a9d8:	681b      	ldr	r3, [r3, #0]
 801a9da:	6011      	str	r1, [r2, #0]
 801a9dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a9e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a9e4:	2301      	movs	r3, #1
 801a9e6:	e08c      	b.n	801ab02 <_printf_i+0x1be>
 801a9e8:	681b      	ldr	r3, [r3, #0]
 801a9ea:	6011      	str	r1, [r2, #0]
 801a9ec:	f010 0f40 	tst.w	r0, #64	; 0x40
 801a9f0:	bf18      	it	ne
 801a9f2:	b21b      	sxthne	r3, r3
 801a9f4:	e7cf      	b.n	801a996 <_printf_i+0x52>
 801a9f6:	6813      	ldr	r3, [r2, #0]
 801a9f8:	6825      	ldr	r5, [r4, #0]
 801a9fa:	1d18      	adds	r0, r3, #4
 801a9fc:	6010      	str	r0, [r2, #0]
 801a9fe:	0628      	lsls	r0, r5, #24
 801aa00:	d501      	bpl.n	801aa06 <_printf_i+0xc2>
 801aa02:	681b      	ldr	r3, [r3, #0]
 801aa04:	e002      	b.n	801aa0c <_printf_i+0xc8>
 801aa06:	0668      	lsls	r0, r5, #25
 801aa08:	d5fb      	bpl.n	801aa02 <_printf_i+0xbe>
 801aa0a:	881b      	ldrh	r3, [r3, #0]
 801aa0c:	4854      	ldr	r0, [pc, #336]	; (801ab60 <_printf_i+0x21c>)
 801aa0e:	296f      	cmp	r1, #111	; 0x6f
 801aa10:	bf14      	ite	ne
 801aa12:	220a      	movne	r2, #10
 801aa14:	2208      	moveq	r2, #8
 801aa16:	2100      	movs	r1, #0
 801aa18:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801aa1c:	6865      	ldr	r5, [r4, #4]
 801aa1e:	60a5      	str	r5, [r4, #8]
 801aa20:	2d00      	cmp	r5, #0
 801aa22:	f2c0 8095 	blt.w	801ab50 <_printf_i+0x20c>
 801aa26:	6821      	ldr	r1, [r4, #0]
 801aa28:	f021 0104 	bic.w	r1, r1, #4
 801aa2c:	6021      	str	r1, [r4, #0]
 801aa2e:	2b00      	cmp	r3, #0
 801aa30:	d13d      	bne.n	801aaae <_printf_i+0x16a>
 801aa32:	2d00      	cmp	r5, #0
 801aa34:	f040 808e 	bne.w	801ab54 <_printf_i+0x210>
 801aa38:	4665      	mov	r5, ip
 801aa3a:	2a08      	cmp	r2, #8
 801aa3c:	d10b      	bne.n	801aa56 <_printf_i+0x112>
 801aa3e:	6823      	ldr	r3, [r4, #0]
 801aa40:	07db      	lsls	r3, r3, #31
 801aa42:	d508      	bpl.n	801aa56 <_printf_i+0x112>
 801aa44:	6923      	ldr	r3, [r4, #16]
 801aa46:	6862      	ldr	r2, [r4, #4]
 801aa48:	429a      	cmp	r2, r3
 801aa4a:	bfde      	ittt	le
 801aa4c:	2330      	movle	r3, #48	; 0x30
 801aa4e:	f805 3c01 	strble.w	r3, [r5, #-1]
 801aa52:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801aa56:	ebac 0305 	sub.w	r3, ip, r5
 801aa5a:	6123      	str	r3, [r4, #16]
 801aa5c:	f8cd 8000 	str.w	r8, [sp]
 801aa60:	463b      	mov	r3, r7
 801aa62:	aa03      	add	r2, sp, #12
 801aa64:	4621      	mov	r1, r4
 801aa66:	4630      	mov	r0, r6
 801aa68:	f7ff fef6 	bl	801a858 <_printf_common>
 801aa6c:	3001      	adds	r0, #1
 801aa6e:	d14d      	bne.n	801ab0c <_printf_i+0x1c8>
 801aa70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801aa74:	b005      	add	sp, #20
 801aa76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801aa7a:	4839      	ldr	r0, [pc, #228]	; (801ab60 <_printf_i+0x21c>)
 801aa7c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801aa80:	6813      	ldr	r3, [r2, #0]
 801aa82:	6821      	ldr	r1, [r4, #0]
 801aa84:	1d1d      	adds	r5, r3, #4
 801aa86:	681b      	ldr	r3, [r3, #0]
 801aa88:	6015      	str	r5, [r2, #0]
 801aa8a:	060a      	lsls	r2, r1, #24
 801aa8c:	d50b      	bpl.n	801aaa6 <_printf_i+0x162>
 801aa8e:	07ca      	lsls	r2, r1, #31
 801aa90:	bf44      	itt	mi
 801aa92:	f041 0120 	orrmi.w	r1, r1, #32
 801aa96:	6021      	strmi	r1, [r4, #0]
 801aa98:	b91b      	cbnz	r3, 801aaa2 <_printf_i+0x15e>
 801aa9a:	6822      	ldr	r2, [r4, #0]
 801aa9c:	f022 0220 	bic.w	r2, r2, #32
 801aaa0:	6022      	str	r2, [r4, #0]
 801aaa2:	2210      	movs	r2, #16
 801aaa4:	e7b7      	b.n	801aa16 <_printf_i+0xd2>
 801aaa6:	064d      	lsls	r5, r1, #25
 801aaa8:	bf48      	it	mi
 801aaaa:	b29b      	uxthmi	r3, r3
 801aaac:	e7ef      	b.n	801aa8e <_printf_i+0x14a>
 801aaae:	4665      	mov	r5, ip
 801aab0:	fbb3 f1f2 	udiv	r1, r3, r2
 801aab4:	fb02 3311 	mls	r3, r2, r1, r3
 801aab8:	5cc3      	ldrb	r3, [r0, r3]
 801aaba:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801aabe:	460b      	mov	r3, r1
 801aac0:	2900      	cmp	r1, #0
 801aac2:	d1f5      	bne.n	801aab0 <_printf_i+0x16c>
 801aac4:	e7b9      	b.n	801aa3a <_printf_i+0xf6>
 801aac6:	6813      	ldr	r3, [r2, #0]
 801aac8:	6825      	ldr	r5, [r4, #0]
 801aaca:	6961      	ldr	r1, [r4, #20]
 801aacc:	1d18      	adds	r0, r3, #4
 801aace:	6010      	str	r0, [r2, #0]
 801aad0:	0628      	lsls	r0, r5, #24
 801aad2:	681b      	ldr	r3, [r3, #0]
 801aad4:	d501      	bpl.n	801aada <_printf_i+0x196>
 801aad6:	6019      	str	r1, [r3, #0]
 801aad8:	e002      	b.n	801aae0 <_printf_i+0x19c>
 801aada:	066a      	lsls	r2, r5, #25
 801aadc:	d5fb      	bpl.n	801aad6 <_printf_i+0x192>
 801aade:	8019      	strh	r1, [r3, #0]
 801aae0:	2300      	movs	r3, #0
 801aae2:	6123      	str	r3, [r4, #16]
 801aae4:	4665      	mov	r5, ip
 801aae6:	e7b9      	b.n	801aa5c <_printf_i+0x118>
 801aae8:	6813      	ldr	r3, [r2, #0]
 801aaea:	1d19      	adds	r1, r3, #4
 801aaec:	6011      	str	r1, [r2, #0]
 801aaee:	681d      	ldr	r5, [r3, #0]
 801aaf0:	6862      	ldr	r2, [r4, #4]
 801aaf2:	2100      	movs	r1, #0
 801aaf4:	4628      	mov	r0, r5
 801aaf6:	f7e5 fbfb 	bl	80002f0 <memchr>
 801aafa:	b108      	cbz	r0, 801ab00 <_printf_i+0x1bc>
 801aafc:	1b40      	subs	r0, r0, r5
 801aafe:	6060      	str	r0, [r4, #4]
 801ab00:	6863      	ldr	r3, [r4, #4]
 801ab02:	6123      	str	r3, [r4, #16]
 801ab04:	2300      	movs	r3, #0
 801ab06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801ab0a:	e7a7      	b.n	801aa5c <_printf_i+0x118>
 801ab0c:	6923      	ldr	r3, [r4, #16]
 801ab0e:	462a      	mov	r2, r5
 801ab10:	4639      	mov	r1, r7
 801ab12:	4630      	mov	r0, r6
 801ab14:	47c0      	blx	r8
 801ab16:	3001      	adds	r0, #1
 801ab18:	d0aa      	beq.n	801aa70 <_printf_i+0x12c>
 801ab1a:	6823      	ldr	r3, [r4, #0]
 801ab1c:	079b      	lsls	r3, r3, #30
 801ab1e:	d413      	bmi.n	801ab48 <_printf_i+0x204>
 801ab20:	68e0      	ldr	r0, [r4, #12]
 801ab22:	9b03      	ldr	r3, [sp, #12]
 801ab24:	4298      	cmp	r0, r3
 801ab26:	bfb8      	it	lt
 801ab28:	4618      	movlt	r0, r3
 801ab2a:	e7a3      	b.n	801aa74 <_printf_i+0x130>
 801ab2c:	2301      	movs	r3, #1
 801ab2e:	464a      	mov	r2, r9
 801ab30:	4639      	mov	r1, r7
 801ab32:	4630      	mov	r0, r6
 801ab34:	47c0      	blx	r8
 801ab36:	3001      	adds	r0, #1
 801ab38:	d09a      	beq.n	801aa70 <_printf_i+0x12c>
 801ab3a:	3501      	adds	r5, #1
 801ab3c:	68e3      	ldr	r3, [r4, #12]
 801ab3e:	9a03      	ldr	r2, [sp, #12]
 801ab40:	1a9b      	subs	r3, r3, r2
 801ab42:	42ab      	cmp	r3, r5
 801ab44:	dcf2      	bgt.n	801ab2c <_printf_i+0x1e8>
 801ab46:	e7eb      	b.n	801ab20 <_printf_i+0x1dc>
 801ab48:	2500      	movs	r5, #0
 801ab4a:	f104 0919 	add.w	r9, r4, #25
 801ab4e:	e7f5      	b.n	801ab3c <_printf_i+0x1f8>
 801ab50:	2b00      	cmp	r3, #0
 801ab52:	d1ac      	bne.n	801aaae <_printf_i+0x16a>
 801ab54:	7803      	ldrb	r3, [r0, #0]
 801ab56:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801ab5a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801ab5e:	e76c      	b.n	801aa3a <_printf_i+0xf6>
 801ab60:	0801ffe4 	.word	0x0801ffe4
 801ab64:	0801fff5 	.word	0x0801fff5

0801ab68 <iprintf>:
 801ab68:	b40f      	push	{r0, r1, r2, r3}
 801ab6a:	4b0a      	ldr	r3, [pc, #40]	; (801ab94 <iprintf+0x2c>)
 801ab6c:	b513      	push	{r0, r1, r4, lr}
 801ab6e:	681c      	ldr	r4, [r3, #0]
 801ab70:	b124      	cbz	r4, 801ab7c <iprintf+0x14>
 801ab72:	69a3      	ldr	r3, [r4, #24]
 801ab74:	b913      	cbnz	r3, 801ab7c <iprintf+0x14>
 801ab76:	4620      	mov	r0, r4
 801ab78:	f001 f8a2 	bl	801bcc0 <__sinit>
 801ab7c:	ab05      	add	r3, sp, #20
 801ab7e:	9a04      	ldr	r2, [sp, #16]
 801ab80:	68a1      	ldr	r1, [r4, #8]
 801ab82:	9301      	str	r3, [sp, #4]
 801ab84:	4620      	mov	r0, r4
 801ab86:	f001 fead 	bl	801c8e4 <_vfiprintf_r>
 801ab8a:	b002      	add	sp, #8
 801ab8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ab90:	b004      	add	sp, #16
 801ab92:	4770      	bx	lr
 801ab94:	2400003c 	.word	0x2400003c

0801ab98 <rand>:
 801ab98:	b538      	push	{r3, r4, r5, lr}
 801ab9a:	4b13      	ldr	r3, [pc, #76]	; (801abe8 <rand+0x50>)
 801ab9c:	681c      	ldr	r4, [r3, #0]
 801ab9e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801aba0:	b97b      	cbnz	r3, 801abc2 <rand+0x2a>
 801aba2:	2018      	movs	r0, #24
 801aba4:	f001 f988 	bl	801beb8 <malloc>
 801aba8:	4a10      	ldr	r2, [pc, #64]	; (801abec <rand+0x54>)
 801abaa:	4b11      	ldr	r3, [pc, #68]	; (801abf0 <rand+0x58>)
 801abac:	63a0      	str	r0, [r4, #56]	; 0x38
 801abae:	e9c0 2300 	strd	r2, r3, [r0]
 801abb2:	4b10      	ldr	r3, [pc, #64]	; (801abf4 <rand+0x5c>)
 801abb4:	6083      	str	r3, [r0, #8]
 801abb6:	230b      	movs	r3, #11
 801abb8:	8183      	strh	r3, [r0, #12]
 801abba:	2201      	movs	r2, #1
 801abbc:	2300      	movs	r3, #0
 801abbe:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801abc2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801abc4:	480c      	ldr	r0, [pc, #48]	; (801abf8 <rand+0x60>)
 801abc6:	690a      	ldr	r2, [r1, #16]
 801abc8:	694b      	ldr	r3, [r1, #20]
 801abca:	4c0c      	ldr	r4, [pc, #48]	; (801abfc <rand+0x64>)
 801abcc:	4350      	muls	r0, r2
 801abce:	fb04 0003 	mla	r0, r4, r3, r0
 801abd2:	fba2 2304 	umull	r2, r3, r2, r4
 801abd6:	4403      	add	r3, r0
 801abd8:	1c54      	adds	r4, r2, #1
 801abda:	f143 0500 	adc.w	r5, r3, #0
 801abde:	e9c1 4504 	strd	r4, r5, [r1, #16]
 801abe2:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 801abe6:	bd38      	pop	{r3, r4, r5, pc}
 801abe8:	2400003c 	.word	0x2400003c
 801abec:	abcd330e 	.word	0xabcd330e
 801abf0:	e66d1234 	.word	0xe66d1234
 801abf4:	0005deec 	.word	0x0005deec
 801abf8:	5851f42d 	.word	0x5851f42d
 801abfc:	4c957f2d 	.word	0x4c957f2d

0801ac00 <_raise_r>:
 801ac00:	291f      	cmp	r1, #31
 801ac02:	b538      	push	{r3, r4, r5, lr}
 801ac04:	4604      	mov	r4, r0
 801ac06:	460d      	mov	r5, r1
 801ac08:	d904      	bls.n	801ac14 <_raise_r+0x14>
 801ac0a:	2316      	movs	r3, #22
 801ac0c:	6003      	str	r3, [r0, #0]
 801ac0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801ac12:	bd38      	pop	{r3, r4, r5, pc}
 801ac14:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801ac16:	b112      	cbz	r2, 801ac1e <_raise_r+0x1e>
 801ac18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801ac1c:	b94b      	cbnz	r3, 801ac32 <_raise_r+0x32>
 801ac1e:	4620      	mov	r0, r4
 801ac20:	f000 f830 	bl	801ac84 <_getpid_r>
 801ac24:	462a      	mov	r2, r5
 801ac26:	4601      	mov	r1, r0
 801ac28:	4620      	mov	r0, r4
 801ac2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ac2e:	f000 b817 	b.w	801ac60 <_kill_r>
 801ac32:	2b01      	cmp	r3, #1
 801ac34:	d00a      	beq.n	801ac4c <_raise_r+0x4c>
 801ac36:	1c59      	adds	r1, r3, #1
 801ac38:	d103      	bne.n	801ac42 <_raise_r+0x42>
 801ac3a:	2316      	movs	r3, #22
 801ac3c:	6003      	str	r3, [r0, #0]
 801ac3e:	2001      	movs	r0, #1
 801ac40:	e7e7      	b.n	801ac12 <_raise_r+0x12>
 801ac42:	2400      	movs	r4, #0
 801ac44:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801ac48:	4628      	mov	r0, r5
 801ac4a:	4798      	blx	r3
 801ac4c:	2000      	movs	r0, #0
 801ac4e:	e7e0      	b.n	801ac12 <_raise_r+0x12>

0801ac50 <raise>:
 801ac50:	4b02      	ldr	r3, [pc, #8]	; (801ac5c <raise+0xc>)
 801ac52:	4601      	mov	r1, r0
 801ac54:	6818      	ldr	r0, [r3, #0]
 801ac56:	f7ff bfd3 	b.w	801ac00 <_raise_r>
 801ac5a:	bf00      	nop
 801ac5c:	2400003c 	.word	0x2400003c

0801ac60 <_kill_r>:
 801ac60:	b538      	push	{r3, r4, r5, lr}
 801ac62:	4c07      	ldr	r4, [pc, #28]	; (801ac80 <_kill_r+0x20>)
 801ac64:	2300      	movs	r3, #0
 801ac66:	4605      	mov	r5, r0
 801ac68:	4608      	mov	r0, r1
 801ac6a:	4611      	mov	r1, r2
 801ac6c:	6023      	str	r3, [r4, #0]
 801ac6e:	f7e6 f929 	bl	8000ec4 <_kill>
 801ac72:	1c43      	adds	r3, r0, #1
 801ac74:	d102      	bne.n	801ac7c <_kill_r+0x1c>
 801ac76:	6823      	ldr	r3, [r4, #0]
 801ac78:	b103      	cbz	r3, 801ac7c <_kill_r+0x1c>
 801ac7a:	602b      	str	r3, [r5, #0]
 801ac7c:	bd38      	pop	{r3, r4, r5, pc}
 801ac7e:	bf00      	nop
 801ac80:	24008a3c 	.word	0x24008a3c

0801ac84 <_getpid_r>:
 801ac84:	f7e6 b916 	b.w	8000eb4 <_getpid>

0801ac88 <_vsiprintf_r>:
 801ac88:	b500      	push	{lr}
 801ac8a:	b09b      	sub	sp, #108	; 0x6c
 801ac8c:	9100      	str	r1, [sp, #0]
 801ac8e:	9104      	str	r1, [sp, #16]
 801ac90:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801ac94:	9105      	str	r1, [sp, #20]
 801ac96:	9102      	str	r1, [sp, #8]
 801ac98:	4905      	ldr	r1, [pc, #20]	; (801acb0 <_vsiprintf_r+0x28>)
 801ac9a:	9103      	str	r1, [sp, #12]
 801ac9c:	4669      	mov	r1, sp
 801ac9e:	f001 fcff 	bl	801c6a0 <_svfiprintf_r>
 801aca2:	9b00      	ldr	r3, [sp, #0]
 801aca4:	2200      	movs	r2, #0
 801aca6:	701a      	strb	r2, [r3, #0]
 801aca8:	b01b      	add	sp, #108	; 0x6c
 801acaa:	f85d fb04 	ldr.w	pc, [sp], #4
 801acae:	bf00      	nop
 801acb0:	ffff0208 	.word	0xffff0208

0801acb4 <vsiprintf>:
 801acb4:	4613      	mov	r3, r2
 801acb6:	460a      	mov	r2, r1
 801acb8:	4601      	mov	r1, r0
 801acba:	4802      	ldr	r0, [pc, #8]	; (801acc4 <vsiprintf+0x10>)
 801acbc:	6800      	ldr	r0, [r0, #0]
 801acbe:	f7ff bfe3 	b.w	801ac88 <_vsiprintf_r>
 801acc2:	bf00      	nop
 801acc4:	2400003c 	.word	0x2400003c

0801acc8 <__swbuf_r>:
 801acc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801acca:	460e      	mov	r6, r1
 801accc:	4614      	mov	r4, r2
 801acce:	4605      	mov	r5, r0
 801acd0:	b118      	cbz	r0, 801acda <__swbuf_r+0x12>
 801acd2:	6983      	ldr	r3, [r0, #24]
 801acd4:	b90b      	cbnz	r3, 801acda <__swbuf_r+0x12>
 801acd6:	f000 fff3 	bl	801bcc0 <__sinit>
 801acda:	4b21      	ldr	r3, [pc, #132]	; (801ad60 <__swbuf_r+0x98>)
 801acdc:	429c      	cmp	r4, r3
 801acde:	d12a      	bne.n	801ad36 <__swbuf_r+0x6e>
 801ace0:	686c      	ldr	r4, [r5, #4]
 801ace2:	69a3      	ldr	r3, [r4, #24]
 801ace4:	60a3      	str	r3, [r4, #8]
 801ace6:	89a3      	ldrh	r3, [r4, #12]
 801ace8:	071a      	lsls	r2, r3, #28
 801acea:	d52e      	bpl.n	801ad4a <__swbuf_r+0x82>
 801acec:	6923      	ldr	r3, [r4, #16]
 801acee:	b363      	cbz	r3, 801ad4a <__swbuf_r+0x82>
 801acf0:	6923      	ldr	r3, [r4, #16]
 801acf2:	6820      	ldr	r0, [r4, #0]
 801acf4:	1ac0      	subs	r0, r0, r3
 801acf6:	6963      	ldr	r3, [r4, #20]
 801acf8:	b2f6      	uxtb	r6, r6
 801acfa:	4283      	cmp	r3, r0
 801acfc:	4637      	mov	r7, r6
 801acfe:	dc04      	bgt.n	801ad0a <__swbuf_r+0x42>
 801ad00:	4621      	mov	r1, r4
 801ad02:	4628      	mov	r0, r5
 801ad04:	f000 ff72 	bl	801bbec <_fflush_r>
 801ad08:	bb28      	cbnz	r0, 801ad56 <__swbuf_r+0x8e>
 801ad0a:	68a3      	ldr	r3, [r4, #8]
 801ad0c:	3b01      	subs	r3, #1
 801ad0e:	60a3      	str	r3, [r4, #8]
 801ad10:	6823      	ldr	r3, [r4, #0]
 801ad12:	1c5a      	adds	r2, r3, #1
 801ad14:	6022      	str	r2, [r4, #0]
 801ad16:	701e      	strb	r6, [r3, #0]
 801ad18:	6963      	ldr	r3, [r4, #20]
 801ad1a:	3001      	adds	r0, #1
 801ad1c:	4283      	cmp	r3, r0
 801ad1e:	d004      	beq.n	801ad2a <__swbuf_r+0x62>
 801ad20:	89a3      	ldrh	r3, [r4, #12]
 801ad22:	07db      	lsls	r3, r3, #31
 801ad24:	d519      	bpl.n	801ad5a <__swbuf_r+0x92>
 801ad26:	2e0a      	cmp	r6, #10
 801ad28:	d117      	bne.n	801ad5a <__swbuf_r+0x92>
 801ad2a:	4621      	mov	r1, r4
 801ad2c:	4628      	mov	r0, r5
 801ad2e:	f000 ff5d 	bl	801bbec <_fflush_r>
 801ad32:	b190      	cbz	r0, 801ad5a <__swbuf_r+0x92>
 801ad34:	e00f      	b.n	801ad56 <__swbuf_r+0x8e>
 801ad36:	4b0b      	ldr	r3, [pc, #44]	; (801ad64 <__swbuf_r+0x9c>)
 801ad38:	429c      	cmp	r4, r3
 801ad3a:	d101      	bne.n	801ad40 <__swbuf_r+0x78>
 801ad3c:	68ac      	ldr	r4, [r5, #8]
 801ad3e:	e7d0      	b.n	801ace2 <__swbuf_r+0x1a>
 801ad40:	4b09      	ldr	r3, [pc, #36]	; (801ad68 <__swbuf_r+0xa0>)
 801ad42:	429c      	cmp	r4, r3
 801ad44:	bf08      	it	eq
 801ad46:	68ec      	ldreq	r4, [r5, #12]
 801ad48:	e7cb      	b.n	801ace2 <__swbuf_r+0x1a>
 801ad4a:	4621      	mov	r1, r4
 801ad4c:	4628      	mov	r0, r5
 801ad4e:	f000 f81b 	bl	801ad88 <__swsetup_r>
 801ad52:	2800      	cmp	r0, #0
 801ad54:	d0cc      	beq.n	801acf0 <__swbuf_r+0x28>
 801ad56:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801ad5a:	4638      	mov	r0, r7
 801ad5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ad5e:	bf00      	nop
 801ad60:	08020134 	.word	0x08020134
 801ad64:	08020154 	.word	0x08020154
 801ad68:	08020114 	.word	0x08020114

0801ad6c <__ascii_wctomb>:
 801ad6c:	b149      	cbz	r1, 801ad82 <__ascii_wctomb+0x16>
 801ad6e:	2aff      	cmp	r2, #255	; 0xff
 801ad70:	bf85      	ittet	hi
 801ad72:	238a      	movhi	r3, #138	; 0x8a
 801ad74:	6003      	strhi	r3, [r0, #0]
 801ad76:	700a      	strbls	r2, [r1, #0]
 801ad78:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 801ad7c:	bf98      	it	ls
 801ad7e:	2001      	movls	r0, #1
 801ad80:	4770      	bx	lr
 801ad82:	4608      	mov	r0, r1
 801ad84:	4770      	bx	lr
	...

0801ad88 <__swsetup_r>:
 801ad88:	4b32      	ldr	r3, [pc, #200]	; (801ae54 <__swsetup_r+0xcc>)
 801ad8a:	b570      	push	{r4, r5, r6, lr}
 801ad8c:	681d      	ldr	r5, [r3, #0]
 801ad8e:	4606      	mov	r6, r0
 801ad90:	460c      	mov	r4, r1
 801ad92:	b125      	cbz	r5, 801ad9e <__swsetup_r+0x16>
 801ad94:	69ab      	ldr	r3, [r5, #24]
 801ad96:	b913      	cbnz	r3, 801ad9e <__swsetup_r+0x16>
 801ad98:	4628      	mov	r0, r5
 801ad9a:	f000 ff91 	bl	801bcc0 <__sinit>
 801ad9e:	4b2e      	ldr	r3, [pc, #184]	; (801ae58 <__swsetup_r+0xd0>)
 801ada0:	429c      	cmp	r4, r3
 801ada2:	d10f      	bne.n	801adc4 <__swsetup_r+0x3c>
 801ada4:	686c      	ldr	r4, [r5, #4]
 801ada6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801adaa:	b29a      	uxth	r2, r3
 801adac:	0715      	lsls	r5, r2, #28
 801adae:	d42c      	bmi.n	801ae0a <__swsetup_r+0x82>
 801adb0:	06d0      	lsls	r0, r2, #27
 801adb2:	d411      	bmi.n	801add8 <__swsetup_r+0x50>
 801adb4:	2209      	movs	r2, #9
 801adb6:	6032      	str	r2, [r6, #0]
 801adb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801adbc:	81a3      	strh	r3, [r4, #12]
 801adbe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801adc2:	e03e      	b.n	801ae42 <__swsetup_r+0xba>
 801adc4:	4b25      	ldr	r3, [pc, #148]	; (801ae5c <__swsetup_r+0xd4>)
 801adc6:	429c      	cmp	r4, r3
 801adc8:	d101      	bne.n	801adce <__swsetup_r+0x46>
 801adca:	68ac      	ldr	r4, [r5, #8]
 801adcc:	e7eb      	b.n	801ada6 <__swsetup_r+0x1e>
 801adce:	4b24      	ldr	r3, [pc, #144]	; (801ae60 <__swsetup_r+0xd8>)
 801add0:	429c      	cmp	r4, r3
 801add2:	bf08      	it	eq
 801add4:	68ec      	ldreq	r4, [r5, #12]
 801add6:	e7e6      	b.n	801ada6 <__swsetup_r+0x1e>
 801add8:	0751      	lsls	r1, r2, #29
 801adda:	d512      	bpl.n	801ae02 <__swsetup_r+0x7a>
 801addc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801adde:	b141      	cbz	r1, 801adf2 <__swsetup_r+0x6a>
 801ade0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ade4:	4299      	cmp	r1, r3
 801ade6:	d002      	beq.n	801adee <__swsetup_r+0x66>
 801ade8:	4630      	mov	r0, r6
 801adea:	f001 fb57 	bl	801c49c <_free_r>
 801adee:	2300      	movs	r3, #0
 801adf0:	6363      	str	r3, [r4, #52]	; 0x34
 801adf2:	89a3      	ldrh	r3, [r4, #12]
 801adf4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801adf8:	81a3      	strh	r3, [r4, #12]
 801adfa:	2300      	movs	r3, #0
 801adfc:	6063      	str	r3, [r4, #4]
 801adfe:	6923      	ldr	r3, [r4, #16]
 801ae00:	6023      	str	r3, [r4, #0]
 801ae02:	89a3      	ldrh	r3, [r4, #12]
 801ae04:	f043 0308 	orr.w	r3, r3, #8
 801ae08:	81a3      	strh	r3, [r4, #12]
 801ae0a:	6923      	ldr	r3, [r4, #16]
 801ae0c:	b94b      	cbnz	r3, 801ae22 <__swsetup_r+0x9a>
 801ae0e:	89a3      	ldrh	r3, [r4, #12]
 801ae10:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801ae14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801ae18:	d003      	beq.n	801ae22 <__swsetup_r+0x9a>
 801ae1a:	4621      	mov	r1, r4
 801ae1c:	4630      	mov	r0, r6
 801ae1e:	f001 f80b 	bl	801be38 <__smakebuf_r>
 801ae22:	89a2      	ldrh	r2, [r4, #12]
 801ae24:	f012 0301 	ands.w	r3, r2, #1
 801ae28:	d00c      	beq.n	801ae44 <__swsetup_r+0xbc>
 801ae2a:	2300      	movs	r3, #0
 801ae2c:	60a3      	str	r3, [r4, #8]
 801ae2e:	6963      	ldr	r3, [r4, #20]
 801ae30:	425b      	negs	r3, r3
 801ae32:	61a3      	str	r3, [r4, #24]
 801ae34:	6923      	ldr	r3, [r4, #16]
 801ae36:	b953      	cbnz	r3, 801ae4e <__swsetup_r+0xc6>
 801ae38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ae3c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801ae40:	d1ba      	bne.n	801adb8 <__swsetup_r+0x30>
 801ae42:	bd70      	pop	{r4, r5, r6, pc}
 801ae44:	0792      	lsls	r2, r2, #30
 801ae46:	bf58      	it	pl
 801ae48:	6963      	ldrpl	r3, [r4, #20]
 801ae4a:	60a3      	str	r3, [r4, #8]
 801ae4c:	e7f2      	b.n	801ae34 <__swsetup_r+0xac>
 801ae4e:	2000      	movs	r0, #0
 801ae50:	e7f7      	b.n	801ae42 <__swsetup_r+0xba>
 801ae52:	bf00      	nop
 801ae54:	2400003c 	.word	0x2400003c
 801ae58:	08020134 	.word	0x08020134
 801ae5c:	08020154 	.word	0x08020154
 801ae60:	08020114 	.word	0x08020114

0801ae64 <__register_exitproc>:
 801ae64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ae68:	4d2c      	ldr	r5, [pc, #176]	; (801af1c <__register_exitproc+0xb8>)
 801ae6a:	682c      	ldr	r4, [r5, #0]
 801ae6c:	4607      	mov	r7, r0
 801ae6e:	460e      	mov	r6, r1
 801ae70:	4691      	mov	r9, r2
 801ae72:	4698      	mov	r8, r3
 801ae74:	b934      	cbnz	r4, 801ae84 <__register_exitproc+0x20>
 801ae76:	4b2a      	ldr	r3, [pc, #168]	; (801af20 <__register_exitproc+0xbc>)
 801ae78:	4c2a      	ldr	r4, [pc, #168]	; (801af24 <__register_exitproc+0xc0>)
 801ae7a:	602c      	str	r4, [r5, #0]
 801ae7c:	b113      	cbz	r3, 801ae84 <__register_exitproc+0x20>
 801ae7e:	681b      	ldr	r3, [r3, #0]
 801ae80:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 801ae84:	6863      	ldr	r3, [r4, #4]
 801ae86:	2b1f      	cmp	r3, #31
 801ae88:	dd3d      	ble.n	801af06 <__register_exitproc+0xa2>
 801ae8a:	4b27      	ldr	r3, [pc, #156]	; (801af28 <__register_exitproc+0xc4>)
 801ae8c:	b91b      	cbnz	r3, 801ae96 <__register_exitproc+0x32>
 801ae8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801ae92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ae96:	208c      	movs	r0, #140	; 0x8c
 801ae98:	f001 f80e 	bl	801beb8 <malloc>
 801ae9c:	4604      	mov	r4, r0
 801ae9e:	2800      	cmp	r0, #0
 801aea0:	d0f5      	beq.n	801ae8e <__register_exitproc+0x2a>
 801aea2:	2300      	movs	r3, #0
 801aea4:	682a      	ldr	r2, [r5, #0]
 801aea6:	6002      	str	r2, [r0, #0]
 801aea8:	6043      	str	r3, [r0, #4]
 801aeaa:	6028      	str	r0, [r5, #0]
 801aeac:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
 801aeb0:	b30f      	cbz	r7, 801aef6 <__register_exitproc+0x92>
 801aeb2:	f44f 7084 	mov.w	r0, #264	; 0x108
 801aeb6:	f000 ffff 	bl	801beb8 <malloc>
 801aeba:	2800      	cmp	r0, #0
 801aebc:	d0e7      	beq.n	801ae8e <__register_exitproc+0x2a>
 801aebe:	2300      	movs	r3, #0
 801aec0:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 801aec4:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 801aec8:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 801aecc:	6862      	ldr	r2, [r4, #4]
 801aece:	f840 9022 	str.w	r9, [r0, r2, lsl #2]
 801aed2:	2301      	movs	r3, #1
 801aed4:	4093      	lsls	r3, r2
 801aed6:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 801aeda:	f8d0 2100 	ldr.w	r2, [r0, #256]	; 0x100
 801aede:	431a      	orrs	r2, r3
 801aee0:	2f02      	cmp	r7, #2
 801aee2:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
 801aee6:	f8c1 8080 	str.w	r8, [r1, #128]	; 0x80
 801aeea:	bf02      	ittt	eq
 801aeec:	f8d0 2104 	ldreq.w	r2, [r0, #260]	; 0x104
 801aef0:	4313      	orreq	r3, r2
 801aef2:	f8c0 3104 	streq.w	r3, [r0, #260]	; 0x104
 801aef6:	6863      	ldr	r3, [r4, #4]
 801aef8:	1c5a      	adds	r2, r3, #1
 801aefa:	3302      	adds	r3, #2
 801aefc:	6062      	str	r2, [r4, #4]
 801aefe:	2000      	movs	r0, #0
 801af00:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 801af04:	e7c5      	b.n	801ae92 <__register_exitproc+0x2e>
 801af06:	2f00      	cmp	r7, #0
 801af08:	d0f5      	beq.n	801aef6 <__register_exitproc+0x92>
 801af0a:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 801af0e:	2800      	cmp	r0, #0
 801af10:	d1dc      	bne.n	801aecc <__register_exitproc+0x68>
 801af12:	4b05      	ldr	r3, [pc, #20]	; (801af28 <__register_exitproc+0xc4>)
 801af14:	2b00      	cmp	r3, #0
 801af16:	d0ba      	beq.n	801ae8e <__register_exitproc+0x2a>
 801af18:	e7cb      	b.n	801aeb2 <__register_exitproc+0x4e>
 801af1a:	bf00      	nop
 801af1c:	24004b6c 	.word	0x24004b6c
 801af20:	00000000 	.word	0x00000000
 801af24:	24004ae0 	.word	0x24004ae0
 801af28:	0801beb9 	.word	0x0801beb9

0801af2c <quorem>:
 801af2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af30:	6903      	ldr	r3, [r0, #16]
 801af32:	690c      	ldr	r4, [r1, #16]
 801af34:	42a3      	cmp	r3, r4
 801af36:	4680      	mov	r8, r0
 801af38:	f2c0 8082 	blt.w	801b040 <quorem+0x114>
 801af3c:	3c01      	subs	r4, #1
 801af3e:	f101 0714 	add.w	r7, r1, #20
 801af42:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801af46:	f100 0614 	add.w	r6, r0, #20
 801af4a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801af4e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801af52:	eb06 030c 	add.w	r3, r6, ip
 801af56:	3501      	adds	r5, #1
 801af58:	eb07 090c 	add.w	r9, r7, ip
 801af5c:	9301      	str	r3, [sp, #4]
 801af5e:	fbb0 f5f5 	udiv	r5, r0, r5
 801af62:	b395      	cbz	r5, 801afca <quorem+0x9e>
 801af64:	f04f 0a00 	mov.w	sl, #0
 801af68:	4638      	mov	r0, r7
 801af6a:	46b6      	mov	lr, r6
 801af6c:	46d3      	mov	fp, sl
 801af6e:	f850 2b04 	ldr.w	r2, [r0], #4
 801af72:	b293      	uxth	r3, r2
 801af74:	fb05 a303 	mla	r3, r5, r3, sl
 801af78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801af7c:	b29b      	uxth	r3, r3
 801af7e:	ebab 0303 	sub.w	r3, fp, r3
 801af82:	0c12      	lsrs	r2, r2, #16
 801af84:	f8de b000 	ldr.w	fp, [lr]
 801af88:	fb05 a202 	mla	r2, r5, r2, sl
 801af8c:	fa13 f38b 	uxtah	r3, r3, fp
 801af90:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801af94:	fa1f fb82 	uxth.w	fp, r2
 801af98:	f8de 2000 	ldr.w	r2, [lr]
 801af9c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801afa0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801afa4:	b29b      	uxth	r3, r3
 801afa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801afaa:	4581      	cmp	r9, r0
 801afac:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801afb0:	f84e 3b04 	str.w	r3, [lr], #4
 801afb4:	d2db      	bcs.n	801af6e <quorem+0x42>
 801afb6:	f856 300c 	ldr.w	r3, [r6, ip]
 801afba:	b933      	cbnz	r3, 801afca <quorem+0x9e>
 801afbc:	9b01      	ldr	r3, [sp, #4]
 801afbe:	3b04      	subs	r3, #4
 801afc0:	429e      	cmp	r6, r3
 801afc2:	461a      	mov	r2, r3
 801afc4:	d330      	bcc.n	801b028 <quorem+0xfc>
 801afc6:	f8c8 4010 	str.w	r4, [r8, #16]
 801afca:	4640      	mov	r0, r8
 801afcc:	f001 f992 	bl	801c2f4 <__mcmp>
 801afd0:	2800      	cmp	r0, #0
 801afd2:	db25      	blt.n	801b020 <quorem+0xf4>
 801afd4:	3501      	adds	r5, #1
 801afd6:	4630      	mov	r0, r6
 801afd8:	f04f 0c00 	mov.w	ip, #0
 801afdc:	f857 2b04 	ldr.w	r2, [r7], #4
 801afe0:	f8d0 e000 	ldr.w	lr, [r0]
 801afe4:	b293      	uxth	r3, r2
 801afe6:	ebac 0303 	sub.w	r3, ip, r3
 801afea:	0c12      	lsrs	r2, r2, #16
 801afec:	fa13 f38e 	uxtah	r3, r3, lr
 801aff0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801aff4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801aff8:	b29b      	uxth	r3, r3
 801affa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801affe:	45b9      	cmp	r9, r7
 801b000:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801b004:	f840 3b04 	str.w	r3, [r0], #4
 801b008:	d2e8      	bcs.n	801afdc <quorem+0xb0>
 801b00a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801b00e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801b012:	b92a      	cbnz	r2, 801b020 <quorem+0xf4>
 801b014:	3b04      	subs	r3, #4
 801b016:	429e      	cmp	r6, r3
 801b018:	461a      	mov	r2, r3
 801b01a:	d30b      	bcc.n	801b034 <quorem+0x108>
 801b01c:	f8c8 4010 	str.w	r4, [r8, #16]
 801b020:	4628      	mov	r0, r5
 801b022:	b003      	add	sp, #12
 801b024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b028:	6812      	ldr	r2, [r2, #0]
 801b02a:	3b04      	subs	r3, #4
 801b02c:	2a00      	cmp	r2, #0
 801b02e:	d1ca      	bne.n	801afc6 <quorem+0x9a>
 801b030:	3c01      	subs	r4, #1
 801b032:	e7c5      	b.n	801afc0 <quorem+0x94>
 801b034:	6812      	ldr	r2, [r2, #0]
 801b036:	3b04      	subs	r3, #4
 801b038:	2a00      	cmp	r2, #0
 801b03a:	d1ef      	bne.n	801b01c <quorem+0xf0>
 801b03c:	3c01      	subs	r4, #1
 801b03e:	e7ea      	b.n	801b016 <quorem+0xea>
 801b040:	2000      	movs	r0, #0
 801b042:	e7ee      	b.n	801b022 <quorem+0xf6>
 801b044:	0000      	movs	r0, r0
	...

0801b048 <_dtoa_r>:
 801b048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b04c:	ec57 6b10 	vmov	r6, r7, d0
 801b050:	b095      	sub	sp, #84	; 0x54
 801b052:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801b054:	9108      	str	r1, [sp, #32]
 801b056:	4604      	mov	r4, r0
 801b058:	920a      	str	r2, [sp, #40]	; 0x28
 801b05a:	9311      	str	r3, [sp, #68]	; 0x44
 801b05c:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 801b060:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801b064:	b93d      	cbnz	r5, 801b076 <_dtoa_r+0x2e>
 801b066:	2010      	movs	r0, #16
 801b068:	f000 ff26 	bl	801beb8 <malloc>
 801b06c:	6260      	str	r0, [r4, #36]	; 0x24
 801b06e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801b072:	6005      	str	r5, [r0, #0]
 801b074:	60c5      	str	r5, [r0, #12]
 801b076:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b078:	6819      	ldr	r1, [r3, #0]
 801b07a:	b151      	cbz	r1, 801b092 <_dtoa_r+0x4a>
 801b07c:	685a      	ldr	r2, [r3, #4]
 801b07e:	604a      	str	r2, [r1, #4]
 801b080:	2301      	movs	r3, #1
 801b082:	4093      	lsls	r3, r2
 801b084:	608b      	str	r3, [r1, #8]
 801b086:	4620      	mov	r0, r4
 801b088:	f000 ff52 	bl	801bf30 <_Bfree>
 801b08c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b08e:	2200      	movs	r2, #0
 801b090:	601a      	str	r2, [r3, #0]
 801b092:	1e3b      	subs	r3, r7, #0
 801b094:	bfb9      	ittee	lt
 801b096:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801b09a:	9303      	strlt	r3, [sp, #12]
 801b09c:	2300      	movge	r3, #0
 801b09e:	f8c8 3000 	strge.w	r3, [r8]
 801b0a2:	9d03      	ldr	r5, [sp, #12]
 801b0a4:	4bac      	ldr	r3, [pc, #688]	; (801b358 <_dtoa_r+0x310>)
 801b0a6:	bfbc      	itt	lt
 801b0a8:	2201      	movlt	r2, #1
 801b0aa:	f8c8 2000 	strlt.w	r2, [r8]
 801b0ae:	43ab      	bics	r3, r5
 801b0b0:	d11b      	bne.n	801b0ea <_dtoa_r+0xa2>
 801b0b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801b0b4:	f242 730f 	movw	r3, #9999	; 0x270f
 801b0b8:	6013      	str	r3, [r2, #0]
 801b0ba:	9b02      	ldr	r3, [sp, #8]
 801b0bc:	b923      	cbnz	r3, 801b0c8 <_dtoa_r+0x80>
 801b0be:	f3c5 0513 	ubfx	r5, r5, #0, #20
 801b0c2:	2d00      	cmp	r5, #0
 801b0c4:	f000 84dd 	beq.w	801ba82 <_dtoa_r+0xa3a>
 801b0c8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801b0ca:	b953      	cbnz	r3, 801b0e2 <_dtoa_r+0x9a>
 801b0cc:	4ba3      	ldr	r3, [pc, #652]	; (801b35c <_dtoa_r+0x314>)
 801b0ce:	e020      	b.n	801b112 <_dtoa_r+0xca>
 801b0d0:	4ba3      	ldr	r3, [pc, #652]	; (801b360 <_dtoa_r+0x318>)
 801b0d2:	9304      	str	r3, [sp, #16]
 801b0d4:	3308      	adds	r3, #8
 801b0d6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801b0d8:	6013      	str	r3, [r2, #0]
 801b0da:	9804      	ldr	r0, [sp, #16]
 801b0dc:	b015      	add	sp, #84	; 0x54
 801b0de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b0e2:	4b9e      	ldr	r3, [pc, #632]	; (801b35c <_dtoa_r+0x314>)
 801b0e4:	9304      	str	r3, [sp, #16]
 801b0e6:	3303      	adds	r3, #3
 801b0e8:	e7f5      	b.n	801b0d6 <_dtoa_r+0x8e>
 801b0ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b0ee:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b0f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b0f6:	ed8d 7b04 	vstr	d7, [sp, #16]
 801b0fa:	d10c      	bne.n	801b116 <_dtoa_r+0xce>
 801b0fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801b0fe:	2301      	movs	r3, #1
 801b100:	6013      	str	r3, [r2, #0]
 801b102:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801b104:	2b00      	cmp	r3, #0
 801b106:	f000 84b9 	beq.w	801ba7c <_dtoa_r+0xa34>
 801b10a:	4b96      	ldr	r3, [pc, #600]	; (801b364 <_dtoa_r+0x31c>)
 801b10c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801b10e:	6013      	str	r3, [r2, #0]
 801b110:	3b01      	subs	r3, #1
 801b112:	9304      	str	r3, [sp, #16]
 801b114:	e7e1      	b.n	801b0da <_dtoa_r+0x92>
 801b116:	a913      	add	r1, sp, #76	; 0x4c
 801b118:	aa12      	add	r2, sp, #72	; 0x48
 801b11a:	ed9d 0b04 	vldr	d0, [sp, #16]
 801b11e:	4620      	mov	r0, r4
 801b120:	f001 f95f 	bl	801c3e2 <__d2b>
 801b124:	f3c5 560a 	ubfx	r6, r5, #20, #11
 801b128:	9001      	str	r0, [sp, #4]
 801b12a:	9912      	ldr	r1, [sp, #72]	; 0x48
 801b12c:	2e00      	cmp	r6, #0
 801b12e:	d046      	beq.n	801b1be <_dtoa_r+0x176>
 801b130:	9805      	ldr	r0, [sp, #20]
 801b132:	f3c0 0013 	ubfx	r0, r0, #0, #20
 801b136:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801b13a:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 801b13e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801b142:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 801b146:	2700      	movs	r7, #0
 801b148:	ee07 aa90 	vmov	s15, sl
 801b14c:	ec43 2b16 	vmov	d6, r2, r3
 801b150:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801b154:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 801b340 <_dtoa_r+0x2f8>
 801b158:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801b15c:	ee36 7b47 	vsub.f64	d7, d6, d7
 801b160:	ed9f 6b79 	vldr	d6, [pc, #484]	; 801b348 <_dtoa_r+0x300>
 801b164:	eea7 6b04 	vfma.f64	d6, d7, d4
 801b168:	eeb0 7b46 	vmov.f64	d7, d6
 801b16c:	ed9f 6b78 	vldr	d6, [pc, #480]	; 801b350 <_dtoa_r+0x308>
 801b170:	eea5 7b06 	vfma.f64	d7, d5, d6
 801b174:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801b178:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801b17c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b180:	ee16 ba90 	vmov	fp, s13
 801b184:	d508      	bpl.n	801b198 <_dtoa_r+0x150>
 801b186:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801b18a:	eeb4 6b47 	vcmp.f64	d6, d7
 801b18e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b192:	bf18      	it	ne
 801b194:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 801b198:	f1bb 0f16 	cmp.w	fp, #22
 801b19c:	d834      	bhi.n	801b208 <_dtoa_r+0x1c0>
 801b19e:	4b72      	ldr	r3, [pc, #456]	; (801b368 <_dtoa_r+0x320>)
 801b1a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801b1a4:	ed93 7b00 	vldr	d7, [r3]
 801b1a8:	ed9d 6b02 	vldr	d6, [sp, #8]
 801b1ac:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801b1b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b1b4:	dd01      	ble.n	801b1ba <_dtoa_r+0x172>
 801b1b6:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801b1ba:	2300      	movs	r3, #0
 801b1bc:	e025      	b.n	801b20a <_dtoa_r+0x1c2>
 801b1be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801b1c0:	eb01 0a03 	add.w	sl, r1, r3
 801b1c4:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 801b1c8:	2b20      	cmp	r3, #32
 801b1ca:	dd17      	ble.n	801b1fc <_dtoa_r+0x1b4>
 801b1cc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 801b1d0:	9a02      	ldr	r2, [sp, #8]
 801b1d2:	409d      	lsls	r5, r3
 801b1d4:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 801b1d8:	fa22 f303 	lsr.w	r3, r2, r3
 801b1dc:	432b      	orrs	r3, r5
 801b1de:	ee07 3a90 	vmov	s15, r3
 801b1e2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801b1e6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801b1ea:	ed8d 7b04 	vstr	d7, [sp, #16]
 801b1ee:	9805      	ldr	r0, [sp, #20]
 801b1f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801b1f4:	2701      	movs	r7, #1
 801b1f6:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 801b1fa:	e7a5      	b.n	801b148 <_dtoa_r+0x100>
 801b1fc:	9a02      	ldr	r2, [sp, #8]
 801b1fe:	f1c3 0320 	rsb	r3, r3, #32
 801b202:	fa02 f303 	lsl.w	r3, r2, r3
 801b206:	e7ea      	b.n	801b1de <_dtoa_r+0x196>
 801b208:	2301      	movs	r3, #1
 801b20a:	eba1 0a0a 	sub.w	sl, r1, sl
 801b20e:	9310      	str	r3, [sp, #64]	; 0x40
 801b210:	f1ba 0301 	subs.w	r3, sl, #1
 801b214:	9307      	str	r3, [sp, #28]
 801b216:	bf43      	ittte	mi
 801b218:	2300      	movmi	r3, #0
 801b21a:	f1ca 0a01 	rsbmi	sl, sl, #1
 801b21e:	9307      	strmi	r3, [sp, #28]
 801b220:	f04f 0a00 	movpl.w	sl, #0
 801b224:	f1bb 0f00 	cmp.w	fp, #0
 801b228:	db19      	blt.n	801b25e <_dtoa_r+0x216>
 801b22a:	9b07      	ldr	r3, [sp, #28]
 801b22c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801b230:	445b      	add	r3, fp
 801b232:	9307      	str	r3, [sp, #28]
 801b234:	f04f 0800 	mov.w	r8, #0
 801b238:	9b08      	ldr	r3, [sp, #32]
 801b23a:	2b09      	cmp	r3, #9
 801b23c:	d866      	bhi.n	801b30c <_dtoa_r+0x2c4>
 801b23e:	2b05      	cmp	r3, #5
 801b240:	bfc4      	itt	gt
 801b242:	3b04      	subgt	r3, #4
 801b244:	9308      	strgt	r3, [sp, #32]
 801b246:	9b08      	ldr	r3, [sp, #32]
 801b248:	f1a3 0302 	sub.w	r3, r3, #2
 801b24c:	bfcc      	ite	gt
 801b24e:	2500      	movgt	r5, #0
 801b250:	2501      	movle	r5, #1
 801b252:	2b03      	cmp	r3, #3
 801b254:	d866      	bhi.n	801b324 <_dtoa_r+0x2dc>
 801b256:	e8df f003 	tbb	[pc, r3]
 801b25a:	5755      	.short	0x5755
 801b25c:	4909      	.short	0x4909
 801b25e:	2300      	movs	r3, #0
 801b260:	ebaa 0a0b 	sub.w	sl, sl, fp
 801b264:	f1cb 0800 	rsb	r8, fp, #0
 801b268:	930b      	str	r3, [sp, #44]	; 0x2c
 801b26a:	e7e5      	b.n	801b238 <_dtoa_r+0x1f0>
 801b26c:	2301      	movs	r3, #1
 801b26e:	9309      	str	r3, [sp, #36]	; 0x24
 801b270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b272:	2b00      	cmp	r3, #0
 801b274:	dd59      	ble.n	801b32a <_dtoa_r+0x2e2>
 801b276:	9306      	str	r3, [sp, #24]
 801b278:	4699      	mov	r9, r3
 801b27a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801b27c:	2200      	movs	r2, #0
 801b27e:	6072      	str	r2, [r6, #4]
 801b280:	2204      	movs	r2, #4
 801b282:	f102 0014 	add.w	r0, r2, #20
 801b286:	4298      	cmp	r0, r3
 801b288:	6871      	ldr	r1, [r6, #4]
 801b28a:	d953      	bls.n	801b334 <_dtoa_r+0x2ec>
 801b28c:	4620      	mov	r0, r4
 801b28e:	f000 fe1b 	bl	801bec8 <_Balloc>
 801b292:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b294:	6030      	str	r0, [r6, #0]
 801b296:	681b      	ldr	r3, [r3, #0]
 801b298:	9304      	str	r3, [sp, #16]
 801b29a:	f1b9 0f0e 	cmp.w	r9, #14
 801b29e:	f200 80c2 	bhi.w	801b426 <_dtoa_r+0x3de>
 801b2a2:	2d00      	cmp	r5, #0
 801b2a4:	f000 80bf 	beq.w	801b426 <_dtoa_r+0x3de>
 801b2a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b2ac:	f1bb 0f00 	cmp.w	fp, #0
 801b2b0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 801b2b4:	f340 80e6 	ble.w	801b484 <_dtoa_r+0x43c>
 801b2b8:	4a2b      	ldr	r2, [pc, #172]	; (801b368 <_dtoa_r+0x320>)
 801b2ba:	f00b 030f 	and.w	r3, fp, #15
 801b2be:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801b2c2:	ed93 7b00 	vldr	d7, [r3]
 801b2c6:	ea4f 132b 	mov.w	r3, fp, asr #4
 801b2ca:	06da      	lsls	r2, r3, #27
 801b2cc:	f140 80d8 	bpl.w	801b480 <_dtoa_r+0x438>
 801b2d0:	4a26      	ldr	r2, [pc, #152]	; (801b36c <_dtoa_r+0x324>)
 801b2d2:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 801b2d6:	ed92 6b08 	vldr	d6, [r2, #32]
 801b2da:	ee85 6b06 	vdiv.f64	d6, d5, d6
 801b2de:	ed8d 6b02 	vstr	d6, [sp, #8]
 801b2e2:	f003 030f 	and.w	r3, r3, #15
 801b2e6:	2203      	movs	r2, #3
 801b2e8:	4920      	ldr	r1, [pc, #128]	; (801b36c <_dtoa_r+0x324>)
 801b2ea:	e04a      	b.n	801b382 <_dtoa_r+0x33a>
 801b2ec:	2301      	movs	r3, #1
 801b2ee:	9309      	str	r3, [sp, #36]	; 0x24
 801b2f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b2f2:	445b      	add	r3, fp
 801b2f4:	f103 0901 	add.w	r9, r3, #1
 801b2f8:	9306      	str	r3, [sp, #24]
 801b2fa:	464b      	mov	r3, r9
 801b2fc:	2b01      	cmp	r3, #1
 801b2fe:	bfb8      	it	lt
 801b300:	2301      	movlt	r3, #1
 801b302:	e7ba      	b.n	801b27a <_dtoa_r+0x232>
 801b304:	2300      	movs	r3, #0
 801b306:	e7b2      	b.n	801b26e <_dtoa_r+0x226>
 801b308:	2300      	movs	r3, #0
 801b30a:	e7f0      	b.n	801b2ee <_dtoa_r+0x2a6>
 801b30c:	2501      	movs	r5, #1
 801b30e:	2300      	movs	r3, #0
 801b310:	e9cd 3508 	strd	r3, r5, [sp, #32]
 801b314:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801b318:	9306      	str	r3, [sp, #24]
 801b31a:	4699      	mov	r9, r3
 801b31c:	2200      	movs	r2, #0
 801b31e:	2312      	movs	r3, #18
 801b320:	920a      	str	r2, [sp, #40]	; 0x28
 801b322:	e7aa      	b.n	801b27a <_dtoa_r+0x232>
 801b324:	2301      	movs	r3, #1
 801b326:	9309      	str	r3, [sp, #36]	; 0x24
 801b328:	e7f4      	b.n	801b314 <_dtoa_r+0x2cc>
 801b32a:	2301      	movs	r3, #1
 801b32c:	9306      	str	r3, [sp, #24]
 801b32e:	4699      	mov	r9, r3
 801b330:	461a      	mov	r2, r3
 801b332:	e7f5      	b.n	801b320 <_dtoa_r+0x2d8>
 801b334:	3101      	adds	r1, #1
 801b336:	6071      	str	r1, [r6, #4]
 801b338:	0052      	lsls	r2, r2, #1
 801b33a:	e7a2      	b.n	801b282 <_dtoa_r+0x23a>
 801b33c:	f3af 8000 	nop.w
 801b340:	636f4361 	.word	0x636f4361
 801b344:	3fd287a7 	.word	0x3fd287a7
 801b348:	8b60c8b3 	.word	0x8b60c8b3
 801b34c:	3fc68a28 	.word	0x3fc68a28
 801b350:	509f79fb 	.word	0x509f79fb
 801b354:	3fd34413 	.word	0x3fd34413
 801b358:	7ff00000 	.word	0x7ff00000
 801b35c:	08020110 	.word	0x08020110
 801b360:	08020107 	.word	0x08020107
 801b364:	0801ffe3 	.word	0x0801ffe3
 801b368:	080201a0 	.word	0x080201a0
 801b36c:	08020178 	.word	0x08020178
 801b370:	07de      	lsls	r6, r3, #31
 801b372:	d504      	bpl.n	801b37e <_dtoa_r+0x336>
 801b374:	ed91 6b00 	vldr	d6, [r1]
 801b378:	3201      	adds	r2, #1
 801b37a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b37e:	105b      	asrs	r3, r3, #1
 801b380:	3108      	adds	r1, #8
 801b382:	2b00      	cmp	r3, #0
 801b384:	d1f4      	bne.n	801b370 <_dtoa_r+0x328>
 801b386:	ed9d 6b02 	vldr	d6, [sp, #8]
 801b38a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801b38e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b392:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801b394:	2b00      	cmp	r3, #0
 801b396:	f000 80a7 	beq.w	801b4e8 <_dtoa_r+0x4a0>
 801b39a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801b39e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b3a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801b3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b3aa:	f140 809d 	bpl.w	801b4e8 <_dtoa_r+0x4a0>
 801b3ae:	f1b9 0f00 	cmp.w	r9, #0
 801b3b2:	f000 8099 	beq.w	801b4e8 <_dtoa_r+0x4a0>
 801b3b6:	9b06      	ldr	r3, [sp, #24]
 801b3b8:	2b00      	cmp	r3, #0
 801b3ba:	dd30      	ble.n	801b41e <_dtoa_r+0x3d6>
 801b3bc:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801b3c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b3c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b3c8:	9d06      	ldr	r5, [sp, #24]
 801b3ca:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 801b3ce:	3201      	adds	r2, #1
 801b3d0:	ed9d 6b02 	vldr	d6, [sp, #8]
 801b3d4:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801b3d8:	ee07 2a90 	vmov	s15, r2
 801b3dc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801b3e0:	eea7 5b06 	vfma.f64	d5, d7, d6
 801b3e4:	ed8d 5b02 	vstr	d5, [sp, #8]
 801b3e8:	9a03      	ldr	r2, [sp, #12]
 801b3ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b3ee:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 801b3f2:	2d00      	cmp	r5, #0
 801b3f4:	d17b      	bne.n	801b4ee <_dtoa_r+0x4a6>
 801b3f6:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801b3fa:	ee36 6b47 	vsub.f64	d6, d6, d7
 801b3fe:	ec41 0b17 	vmov	d7, r0, r1
 801b402:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b40a:	f300 8253 	bgt.w	801b8b4 <_dtoa_r+0x86c>
 801b40e:	eeb1 7b47 	vneg.f64	d7, d7
 801b412:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b41a:	f100 8249 	bmi.w	801b8b0 <_dtoa_r+0x868>
 801b41e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801b422:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801b426:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801b428:	2b00      	cmp	r3, #0
 801b42a:	f2c0 8119 	blt.w	801b660 <_dtoa_r+0x618>
 801b42e:	f1bb 0f0e 	cmp.w	fp, #14
 801b432:	f300 8115 	bgt.w	801b660 <_dtoa_r+0x618>
 801b436:	4bc3      	ldr	r3, [pc, #780]	; (801b744 <_dtoa_r+0x6fc>)
 801b438:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801b43c:	ed93 6b00 	vldr	d6, [r3]
 801b440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b442:	2b00      	cmp	r3, #0
 801b444:	f280 80ba 	bge.w	801b5bc <_dtoa_r+0x574>
 801b448:	f1b9 0f00 	cmp.w	r9, #0
 801b44c:	f300 80b6 	bgt.w	801b5bc <_dtoa_r+0x574>
 801b450:	f040 822d 	bne.w	801b8ae <_dtoa_r+0x866>
 801b454:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801b458:	ee26 6b07 	vmul.f64	d6, d6, d7
 801b45c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b460:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b468:	464d      	mov	r5, r9
 801b46a:	464f      	mov	r7, r9
 801b46c:	f280 8204 	bge.w	801b878 <_dtoa_r+0x830>
 801b470:	9b04      	ldr	r3, [sp, #16]
 801b472:	9a04      	ldr	r2, [sp, #16]
 801b474:	1c5e      	adds	r6, r3, #1
 801b476:	2331      	movs	r3, #49	; 0x31
 801b478:	7013      	strb	r3, [r2, #0]
 801b47a:	f10b 0b01 	add.w	fp, fp, #1
 801b47e:	e1ff      	b.n	801b880 <_dtoa_r+0x838>
 801b480:	2202      	movs	r2, #2
 801b482:	e731      	b.n	801b2e8 <_dtoa_r+0x2a0>
 801b484:	d02e      	beq.n	801b4e4 <_dtoa_r+0x49c>
 801b486:	f1cb 0300 	rsb	r3, fp, #0
 801b48a:	4aae      	ldr	r2, [pc, #696]	; (801b744 <_dtoa_r+0x6fc>)
 801b48c:	f003 010f 	and.w	r1, r3, #15
 801b490:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801b494:	ed92 7b00 	vldr	d7, [r2]
 801b498:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 801b49c:	ee26 7b07 	vmul.f64	d7, d6, d7
 801b4a0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801b4a4:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 801b4a8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801b4ac:	49a6      	ldr	r1, [pc, #664]	; (801b748 <_dtoa_r+0x700>)
 801b4ae:	111b      	asrs	r3, r3, #4
 801b4b0:	2000      	movs	r0, #0
 801b4b2:	2202      	movs	r2, #2
 801b4b4:	b93b      	cbnz	r3, 801b4c6 <_dtoa_r+0x47e>
 801b4b6:	2800      	cmp	r0, #0
 801b4b8:	f43f af6b 	beq.w	801b392 <_dtoa_r+0x34a>
 801b4bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801b4c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801b4c4:	e765      	b.n	801b392 <_dtoa_r+0x34a>
 801b4c6:	07dd      	lsls	r5, r3, #31
 801b4c8:	d509      	bpl.n	801b4de <_dtoa_r+0x496>
 801b4ca:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 801b4ce:	ed91 7b00 	vldr	d7, [r1]
 801b4d2:	ee26 7b07 	vmul.f64	d7, d6, d7
 801b4d6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801b4da:	3201      	adds	r2, #1
 801b4dc:	2001      	movs	r0, #1
 801b4de:	105b      	asrs	r3, r3, #1
 801b4e0:	3108      	adds	r1, #8
 801b4e2:	e7e7      	b.n	801b4b4 <_dtoa_r+0x46c>
 801b4e4:	2202      	movs	r2, #2
 801b4e6:	e754      	b.n	801b392 <_dtoa_r+0x34a>
 801b4e8:	465b      	mov	r3, fp
 801b4ea:	464d      	mov	r5, r9
 801b4ec:	e770      	b.n	801b3d0 <_dtoa_r+0x388>
 801b4ee:	4a95      	ldr	r2, [pc, #596]	; (801b744 <_dtoa_r+0x6fc>)
 801b4f0:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 801b4f4:	ed12 4b02 	vldr	d4, [r2, #-8]
 801b4f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b4fa:	ec41 0b17 	vmov	d7, r0, r1
 801b4fe:	b35a      	cbz	r2, 801b558 <_dtoa_r+0x510>
 801b500:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801b504:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801b508:	9e04      	ldr	r6, [sp, #16]
 801b50a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801b50e:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801b512:	ee35 7b47 	vsub.f64	d7, d5, d7
 801b516:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801b51a:	ee14 2a90 	vmov	r2, s9
 801b51e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801b522:	3230      	adds	r2, #48	; 0x30
 801b524:	ee36 6b45 	vsub.f64	d6, d6, d5
 801b528:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b52c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b530:	f806 2b01 	strb.w	r2, [r6], #1
 801b534:	d43b      	bmi.n	801b5ae <_dtoa_r+0x566>
 801b536:	ee32 5b46 	vsub.f64	d5, d2, d6
 801b53a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801b53e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b542:	d472      	bmi.n	801b62a <_dtoa_r+0x5e2>
 801b544:	9a04      	ldr	r2, [sp, #16]
 801b546:	1ab2      	subs	r2, r6, r2
 801b548:	4295      	cmp	r5, r2
 801b54a:	f77f af68 	ble.w	801b41e <_dtoa_r+0x3d6>
 801b54e:	ee27 7b03 	vmul.f64	d7, d7, d3
 801b552:	ee26 6b03 	vmul.f64	d6, d6, d3
 801b556:	e7de      	b.n	801b516 <_dtoa_r+0x4ce>
 801b558:	9a04      	ldr	r2, [sp, #16]
 801b55a:	ee24 7b07 	vmul.f64	d7, d4, d7
 801b55e:	1956      	adds	r6, r2, r5
 801b560:	4611      	mov	r1, r2
 801b562:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801b566:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801b56a:	ee14 2a90 	vmov	r2, s9
 801b56e:	3230      	adds	r2, #48	; 0x30
 801b570:	f801 2b01 	strb.w	r2, [r1], #1
 801b574:	42b1      	cmp	r1, r6
 801b576:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801b57a:	ee36 6b45 	vsub.f64	d6, d6, d5
 801b57e:	d11a      	bne.n	801b5b6 <_dtoa_r+0x56e>
 801b580:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801b584:	ee37 4b05 	vadd.f64	d4, d7, d5
 801b588:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801b58c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b590:	dc4b      	bgt.n	801b62a <_dtoa_r+0x5e2>
 801b592:	ee35 7b47 	vsub.f64	d7, d5, d7
 801b596:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b59a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b59e:	f57f af3e 	bpl.w	801b41e <_dtoa_r+0x3d6>
 801b5a2:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801b5a6:	2a30      	cmp	r2, #48	; 0x30
 801b5a8:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
 801b5ac:	d001      	beq.n	801b5b2 <_dtoa_r+0x56a>
 801b5ae:	469b      	mov	fp, r3
 801b5b0:	e02a      	b.n	801b608 <_dtoa_r+0x5c0>
 801b5b2:	460e      	mov	r6, r1
 801b5b4:	e7f5      	b.n	801b5a2 <_dtoa_r+0x55a>
 801b5b6:	ee26 6b03 	vmul.f64	d6, d6, d3
 801b5ba:	e7d4      	b.n	801b566 <_dtoa_r+0x51e>
 801b5bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b5c0:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801b5c4:	9e04      	ldr	r6, [sp, #16]
 801b5c6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801b5ca:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801b5ce:	ee15 3a10 	vmov	r3, s10
 801b5d2:	3330      	adds	r3, #48	; 0x30
 801b5d4:	f806 3b01 	strb.w	r3, [r6], #1
 801b5d8:	9b04      	ldr	r3, [sp, #16]
 801b5da:	1af3      	subs	r3, r6, r3
 801b5dc:	4599      	cmp	r9, r3
 801b5de:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801b5e2:	eea3 7b46 	vfms.f64	d7, d3, d6
 801b5e6:	d133      	bne.n	801b650 <_dtoa_r+0x608>
 801b5e8:	ee37 7b07 	vadd.f64	d7, d7, d7
 801b5ec:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801b5f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b5f4:	dc18      	bgt.n	801b628 <_dtoa_r+0x5e0>
 801b5f6:	eeb4 7b46 	vcmp.f64	d7, d6
 801b5fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b5fe:	d103      	bne.n	801b608 <_dtoa_r+0x5c0>
 801b600:	ee15 3a10 	vmov	r3, s10
 801b604:	07db      	lsls	r3, r3, #31
 801b606:	d40f      	bmi.n	801b628 <_dtoa_r+0x5e0>
 801b608:	9901      	ldr	r1, [sp, #4]
 801b60a:	4620      	mov	r0, r4
 801b60c:	f000 fc90 	bl	801bf30 <_Bfree>
 801b610:	2300      	movs	r3, #0
 801b612:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801b614:	7033      	strb	r3, [r6, #0]
 801b616:	f10b 0301 	add.w	r3, fp, #1
 801b61a:	6013      	str	r3, [r2, #0]
 801b61c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801b61e:	2b00      	cmp	r3, #0
 801b620:	f43f ad5b 	beq.w	801b0da <_dtoa_r+0x92>
 801b624:	601e      	str	r6, [r3, #0]
 801b626:	e558      	b.n	801b0da <_dtoa_r+0x92>
 801b628:	465b      	mov	r3, fp
 801b62a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801b62e:	2939      	cmp	r1, #57	; 0x39
 801b630:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 801b634:	d106      	bne.n	801b644 <_dtoa_r+0x5fc>
 801b636:	9904      	ldr	r1, [sp, #16]
 801b638:	4291      	cmp	r1, r2
 801b63a:	d107      	bne.n	801b64c <_dtoa_r+0x604>
 801b63c:	2230      	movs	r2, #48	; 0x30
 801b63e:	700a      	strb	r2, [r1, #0]
 801b640:	3301      	adds	r3, #1
 801b642:	460a      	mov	r2, r1
 801b644:	7811      	ldrb	r1, [r2, #0]
 801b646:	3101      	adds	r1, #1
 801b648:	7011      	strb	r1, [r2, #0]
 801b64a:	e7b0      	b.n	801b5ae <_dtoa_r+0x566>
 801b64c:	4616      	mov	r6, r2
 801b64e:	e7ec      	b.n	801b62a <_dtoa_r+0x5e2>
 801b650:	ee27 7b04 	vmul.f64	d7, d7, d4
 801b654:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b65c:	d1b3      	bne.n	801b5c6 <_dtoa_r+0x57e>
 801b65e:	e7d3      	b.n	801b608 <_dtoa_r+0x5c0>
 801b660:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b662:	2a00      	cmp	r2, #0
 801b664:	f000 808d 	beq.w	801b782 <_dtoa_r+0x73a>
 801b668:	9a08      	ldr	r2, [sp, #32]
 801b66a:	2a01      	cmp	r2, #1
 801b66c:	dc72      	bgt.n	801b754 <_dtoa_r+0x70c>
 801b66e:	2f00      	cmp	r7, #0
 801b670:	d06c      	beq.n	801b74c <_dtoa_r+0x704>
 801b672:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801b676:	4645      	mov	r5, r8
 801b678:	4656      	mov	r6, sl
 801b67a:	9a07      	ldr	r2, [sp, #28]
 801b67c:	2101      	movs	r1, #1
 801b67e:	441a      	add	r2, r3
 801b680:	4620      	mov	r0, r4
 801b682:	449a      	add	sl, r3
 801b684:	9207      	str	r2, [sp, #28]
 801b686:	f000 fcf3 	bl	801c070 <__i2b>
 801b68a:	4607      	mov	r7, r0
 801b68c:	2e00      	cmp	r6, #0
 801b68e:	dd0b      	ble.n	801b6a8 <_dtoa_r+0x660>
 801b690:	9b07      	ldr	r3, [sp, #28]
 801b692:	2b00      	cmp	r3, #0
 801b694:	dd08      	ble.n	801b6a8 <_dtoa_r+0x660>
 801b696:	42b3      	cmp	r3, r6
 801b698:	9a07      	ldr	r2, [sp, #28]
 801b69a:	bfa8      	it	ge
 801b69c:	4633      	movge	r3, r6
 801b69e:	ebaa 0a03 	sub.w	sl, sl, r3
 801b6a2:	1af6      	subs	r6, r6, r3
 801b6a4:	1ad3      	subs	r3, r2, r3
 801b6a6:	9307      	str	r3, [sp, #28]
 801b6a8:	f1b8 0f00 	cmp.w	r8, #0
 801b6ac:	d01d      	beq.n	801b6ea <_dtoa_r+0x6a2>
 801b6ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b6b0:	2b00      	cmp	r3, #0
 801b6b2:	d06a      	beq.n	801b78a <_dtoa_r+0x742>
 801b6b4:	b18d      	cbz	r5, 801b6da <_dtoa_r+0x692>
 801b6b6:	4639      	mov	r1, r7
 801b6b8:	462a      	mov	r2, r5
 801b6ba:	4620      	mov	r0, r4
 801b6bc:	f000 fd78 	bl	801c1b0 <__pow5mult>
 801b6c0:	9a01      	ldr	r2, [sp, #4]
 801b6c2:	4601      	mov	r1, r0
 801b6c4:	4607      	mov	r7, r0
 801b6c6:	4620      	mov	r0, r4
 801b6c8:	f000 fcdb 	bl	801c082 <__multiply>
 801b6cc:	9901      	ldr	r1, [sp, #4]
 801b6ce:	900c      	str	r0, [sp, #48]	; 0x30
 801b6d0:	4620      	mov	r0, r4
 801b6d2:	f000 fc2d 	bl	801bf30 <_Bfree>
 801b6d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801b6d8:	9301      	str	r3, [sp, #4]
 801b6da:	ebb8 0205 	subs.w	r2, r8, r5
 801b6de:	d004      	beq.n	801b6ea <_dtoa_r+0x6a2>
 801b6e0:	9901      	ldr	r1, [sp, #4]
 801b6e2:	4620      	mov	r0, r4
 801b6e4:	f000 fd64 	bl	801c1b0 <__pow5mult>
 801b6e8:	9001      	str	r0, [sp, #4]
 801b6ea:	2101      	movs	r1, #1
 801b6ec:	4620      	mov	r0, r4
 801b6ee:	f000 fcbf 	bl	801c070 <__i2b>
 801b6f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b6f4:	4605      	mov	r5, r0
 801b6f6:	2b00      	cmp	r3, #0
 801b6f8:	f000 81ca 	beq.w	801ba90 <_dtoa_r+0xa48>
 801b6fc:	461a      	mov	r2, r3
 801b6fe:	4601      	mov	r1, r0
 801b700:	4620      	mov	r0, r4
 801b702:	f000 fd55 	bl	801c1b0 <__pow5mult>
 801b706:	9b08      	ldr	r3, [sp, #32]
 801b708:	2b01      	cmp	r3, #1
 801b70a:	4605      	mov	r5, r0
 801b70c:	dc44      	bgt.n	801b798 <_dtoa_r+0x750>
 801b70e:	9b02      	ldr	r3, [sp, #8]
 801b710:	2b00      	cmp	r3, #0
 801b712:	d13c      	bne.n	801b78e <_dtoa_r+0x746>
 801b714:	9b03      	ldr	r3, [sp, #12]
 801b716:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801b71a:	2b00      	cmp	r3, #0
 801b71c:	d137      	bne.n	801b78e <_dtoa_r+0x746>
 801b71e:	9b03      	ldr	r3, [sp, #12]
 801b720:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801b724:	0d1b      	lsrs	r3, r3, #20
 801b726:	051b      	lsls	r3, r3, #20
 801b728:	2b00      	cmp	r3, #0
 801b72a:	d033      	beq.n	801b794 <_dtoa_r+0x74c>
 801b72c:	9b07      	ldr	r3, [sp, #28]
 801b72e:	3301      	adds	r3, #1
 801b730:	f10a 0a01 	add.w	sl, sl, #1
 801b734:	9307      	str	r3, [sp, #28]
 801b736:	f04f 0801 	mov.w	r8, #1
 801b73a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b73c:	bb73      	cbnz	r3, 801b79c <_dtoa_r+0x754>
 801b73e:	2001      	movs	r0, #1
 801b740:	e034      	b.n	801b7ac <_dtoa_r+0x764>
 801b742:	bf00      	nop
 801b744:	080201a0 	.word	0x080201a0
 801b748:	08020178 	.word	0x08020178
 801b74c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801b74e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801b752:	e790      	b.n	801b676 <_dtoa_r+0x62e>
 801b754:	f109 35ff 	add.w	r5, r9, #4294967295	; 0xffffffff
 801b758:	45a8      	cmp	r8, r5
 801b75a:	bfbf      	itttt	lt
 801b75c:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 801b75e:	eba5 0808 	sublt.w	r8, r5, r8
 801b762:	4443      	addlt	r3, r8
 801b764:	930b      	strlt	r3, [sp, #44]	; 0x2c
 801b766:	bfb6      	itet	lt
 801b768:	46a8      	movlt	r8, r5
 801b76a:	eba8 0505 	subge.w	r5, r8, r5
 801b76e:	2500      	movlt	r5, #0
 801b770:	f1b9 0f00 	cmp.w	r9, #0
 801b774:	bfb9      	ittee	lt
 801b776:	ebaa 0609 	sublt.w	r6, sl, r9
 801b77a:	2300      	movlt	r3, #0
 801b77c:	4656      	movge	r6, sl
 801b77e:	464b      	movge	r3, r9
 801b780:	e77b      	b.n	801b67a <_dtoa_r+0x632>
 801b782:	4645      	mov	r5, r8
 801b784:	4656      	mov	r6, sl
 801b786:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801b788:	e780      	b.n	801b68c <_dtoa_r+0x644>
 801b78a:	4642      	mov	r2, r8
 801b78c:	e7a8      	b.n	801b6e0 <_dtoa_r+0x698>
 801b78e:	f04f 0800 	mov.w	r8, #0
 801b792:	e7d2      	b.n	801b73a <_dtoa_r+0x6f2>
 801b794:	4698      	mov	r8, r3
 801b796:	e7d0      	b.n	801b73a <_dtoa_r+0x6f2>
 801b798:	f04f 0800 	mov.w	r8, #0
 801b79c:	692b      	ldr	r3, [r5, #16]
 801b79e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801b7a2:	6918      	ldr	r0, [r3, #16]
 801b7a4:	f000 fc16 	bl	801bfd4 <__hi0bits>
 801b7a8:	f1c0 0020 	rsb	r0, r0, #32
 801b7ac:	9b07      	ldr	r3, [sp, #28]
 801b7ae:	4418      	add	r0, r3
 801b7b0:	f010 001f 	ands.w	r0, r0, #31
 801b7b4:	d047      	beq.n	801b846 <_dtoa_r+0x7fe>
 801b7b6:	f1c0 0320 	rsb	r3, r0, #32
 801b7ba:	2b04      	cmp	r3, #4
 801b7bc:	dd3b      	ble.n	801b836 <_dtoa_r+0x7ee>
 801b7be:	9b07      	ldr	r3, [sp, #28]
 801b7c0:	f1c0 001c 	rsb	r0, r0, #28
 801b7c4:	4482      	add	sl, r0
 801b7c6:	4406      	add	r6, r0
 801b7c8:	4403      	add	r3, r0
 801b7ca:	9307      	str	r3, [sp, #28]
 801b7cc:	f1ba 0f00 	cmp.w	sl, #0
 801b7d0:	dd05      	ble.n	801b7de <_dtoa_r+0x796>
 801b7d2:	4652      	mov	r2, sl
 801b7d4:	9901      	ldr	r1, [sp, #4]
 801b7d6:	4620      	mov	r0, r4
 801b7d8:	f000 fd38 	bl	801c24c <__lshift>
 801b7dc:	9001      	str	r0, [sp, #4]
 801b7de:	9b07      	ldr	r3, [sp, #28]
 801b7e0:	2b00      	cmp	r3, #0
 801b7e2:	dd05      	ble.n	801b7f0 <_dtoa_r+0x7a8>
 801b7e4:	4629      	mov	r1, r5
 801b7e6:	461a      	mov	r2, r3
 801b7e8:	4620      	mov	r0, r4
 801b7ea:	f000 fd2f 	bl	801c24c <__lshift>
 801b7ee:	4605      	mov	r5, r0
 801b7f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801b7f2:	b353      	cbz	r3, 801b84a <_dtoa_r+0x802>
 801b7f4:	4629      	mov	r1, r5
 801b7f6:	9801      	ldr	r0, [sp, #4]
 801b7f8:	f000 fd7c 	bl	801c2f4 <__mcmp>
 801b7fc:	2800      	cmp	r0, #0
 801b7fe:	da24      	bge.n	801b84a <_dtoa_r+0x802>
 801b800:	2300      	movs	r3, #0
 801b802:	220a      	movs	r2, #10
 801b804:	9901      	ldr	r1, [sp, #4]
 801b806:	4620      	mov	r0, r4
 801b808:	f000 fba9 	bl	801bf5e <__multadd>
 801b80c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b80e:	9001      	str	r0, [sp, #4]
 801b810:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801b814:	2b00      	cmp	r3, #0
 801b816:	f000 8142 	beq.w	801ba9e <_dtoa_r+0xa56>
 801b81a:	2300      	movs	r3, #0
 801b81c:	4639      	mov	r1, r7
 801b81e:	220a      	movs	r2, #10
 801b820:	4620      	mov	r0, r4
 801b822:	f000 fb9c 	bl	801bf5e <__multadd>
 801b826:	9b06      	ldr	r3, [sp, #24]
 801b828:	2b00      	cmp	r3, #0
 801b82a:	4607      	mov	r7, r0
 801b82c:	dc4b      	bgt.n	801b8c6 <_dtoa_r+0x87e>
 801b82e:	9b08      	ldr	r3, [sp, #32]
 801b830:	2b02      	cmp	r3, #2
 801b832:	dd48      	ble.n	801b8c6 <_dtoa_r+0x87e>
 801b834:	e011      	b.n	801b85a <_dtoa_r+0x812>
 801b836:	d0c9      	beq.n	801b7cc <_dtoa_r+0x784>
 801b838:	9a07      	ldr	r2, [sp, #28]
 801b83a:	331c      	adds	r3, #28
 801b83c:	441a      	add	r2, r3
 801b83e:	449a      	add	sl, r3
 801b840:	441e      	add	r6, r3
 801b842:	4613      	mov	r3, r2
 801b844:	e7c1      	b.n	801b7ca <_dtoa_r+0x782>
 801b846:	4603      	mov	r3, r0
 801b848:	e7f6      	b.n	801b838 <_dtoa_r+0x7f0>
 801b84a:	f1b9 0f00 	cmp.w	r9, #0
 801b84e:	dc34      	bgt.n	801b8ba <_dtoa_r+0x872>
 801b850:	9b08      	ldr	r3, [sp, #32]
 801b852:	2b02      	cmp	r3, #2
 801b854:	dd31      	ble.n	801b8ba <_dtoa_r+0x872>
 801b856:	f8cd 9018 	str.w	r9, [sp, #24]
 801b85a:	9b06      	ldr	r3, [sp, #24]
 801b85c:	b963      	cbnz	r3, 801b878 <_dtoa_r+0x830>
 801b85e:	4629      	mov	r1, r5
 801b860:	2205      	movs	r2, #5
 801b862:	4620      	mov	r0, r4
 801b864:	f000 fb7b 	bl	801bf5e <__multadd>
 801b868:	4601      	mov	r1, r0
 801b86a:	4605      	mov	r5, r0
 801b86c:	9801      	ldr	r0, [sp, #4]
 801b86e:	f000 fd41 	bl	801c2f4 <__mcmp>
 801b872:	2800      	cmp	r0, #0
 801b874:	f73f adfc 	bgt.w	801b470 <_dtoa_r+0x428>
 801b878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b87a:	9e04      	ldr	r6, [sp, #16]
 801b87c:	ea6f 0b03 	mvn.w	fp, r3
 801b880:	f04f 0900 	mov.w	r9, #0
 801b884:	4629      	mov	r1, r5
 801b886:	4620      	mov	r0, r4
 801b888:	f000 fb52 	bl	801bf30 <_Bfree>
 801b88c:	2f00      	cmp	r7, #0
 801b88e:	f43f aebb 	beq.w	801b608 <_dtoa_r+0x5c0>
 801b892:	f1b9 0f00 	cmp.w	r9, #0
 801b896:	d005      	beq.n	801b8a4 <_dtoa_r+0x85c>
 801b898:	45b9      	cmp	r9, r7
 801b89a:	d003      	beq.n	801b8a4 <_dtoa_r+0x85c>
 801b89c:	4649      	mov	r1, r9
 801b89e:	4620      	mov	r0, r4
 801b8a0:	f000 fb46 	bl	801bf30 <_Bfree>
 801b8a4:	4639      	mov	r1, r7
 801b8a6:	4620      	mov	r0, r4
 801b8a8:	f000 fb42 	bl	801bf30 <_Bfree>
 801b8ac:	e6ac      	b.n	801b608 <_dtoa_r+0x5c0>
 801b8ae:	2500      	movs	r5, #0
 801b8b0:	462f      	mov	r7, r5
 801b8b2:	e7e1      	b.n	801b878 <_dtoa_r+0x830>
 801b8b4:	469b      	mov	fp, r3
 801b8b6:	462f      	mov	r7, r5
 801b8b8:	e5da      	b.n	801b470 <_dtoa_r+0x428>
 801b8ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b8bc:	f8cd 9018 	str.w	r9, [sp, #24]
 801b8c0:	2b00      	cmp	r3, #0
 801b8c2:	f000 80f3 	beq.w	801baac <_dtoa_r+0xa64>
 801b8c6:	2e00      	cmp	r6, #0
 801b8c8:	dd05      	ble.n	801b8d6 <_dtoa_r+0x88e>
 801b8ca:	4639      	mov	r1, r7
 801b8cc:	4632      	mov	r2, r6
 801b8ce:	4620      	mov	r0, r4
 801b8d0:	f000 fcbc 	bl	801c24c <__lshift>
 801b8d4:	4607      	mov	r7, r0
 801b8d6:	f1b8 0f00 	cmp.w	r8, #0
 801b8da:	d04c      	beq.n	801b976 <_dtoa_r+0x92e>
 801b8dc:	6879      	ldr	r1, [r7, #4]
 801b8de:	4620      	mov	r0, r4
 801b8e0:	f000 faf2 	bl	801bec8 <_Balloc>
 801b8e4:	693a      	ldr	r2, [r7, #16]
 801b8e6:	3202      	adds	r2, #2
 801b8e8:	4606      	mov	r6, r0
 801b8ea:	0092      	lsls	r2, r2, #2
 801b8ec:	f107 010c 	add.w	r1, r7, #12
 801b8f0:	300c      	adds	r0, #12
 801b8f2:	f7fe fcd2 	bl	801a29a <memcpy>
 801b8f6:	2201      	movs	r2, #1
 801b8f8:	4631      	mov	r1, r6
 801b8fa:	4620      	mov	r0, r4
 801b8fc:	f000 fca6 	bl	801c24c <__lshift>
 801b900:	9b02      	ldr	r3, [sp, #8]
 801b902:	f8dd a010 	ldr.w	sl, [sp, #16]
 801b906:	f003 0301 	and.w	r3, r3, #1
 801b90a:	46b9      	mov	r9, r7
 801b90c:	9307      	str	r3, [sp, #28]
 801b90e:	4607      	mov	r7, r0
 801b910:	4629      	mov	r1, r5
 801b912:	9801      	ldr	r0, [sp, #4]
 801b914:	f7ff fb0a 	bl	801af2c <quorem>
 801b918:	4649      	mov	r1, r9
 801b91a:	4606      	mov	r6, r0
 801b91c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801b920:	9801      	ldr	r0, [sp, #4]
 801b922:	f000 fce7 	bl	801c2f4 <__mcmp>
 801b926:	463a      	mov	r2, r7
 801b928:	9002      	str	r0, [sp, #8]
 801b92a:	4629      	mov	r1, r5
 801b92c:	4620      	mov	r0, r4
 801b92e:	f000 fcfb 	bl	801c328 <__mdiff>
 801b932:	68c3      	ldr	r3, [r0, #12]
 801b934:	4602      	mov	r2, r0
 801b936:	bb03      	cbnz	r3, 801b97a <_dtoa_r+0x932>
 801b938:	4601      	mov	r1, r0
 801b93a:	9009      	str	r0, [sp, #36]	; 0x24
 801b93c:	9801      	ldr	r0, [sp, #4]
 801b93e:	f000 fcd9 	bl	801c2f4 <__mcmp>
 801b942:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b944:	4603      	mov	r3, r0
 801b946:	4611      	mov	r1, r2
 801b948:	4620      	mov	r0, r4
 801b94a:	9309      	str	r3, [sp, #36]	; 0x24
 801b94c:	f000 faf0 	bl	801bf30 <_Bfree>
 801b950:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b952:	b9a3      	cbnz	r3, 801b97e <_dtoa_r+0x936>
 801b954:	9a08      	ldr	r2, [sp, #32]
 801b956:	b992      	cbnz	r2, 801b97e <_dtoa_r+0x936>
 801b958:	9a07      	ldr	r2, [sp, #28]
 801b95a:	b982      	cbnz	r2, 801b97e <_dtoa_r+0x936>
 801b95c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801b960:	d029      	beq.n	801b9b6 <_dtoa_r+0x96e>
 801b962:	9b02      	ldr	r3, [sp, #8]
 801b964:	2b00      	cmp	r3, #0
 801b966:	dd01      	ble.n	801b96c <_dtoa_r+0x924>
 801b968:	f106 0831 	add.w	r8, r6, #49	; 0x31
 801b96c:	f10a 0601 	add.w	r6, sl, #1
 801b970:	f88a 8000 	strb.w	r8, [sl]
 801b974:	e786      	b.n	801b884 <_dtoa_r+0x83c>
 801b976:	4638      	mov	r0, r7
 801b978:	e7c2      	b.n	801b900 <_dtoa_r+0x8b8>
 801b97a:	2301      	movs	r3, #1
 801b97c:	e7e3      	b.n	801b946 <_dtoa_r+0x8fe>
 801b97e:	9a02      	ldr	r2, [sp, #8]
 801b980:	2a00      	cmp	r2, #0
 801b982:	db04      	blt.n	801b98e <_dtoa_r+0x946>
 801b984:	d124      	bne.n	801b9d0 <_dtoa_r+0x988>
 801b986:	9a08      	ldr	r2, [sp, #32]
 801b988:	bb12      	cbnz	r2, 801b9d0 <_dtoa_r+0x988>
 801b98a:	9a07      	ldr	r2, [sp, #28]
 801b98c:	bb02      	cbnz	r2, 801b9d0 <_dtoa_r+0x988>
 801b98e:	2b00      	cmp	r3, #0
 801b990:	ddec      	ble.n	801b96c <_dtoa_r+0x924>
 801b992:	2201      	movs	r2, #1
 801b994:	9901      	ldr	r1, [sp, #4]
 801b996:	4620      	mov	r0, r4
 801b998:	f000 fc58 	bl	801c24c <__lshift>
 801b99c:	4629      	mov	r1, r5
 801b99e:	9001      	str	r0, [sp, #4]
 801b9a0:	f000 fca8 	bl	801c2f4 <__mcmp>
 801b9a4:	2800      	cmp	r0, #0
 801b9a6:	dc03      	bgt.n	801b9b0 <_dtoa_r+0x968>
 801b9a8:	d1e0      	bne.n	801b96c <_dtoa_r+0x924>
 801b9aa:	f018 0f01 	tst.w	r8, #1
 801b9ae:	d0dd      	beq.n	801b96c <_dtoa_r+0x924>
 801b9b0:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801b9b4:	d1d8      	bne.n	801b968 <_dtoa_r+0x920>
 801b9b6:	2339      	movs	r3, #57	; 0x39
 801b9b8:	f10a 0601 	add.w	r6, sl, #1
 801b9bc:	f88a 3000 	strb.w	r3, [sl]
 801b9c0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801b9c4:	2b39      	cmp	r3, #57	; 0x39
 801b9c6:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 801b9ca:	d04c      	beq.n	801ba66 <_dtoa_r+0xa1e>
 801b9cc:	3301      	adds	r3, #1
 801b9ce:	e051      	b.n	801ba74 <_dtoa_r+0xa2c>
 801b9d0:	2b00      	cmp	r3, #0
 801b9d2:	f10a 0601 	add.w	r6, sl, #1
 801b9d6:	dd05      	ble.n	801b9e4 <_dtoa_r+0x99c>
 801b9d8:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801b9dc:	d0eb      	beq.n	801b9b6 <_dtoa_r+0x96e>
 801b9de:	f108 0801 	add.w	r8, r8, #1
 801b9e2:	e7c5      	b.n	801b970 <_dtoa_r+0x928>
 801b9e4:	9b04      	ldr	r3, [sp, #16]
 801b9e6:	9a06      	ldr	r2, [sp, #24]
 801b9e8:	f806 8c01 	strb.w	r8, [r6, #-1]
 801b9ec:	1af3      	subs	r3, r6, r3
 801b9ee:	4293      	cmp	r3, r2
 801b9f0:	d021      	beq.n	801ba36 <_dtoa_r+0x9ee>
 801b9f2:	2300      	movs	r3, #0
 801b9f4:	220a      	movs	r2, #10
 801b9f6:	9901      	ldr	r1, [sp, #4]
 801b9f8:	4620      	mov	r0, r4
 801b9fa:	f000 fab0 	bl	801bf5e <__multadd>
 801b9fe:	45b9      	cmp	r9, r7
 801ba00:	9001      	str	r0, [sp, #4]
 801ba02:	f04f 0300 	mov.w	r3, #0
 801ba06:	f04f 020a 	mov.w	r2, #10
 801ba0a:	4649      	mov	r1, r9
 801ba0c:	4620      	mov	r0, r4
 801ba0e:	d105      	bne.n	801ba1c <_dtoa_r+0x9d4>
 801ba10:	f000 faa5 	bl	801bf5e <__multadd>
 801ba14:	4681      	mov	r9, r0
 801ba16:	4607      	mov	r7, r0
 801ba18:	46b2      	mov	sl, r6
 801ba1a:	e779      	b.n	801b910 <_dtoa_r+0x8c8>
 801ba1c:	f000 fa9f 	bl	801bf5e <__multadd>
 801ba20:	4639      	mov	r1, r7
 801ba22:	4681      	mov	r9, r0
 801ba24:	2300      	movs	r3, #0
 801ba26:	220a      	movs	r2, #10
 801ba28:	4620      	mov	r0, r4
 801ba2a:	f000 fa98 	bl	801bf5e <__multadd>
 801ba2e:	4607      	mov	r7, r0
 801ba30:	e7f2      	b.n	801ba18 <_dtoa_r+0x9d0>
 801ba32:	f04f 0900 	mov.w	r9, #0
 801ba36:	2201      	movs	r2, #1
 801ba38:	9901      	ldr	r1, [sp, #4]
 801ba3a:	4620      	mov	r0, r4
 801ba3c:	f000 fc06 	bl	801c24c <__lshift>
 801ba40:	4629      	mov	r1, r5
 801ba42:	9001      	str	r0, [sp, #4]
 801ba44:	f000 fc56 	bl	801c2f4 <__mcmp>
 801ba48:	2800      	cmp	r0, #0
 801ba4a:	dcb9      	bgt.n	801b9c0 <_dtoa_r+0x978>
 801ba4c:	d102      	bne.n	801ba54 <_dtoa_r+0xa0c>
 801ba4e:	f018 0f01 	tst.w	r8, #1
 801ba52:	d1b5      	bne.n	801b9c0 <_dtoa_r+0x978>
 801ba54:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801ba58:	2b30      	cmp	r3, #48	; 0x30
 801ba5a:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 801ba5e:	f47f af11 	bne.w	801b884 <_dtoa_r+0x83c>
 801ba62:	4616      	mov	r6, r2
 801ba64:	e7f6      	b.n	801ba54 <_dtoa_r+0xa0c>
 801ba66:	9b04      	ldr	r3, [sp, #16]
 801ba68:	4293      	cmp	r3, r2
 801ba6a:	d105      	bne.n	801ba78 <_dtoa_r+0xa30>
 801ba6c:	9a04      	ldr	r2, [sp, #16]
 801ba6e:	f10b 0b01 	add.w	fp, fp, #1
 801ba72:	2331      	movs	r3, #49	; 0x31
 801ba74:	7013      	strb	r3, [r2, #0]
 801ba76:	e705      	b.n	801b884 <_dtoa_r+0x83c>
 801ba78:	4616      	mov	r6, r2
 801ba7a:	e7a1      	b.n	801b9c0 <_dtoa_r+0x978>
 801ba7c:	4b16      	ldr	r3, [pc, #88]	; (801bad8 <_dtoa_r+0xa90>)
 801ba7e:	f7ff bb48 	b.w	801b112 <_dtoa_r+0xca>
 801ba82:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801ba84:	2b00      	cmp	r3, #0
 801ba86:	f47f ab23 	bne.w	801b0d0 <_dtoa_r+0x88>
 801ba8a:	4b14      	ldr	r3, [pc, #80]	; (801badc <_dtoa_r+0xa94>)
 801ba8c:	f7ff bb41 	b.w	801b112 <_dtoa_r+0xca>
 801ba90:	9b08      	ldr	r3, [sp, #32]
 801ba92:	2b01      	cmp	r3, #1
 801ba94:	f77f ae3b 	ble.w	801b70e <_dtoa_r+0x6c6>
 801ba98:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 801ba9c:	e64f      	b.n	801b73e <_dtoa_r+0x6f6>
 801ba9e:	9b06      	ldr	r3, [sp, #24]
 801baa0:	2b00      	cmp	r3, #0
 801baa2:	dc03      	bgt.n	801baac <_dtoa_r+0xa64>
 801baa4:	9b08      	ldr	r3, [sp, #32]
 801baa6:	2b02      	cmp	r3, #2
 801baa8:	f73f aed7 	bgt.w	801b85a <_dtoa_r+0x812>
 801baac:	9e04      	ldr	r6, [sp, #16]
 801baae:	9801      	ldr	r0, [sp, #4]
 801bab0:	4629      	mov	r1, r5
 801bab2:	f7ff fa3b 	bl	801af2c <quorem>
 801bab6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801baba:	f806 8b01 	strb.w	r8, [r6], #1
 801babe:	9b04      	ldr	r3, [sp, #16]
 801bac0:	9a06      	ldr	r2, [sp, #24]
 801bac2:	1af3      	subs	r3, r6, r3
 801bac4:	429a      	cmp	r2, r3
 801bac6:	ddb4      	ble.n	801ba32 <_dtoa_r+0x9ea>
 801bac8:	2300      	movs	r3, #0
 801baca:	220a      	movs	r2, #10
 801bacc:	9901      	ldr	r1, [sp, #4]
 801bace:	4620      	mov	r0, r4
 801bad0:	f000 fa45 	bl	801bf5e <__multadd>
 801bad4:	9001      	str	r0, [sp, #4]
 801bad6:	e7ea      	b.n	801baae <_dtoa_r+0xa66>
 801bad8:	0801ffe2 	.word	0x0801ffe2
 801badc:	08020107 	.word	0x08020107

0801bae0 <__sflush_r>:
 801bae0:	898a      	ldrh	r2, [r1, #12]
 801bae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bae6:	4605      	mov	r5, r0
 801bae8:	0710      	lsls	r0, r2, #28
 801baea:	460c      	mov	r4, r1
 801baec:	d458      	bmi.n	801bba0 <__sflush_r+0xc0>
 801baee:	684b      	ldr	r3, [r1, #4]
 801baf0:	2b00      	cmp	r3, #0
 801baf2:	dc05      	bgt.n	801bb00 <__sflush_r+0x20>
 801baf4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801baf6:	2b00      	cmp	r3, #0
 801baf8:	dc02      	bgt.n	801bb00 <__sflush_r+0x20>
 801bafa:	2000      	movs	r0, #0
 801bafc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bb00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801bb02:	2e00      	cmp	r6, #0
 801bb04:	d0f9      	beq.n	801bafa <__sflush_r+0x1a>
 801bb06:	2300      	movs	r3, #0
 801bb08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801bb0c:	682f      	ldr	r7, [r5, #0]
 801bb0e:	6a21      	ldr	r1, [r4, #32]
 801bb10:	602b      	str	r3, [r5, #0]
 801bb12:	d032      	beq.n	801bb7a <__sflush_r+0x9a>
 801bb14:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801bb16:	89a3      	ldrh	r3, [r4, #12]
 801bb18:	075a      	lsls	r2, r3, #29
 801bb1a:	d505      	bpl.n	801bb28 <__sflush_r+0x48>
 801bb1c:	6863      	ldr	r3, [r4, #4]
 801bb1e:	1ac0      	subs	r0, r0, r3
 801bb20:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801bb22:	b10b      	cbz	r3, 801bb28 <__sflush_r+0x48>
 801bb24:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801bb26:	1ac0      	subs	r0, r0, r3
 801bb28:	2300      	movs	r3, #0
 801bb2a:	4602      	mov	r2, r0
 801bb2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801bb2e:	6a21      	ldr	r1, [r4, #32]
 801bb30:	4628      	mov	r0, r5
 801bb32:	47b0      	blx	r6
 801bb34:	1c43      	adds	r3, r0, #1
 801bb36:	89a3      	ldrh	r3, [r4, #12]
 801bb38:	d106      	bne.n	801bb48 <__sflush_r+0x68>
 801bb3a:	6829      	ldr	r1, [r5, #0]
 801bb3c:	291d      	cmp	r1, #29
 801bb3e:	d848      	bhi.n	801bbd2 <__sflush_r+0xf2>
 801bb40:	4a29      	ldr	r2, [pc, #164]	; (801bbe8 <__sflush_r+0x108>)
 801bb42:	40ca      	lsrs	r2, r1
 801bb44:	07d6      	lsls	r6, r2, #31
 801bb46:	d544      	bpl.n	801bbd2 <__sflush_r+0xf2>
 801bb48:	2200      	movs	r2, #0
 801bb4a:	6062      	str	r2, [r4, #4]
 801bb4c:	04d9      	lsls	r1, r3, #19
 801bb4e:	6922      	ldr	r2, [r4, #16]
 801bb50:	6022      	str	r2, [r4, #0]
 801bb52:	d504      	bpl.n	801bb5e <__sflush_r+0x7e>
 801bb54:	1c42      	adds	r2, r0, #1
 801bb56:	d101      	bne.n	801bb5c <__sflush_r+0x7c>
 801bb58:	682b      	ldr	r3, [r5, #0]
 801bb5a:	b903      	cbnz	r3, 801bb5e <__sflush_r+0x7e>
 801bb5c:	6560      	str	r0, [r4, #84]	; 0x54
 801bb5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bb60:	602f      	str	r7, [r5, #0]
 801bb62:	2900      	cmp	r1, #0
 801bb64:	d0c9      	beq.n	801bafa <__sflush_r+0x1a>
 801bb66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801bb6a:	4299      	cmp	r1, r3
 801bb6c:	d002      	beq.n	801bb74 <__sflush_r+0x94>
 801bb6e:	4628      	mov	r0, r5
 801bb70:	f000 fc94 	bl	801c49c <_free_r>
 801bb74:	2000      	movs	r0, #0
 801bb76:	6360      	str	r0, [r4, #52]	; 0x34
 801bb78:	e7c0      	b.n	801bafc <__sflush_r+0x1c>
 801bb7a:	2301      	movs	r3, #1
 801bb7c:	4628      	mov	r0, r5
 801bb7e:	47b0      	blx	r6
 801bb80:	1c41      	adds	r1, r0, #1
 801bb82:	d1c8      	bne.n	801bb16 <__sflush_r+0x36>
 801bb84:	682b      	ldr	r3, [r5, #0]
 801bb86:	2b00      	cmp	r3, #0
 801bb88:	d0c5      	beq.n	801bb16 <__sflush_r+0x36>
 801bb8a:	2b1d      	cmp	r3, #29
 801bb8c:	d001      	beq.n	801bb92 <__sflush_r+0xb2>
 801bb8e:	2b16      	cmp	r3, #22
 801bb90:	d101      	bne.n	801bb96 <__sflush_r+0xb6>
 801bb92:	602f      	str	r7, [r5, #0]
 801bb94:	e7b1      	b.n	801bafa <__sflush_r+0x1a>
 801bb96:	89a3      	ldrh	r3, [r4, #12]
 801bb98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bb9c:	81a3      	strh	r3, [r4, #12]
 801bb9e:	e7ad      	b.n	801bafc <__sflush_r+0x1c>
 801bba0:	690f      	ldr	r7, [r1, #16]
 801bba2:	2f00      	cmp	r7, #0
 801bba4:	d0a9      	beq.n	801bafa <__sflush_r+0x1a>
 801bba6:	0793      	lsls	r3, r2, #30
 801bba8:	680e      	ldr	r6, [r1, #0]
 801bbaa:	bf08      	it	eq
 801bbac:	694b      	ldreq	r3, [r1, #20]
 801bbae:	600f      	str	r7, [r1, #0]
 801bbb0:	bf18      	it	ne
 801bbb2:	2300      	movne	r3, #0
 801bbb4:	eba6 0807 	sub.w	r8, r6, r7
 801bbb8:	608b      	str	r3, [r1, #8]
 801bbba:	f1b8 0f00 	cmp.w	r8, #0
 801bbbe:	dd9c      	ble.n	801bafa <__sflush_r+0x1a>
 801bbc0:	4643      	mov	r3, r8
 801bbc2:	463a      	mov	r2, r7
 801bbc4:	6a21      	ldr	r1, [r4, #32]
 801bbc6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801bbc8:	4628      	mov	r0, r5
 801bbca:	47b0      	blx	r6
 801bbcc:	2800      	cmp	r0, #0
 801bbce:	dc06      	bgt.n	801bbde <__sflush_r+0xfe>
 801bbd0:	89a3      	ldrh	r3, [r4, #12]
 801bbd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bbd6:	81a3      	strh	r3, [r4, #12]
 801bbd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bbdc:	e78e      	b.n	801bafc <__sflush_r+0x1c>
 801bbde:	4407      	add	r7, r0
 801bbe0:	eba8 0800 	sub.w	r8, r8, r0
 801bbe4:	e7e9      	b.n	801bbba <__sflush_r+0xda>
 801bbe6:	bf00      	nop
 801bbe8:	20400001 	.word	0x20400001

0801bbec <_fflush_r>:
 801bbec:	b538      	push	{r3, r4, r5, lr}
 801bbee:	690b      	ldr	r3, [r1, #16]
 801bbf0:	4605      	mov	r5, r0
 801bbf2:	460c      	mov	r4, r1
 801bbf4:	b1db      	cbz	r3, 801bc2e <_fflush_r+0x42>
 801bbf6:	b118      	cbz	r0, 801bc00 <_fflush_r+0x14>
 801bbf8:	6983      	ldr	r3, [r0, #24]
 801bbfa:	b90b      	cbnz	r3, 801bc00 <_fflush_r+0x14>
 801bbfc:	f000 f860 	bl	801bcc0 <__sinit>
 801bc00:	4b0c      	ldr	r3, [pc, #48]	; (801bc34 <_fflush_r+0x48>)
 801bc02:	429c      	cmp	r4, r3
 801bc04:	d109      	bne.n	801bc1a <_fflush_r+0x2e>
 801bc06:	686c      	ldr	r4, [r5, #4]
 801bc08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bc0c:	b17b      	cbz	r3, 801bc2e <_fflush_r+0x42>
 801bc0e:	4621      	mov	r1, r4
 801bc10:	4628      	mov	r0, r5
 801bc12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bc16:	f7ff bf63 	b.w	801bae0 <__sflush_r>
 801bc1a:	4b07      	ldr	r3, [pc, #28]	; (801bc38 <_fflush_r+0x4c>)
 801bc1c:	429c      	cmp	r4, r3
 801bc1e:	d101      	bne.n	801bc24 <_fflush_r+0x38>
 801bc20:	68ac      	ldr	r4, [r5, #8]
 801bc22:	e7f1      	b.n	801bc08 <_fflush_r+0x1c>
 801bc24:	4b05      	ldr	r3, [pc, #20]	; (801bc3c <_fflush_r+0x50>)
 801bc26:	429c      	cmp	r4, r3
 801bc28:	bf08      	it	eq
 801bc2a:	68ec      	ldreq	r4, [r5, #12]
 801bc2c:	e7ec      	b.n	801bc08 <_fflush_r+0x1c>
 801bc2e:	2000      	movs	r0, #0
 801bc30:	bd38      	pop	{r3, r4, r5, pc}
 801bc32:	bf00      	nop
 801bc34:	08020134 	.word	0x08020134
 801bc38:	08020154 	.word	0x08020154
 801bc3c:	08020114 	.word	0x08020114

0801bc40 <std>:
 801bc40:	2300      	movs	r3, #0
 801bc42:	b510      	push	{r4, lr}
 801bc44:	4604      	mov	r4, r0
 801bc46:	e9c0 3300 	strd	r3, r3, [r0]
 801bc4a:	6083      	str	r3, [r0, #8]
 801bc4c:	8181      	strh	r1, [r0, #12]
 801bc4e:	6643      	str	r3, [r0, #100]	; 0x64
 801bc50:	81c2      	strh	r2, [r0, #14]
 801bc52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801bc56:	6183      	str	r3, [r0, #24]
 801bc58:	4619      	mov	r1, r3
 801bc5a:	2208      	movs	r2, #8
 801bc5c:	305c      	adds	r0, #92	; 0x5c
 801bc5e:	f7fe fb40 	bl	801a2e2 <memset>
 801bc62:	4b05      	ldr	r3, [pc, #20]	; (801bc78 <std+0x38>)
 801bc64:	6263      	str	r3, [r4, #36]	; 0x24
 801bc66:	4b05      	ldr	r3, [pc, #20]	; (801bc7c <std+0x3c>)
 801bc68:	62a3      	str	r3, [r4, #40]	; 0x28
 801bc6a:	4b05      	ldr	r3, [pc, #20]	; (801bc80 <std+0x40>)
 801bc6c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801bc6e:	4b05      	ldr	r3, [pc, #20]	; (801bc84 <std+0x44>)
 801bc70:	6224      	str	r4, [r4, #32]
 801bc72:	6323      	str	r3, [r4, #48]	; 0x30
 801bc74:	bd10      	pop	{r4, pc}
 801bc76:	bf00      	nop
 801bc78:	0801cb31 	.word	0x0801cb31
 801bc7c:	0801cb53 	.word	0x0801cb53
 801bc80:	0801cb8b 	.word	0x0801cb8b
 801bc84:	0801cbaf 	.word	0x0801cbaf

0801bc88 <_cleanup_r>:
 801bc88:	4901      	ldr	r1, [pc, #4]	; (801bc90 <_cleanup_r+0x8>)
 801bc8a:	f000 b885 	b.w	801bd98 <_fwalk_reent>
 801bc8e:	bf00      	nop
 801bc90:	0801bbed 	.word	0x0801bbed

0801bc94 <__sfmoreglue>:
 801bc94:	b570      	push	{r4, r5, r6, lr}
 801bc96:	1e4a      	subs	r2, r1, #1
 801bc98:	2568      	movs	r5, #104	; 0x68
 801bc9a:	4355      	muls	r5, r2
 801bc9c:	460e      	mov	r6, r1
 801bc9e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801bca2:	f000 fc49 	bl	801c538 <_malloc_r>
 801bca6:	4604      	mov	r4, r0
 801bca8:	b140      	cbz	r0, 801bcbc <__sfmoreglue+0x28>
 801bcaa:	2100      	movs	r1, #0
 801bcac:	e9c0 1600 	strd	r1, r6, [r0]
 801bcb0:	300c      	adds	r0, #12
 801bcb2:	60a0      	str	r0, [r4, #8]
 801bcb4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801bcb8:	f7fe fb13 	bl	801a2e2 <memset>
 801bcbc:	4620      	mov	r0, r4
 801bcbe:	bd70      	pop	{r4, r5, r6, pc}

0801bcc0 <__sinit>:
 801bcc0:	6983      	ldr	r3, [r0, #24]
 801bcc2:	b510      	push	{r4, lr}
 801bcc4:	4604      	mov	r4, r0
 801bcc6:	bb33      	cbnz	r3, 801bd16 <__sinit+0x56>
 801bcc8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801bccc:	6503      	str	r3, [r0, #80]	; 0x50
 801bcce:	4b12      	ldr	r3, [pc, #72]	; (801bd18 <__sinit+0x58>)
 801bcd0:	4a12      	ldr	r2, [pc, #72]	; (801bd1c <__sinit+0x5c>)
 801bcd2:	681b      	ldr	r3, [r3, #0]
 801bcd4:	6282      	str	r2, [r0, #40]	; 0x28
 801bcd6:	4298      	cmp	r0, r3
 801bcd8:	bf04      	itt	eq
 801bcda:	2301      	moveq	r3, #1
 801bcdc:	6183      	streq	r3, [r0, #24]
 801bcde:	f000 f81f 	bl	801bd20 <__sfp>
 801bce2:	6060      	str	r0, [r4, #4]
 801bce4:	4620      	mov	r0, r4
 801bce6:	f000 f81b 	bl	801bd20 <__sfp>
 801bcea:	60a0      	str	r0, [r4, #8]
 801bcec:	4620      	mov	r0, r4
 801bcee:	f000 f817 	bl	801bd20 <__sfp>
 801bcf2:	2200      	movs	r2, #0
 801bcf4:	60e0      	str	r0, [r4, #12]
 801bcf6:	2104      	movs	r1, #4
 801bcf8:	6860      	ldr	r0, [r4, #4]
 801bcfa:	f7ff ffa1 	bl	801bc40 <std>
 801bcfe:	2201      	movs	r2, #1
 801bd00:	2109      	movs	r1, #9
 801bd02:	68a0      	ldr	r0, [r4, #8]
 801bd04:	f7ff ff9c 	bl	801bc40 <std>
 801bd08:	2202      	movs	r2, #2
 801bd0a:	2112      	movs	r1, #18
 801bd0c:	68e0      	ldr	r0, [r4, #12]
 801bd0e:	f7ff ff97 	bl	801bc40 <std>
 801bd12:	2301      	movs	r3, #1
 801bd14:	61a3      	str	r3, [r4, #24]
 801bd16:	bd10      	pop	{r4, pc}
 801bd18:	0801ffc4 	.word	0x0801ffc4
 801bd1c:	0801bc89 	.word	0x0801bc89

0801bd20 <__sfp>:
 801bd20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bd22:	4b1b      	ldr	r3, [pc, #108]	; (801bd90 <__sfp+0x70>)
 801bd24:	681e      	ldr	r6, [r3, #0]
 801bd26:	69b3      	ldr	r3, [r6, #24]
 801bd28:	4607      	mov	r7, r0
 801bd2a:	b913      	cbnz	r3, 801bd32 <__sfp+0x12>
 801bd2c:	4630      	mov	r0, r6
 801bd2e:	f7ff ffc7 	bl	801bcc0 <__sinit>
 801bd32:	3648      	adds	r6, #72	; 0x48
 801bd34:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801bd38:	3b01      	subs	r3, #1
 801bd3a:	d503      	bpl.n	801bd44 <__sfp+0x24>
 801bd3c:	6833      	ldr	r3, [r6, #0]
 801bd3e:	b133      	cbz	r3, 801bd4e <__sfp+0x2e>
 801bd40:	6836      	ldr	r6, [r6, #0]
 801bd42:	e7f7      	b.n	801bd34 <__sfp+0x14>
 801bd44:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801bd48:	b16d      	cbz	r5, 801bd66 <__sfp+0x46>
 801bd4a:	3468      	adds	r4, #104	; 0x68
 801bd4c:	e7f4      	b.n	801bd38 <__sfp+0x18>
 801bd4e:	2104      	movs	r1, #4
 801bd50:	4638      	mov	r0, r7
 801bd52:	f7ff ff9f 	bl	801bc94 <__sfmoreglue>
 801bd56:	6030      	str	r0, [r6, #0]
 801bd58:	2800      	cmp	r0, #0
 801bd5a:	d1f1      	bne.n	801bd40 <__sfp+0x20>
 801bd5c:	230c      	movs	r3, #12
 801bd5e:	603b      	str	r3, [r7, #0]
 801bd60:	4604      	mov	r4, r0
 801bd62:	4620      	mov	r0, r4
 801bd64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bd66:	4b0b      	ldr	r3, [pc, #44]	; (801bd94 <__sfp+0x74>)
 801bd68:	6665      	str	r5, [r4, #100]	; 0x64
 801bd6a:	e9c4 5500 	strd	r5, r5, [r4]
 801bd6e:	60a5      	str	r5, [r4, #8]
 801bd70:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801bd74:	e9c4 5505 	strd	r5, r5, [r4, #20]
 801bd78:	2208      	movs	r2, #8
 801bd7a:	4629      	mov	r1, r5
 801bd7c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801bd80:	f7fe faaf 	bl	801a2e2 <memset>
 801bd84:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801bd88:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801bd8c:	e7e9      	b.n	801bd62 <__sfp+0x42>
 801bd8e:	bf00      	nop
 801bd90:	0801ffc4 	.word	0x0801ffc4
 801bd94:	ffff0001 	.word	0xffff0001

0801bd98 <_fwalk_reent>:
 801bd98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bd9c:	4680      	mov	r8, r0
 801bd9e:	4689      	mov	r9, r1
 801bda0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801bda4:	2600      	movs	r6, #0
 801bda6:	b914      	cbnz	r4, 801bdae <_fwalk_reent+0x16>
 801bda8:	4630      	mov	r0, r6
 801bdaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bdae:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801bdb2:	3f01      	subs	r7, #1
 801bdb4:	d501      	bpl.n	801bdba <_fwalk_reent+0x22>
 801bdb6:	6824      	ldr	r4, [r4, #0]
 801bdb8:	e7f5      	b.n	801bda6 <_fwalk_reent+0xe>
 801bdba:	89ab      	ldrh	r3, [r5, #12]
 801bdbc:	2b01      	cmp	r3, #1
 801bdbe:	d907      	bls.n	801bdd0 <_fwalk_reent+0x38>
 801bdc0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801bdc4:	3301      	adds	r3, #1
 801bdc6:	d003      	beq.n	801bdd0 <_fwalk_reent+0x38>
 801bdc8:	4629      	mov	r1, r5
 801bdca:	4640      	mov	r0, r8
 801bdcc:	47c8      	blx	r9
 801bdce:	4306      	orrs	r6, r0
 801bdd0:	3568      	adds	r5, #104	; 0x68
 801bdd2:	e7ee      	b.n	801bdb2 <_fwalk_reent+0x1a>

0801bdd4 <_localeconv_r>:
 801bdd4:	4b04      	ldr	r3, [pc, #16]	; (801bde8 <_localeconv_r+0x14>)
 801bdd6:	681b      	ldr	r3, [r3, #0]
 801bdd8:	6a18      	ldr	r0, [r3, #32]
 801bdda:	4b04      	ldr	r3, [pc, #16]	; (801bdec <_localeconv_r+0x18>)
 801bddc:	2800      	cmp	r0, #0
 801bdde:	bf08      	it	eq
 801bde0:	4618      	moveq	r0, r3
 801bde2:	30f0      	adds	r0, #240	; 0xf0
 801bde4:	4770      	bx	lr
 801bde6:	bf00      	nop
 801bde8:	2400003c 	.word	0x2400003c
 801bdec:	240000a0 	.word	0x240000a0

0801bdf0 <__swhatbuf_r>:
 801bdf0:	b570      	push	{r4, r5, r6, lr}
 801bdf2:	460e      	mov	r6, r1
 801bdf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bdf8:	2900      	cmp	r1, #0
 801bdfa:	b096      	sub	sp, #88	; 0x58
 801bdfc:	4614      	mov	r4, r2
 801bdfe:	461d      	mov	r5, r3
 801be00:	da07      	bge.n	801be12 <__swhatbuf_r+0x22>
 801be02:	2300      	movs	r3, #0
 801be04:	602b      	str	r3, [r5, #0]
 801be06:	89b3      	ldrh	r3, [r6, #12]
 801be08:	061a      	lsls	r2, r3, #24
 801be0a:	d410      	bmi.n	801be2e <__swhatbuf_r+0x3e>
 801be0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801be10:	e00e      	b.n	801be30 <__swhatbuf_r+0x40>
 801be12:	466a      	mov	r2, sp
 801be14:	f000 fef2 	bl	801cbfc <_fstat_r>
 801be18:	2800      	cmp	r0, #0
 801be1a:	dbf2      	blt.n	801be02 <__swhatbuf_r+0x12>
 801be1c:	9a01      	ldr	r2, [sp, #4]
 801be1e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801be22:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801be26:	425a      	negs	r2, r3
 801be28:	415a      	adcs	r2, r3
 801be2a:	602a      	str	r2, [r5, #0]
 801be2c:	e7ee      	b.n	801be0c <__swhatbuf_r+0x1c>
 801be2e:	2340      	movs	r3, #64	; 0x40
 801be30:	2000      	movs	r0, #0
 801be32:	6023      	str	r3, [r4, #0]
 801be34:	b016      	add	sp, #88	; 0x58
 801be36:	bd70      	pop	{r4, r5, r6, pc}

0801be38 <__smakebuf_r>:
 801be38:	898b      	ldrh	r3, [r1, #12]
 801be3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801be3c:	079d      	lsls	r5, r3, #30
 801be3e:	4606      	mov	r6, r0
 801be40:	460c      	mov	r4, r1
 801be42:	d507      	bpl.n	801be54 <__smakebuf_r+0x1c>
 801be44:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801be48:	6023      	str	r3, [r4, #0]
 801be4a:	6123      	str	r3, [r4, #16]
 801be4c:	2301      	movs	r3, #1
 801be4e:	6163      	str	r3, [r4, #20]
 801be50:	b002      	add	sp, #8
 801be52:	bd70      	pop	{r4, r5, r6, pc}
 801be54:	ab01      	add	r3, sp, #4
 801be56:	466a      	mov	r2, sp
 801be58:	f7ff ffca 	bl	801bdf0 <__swhatbuf_r>
 801be5c:	9900      	ldr	r1, [sp, #0]
 801be5e:	4605      	mov	r5, r0
 801be60:	4630      	mov	r0, r6
 801be62:	f000 fb69 	bl	801c538 <_malloc_r>
 801be66:	b948      	cbnz	r0, 801be7c <__smakebuf_r+0x44>
 801be68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be6c:	059a      	lsls	r2, r3, #22
 801be6e:	d4ef      	bmi.n	801be50 <__smakebuf_r+0x18>
 801be70:	f023 0303 	bic.w	r3, r3, #3
 801be74:	f043 0302 	orr.w	r3, r3, #2
 801be78:	81a3      	strh	r3, [r4, #12]
 801be7a:	e7e3      	b.n	801be44 <__smakebuf_r+0xc>
 801be7c:	4b0d      	ldr	r3, [pc, #52]	; (801beb4 <__smakebuf_r+0x7c>)
 801be7e:	62b3      	str	r3, [r6, #40]	; 0x28
 801be80:	89a3      	ldrh	r3, [r4, #12]
 801be82:	6020      	str	r0, [r4, #0]
 801be84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801be88:	81a3      	strh	r3, [r4, #12]
 801be8a:	9b00      	ldr	r3, [sp, #0]
 801be8c:	6163      	str	r3, [r4, #20]
 801be8e:	9b01      	ldr	r3, [sp, #4]
 801be90:	6120      	str	r0, [r4, #16]
 801be92:	b15b      	cbz	r3, 801beac <__smakebuf_r+0x74>
 801be94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801be98:	4630      	mov	r0, r6
 801be9a:	f000 fec1 	bl	801cc20 <_isatty_r>
 801be9e:	b128      	cbz	r0, 801beac <__smakebuf_r+0x74>
 801bea0:	89a3      	ldrh	r3, [r4, #12]
 801bea2:	f023 0303 	bic.w	r3, r3, #3
 801bea6:	f043 0301 	orr.w	r3, r3, #1
 801beaa:	81a3      	strh	r3, [r4, #12]
 801beac:	89a3      	ldrh	r3, [r4, #12]
 801beae:	431d      	orrs	r5, r3
 801beb0:	81a5      	strh	r5, [r4, #12]
 801beb2:	e7cd      	b.n	801be50 <__smakebuf_r+0x18>
 801beb4:	0801bc89 	.word	0x0801bc89

0801beb8 <malloc>:
 801beb8:	4b02      	ldr	r3, [pc, #8]	; (801bec4 <malloc+0xc>)
 801beba:	4601      	mov	r1, r0
 801bebc:	6818      	ldr	r0, [r3, #0]
 801bebe:	f000 bb3b 	b.w	801c538 <_malloc_r>
 801bec2:	bf00      	nop
 801bec4:	2400003c 	.word	0x2400003c

0801bec8 <_Balloc>:
 801bec8:	b570      	push	{r4, r5, r6, lr}
 801beca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801becc:	4604      	mov	r4, r0
 801bece:	460e      	mov	r6, r1
 801bed0:	b93d      	cbnz	r5, 801bee2 <_Balloc+0x1a>
 801bed2:	2010      	movs	r0, #16
 801bed4:	f7ff fff0 	bl	801beb8 <malloc>
 801bed8:	6260      	str	r0, [r4, #36]	; 0x24
 801beda:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801bede:	6005      	str	r5, [r0, #0]
 801bee0:	60c5      	str	r5, [r0, #12]
 801bee2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801bee4:	68eb      	ldr	r3, [r5, #12]
 801bee6:	b183      	cbz	r3, 801bf0a <_Balloc+0x42>
 801bee8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801beea:	68db      	ldr	r3, [r3, #12]
 801beec:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801bef0:	b9b8      	cbnz	r0, 801bf22 <_Balloc+0x5a>
 801bef2:	2101      	movs	r1, #1
 801bef4:	fa01 f506 	lsl.w	r5, r1, r6
 801bef8:	1d6a      	adds	r2, r5, #5
 801befa:	0092      	lsls	r2, r2, #2
 801befc:	4620      	mov	r0, r4
 801befe:	f000 fabf 	bl	801c480 <_calloc_r>
 801bf02:	b160      	cbz	r0, 801bf1e <_Balloc+0x56>
 801bf04:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801bf08:	e00e      	b.n	801bf28 <_Balloc+0x60>
 801bf0a:	2221      	movs	r2, #33	; 0x21
 801bf0c:	2104      	movs	r1, #4
 801bf0e:	4620      	mov	r0, r4
 801bf10:	f000 fab6 	bl	801c480 <_calloc_r>
 801bf14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801bf16:	60e8      	str	r0, [r5, #12]
 801bf18:	68db      	ldr	r3, [r3, #12]
 801bf1a:	2b00      	cmp	r3, #0
 801bf1c:	d1e4      	bne.n	801bee8 <_Balloc+0x20>
 801bf1e:	2000      	movs	r0, #0
 801bf20:	bd70      	pop	{r4, r5, r6, pc}
 801bf22:	6802      	ldr	r2, [r0, #0]
 801bf24:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801bf28:	2300      	movs	r3, #0
 801bf2a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801bf2e:	e7f7      	b.n	801bf20 <_Balloc+0x58>

0801bf30 <_Bfree>:
 801bf30:	b570      	push	{r4, r5, r6, lr}
 801bf32:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801bf34:	4606      	mov	r6, r0
 801bf36:	460d      	mov	r5, r1
 801bf38:	b93c      	cbnz	r4, 801bf4a <_Bfree+0x1a>
 801bf3a:	2010      	movs	r0, #16
 801bf3c:	f7ff ffbc 	bl	801beb8 <malloc>
 801bf40:	6270      	str	r0, [r6, #36]	; 0x24
 801bf42:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801bf46:	6004      	str	r4, [r0, #0]
 801bf48:	60c4      	str	r4, [r0, #12]
 801bf4a:	b13d      	cbz	r5, 801bf5c <_Bfree+0x2c>
 801bf4c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801bf4e:	686a      	ldr	r2, [r5, #4]
 801bf50:	68db      	ldr	r3, [r3, #12]
 801bf52:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801bf56:	6029      	str	r1, [r5, #0]
 801bf58:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801bf5c:	bd70      	pop	{r4, r5, r6, pc}

0801bf5e <__multadd>:
 801bf5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bf62:	690d      	ldr	r5, [r1, #16]
 801bf64:	461f      	mov	r7, r3
 801bf66:	4606      	mov	r6, r0
 801bf68:	460c      	mov	r4, r1
 801bf6a:	f101 0c14 	add.w	ip, r1, #20
 801bf6e:	2300      	movs	r3, #0
 801bf70:	f8dc 0000 	ldr.w	r0, [ip]
 801bf74:	b281      	uxth	r1, r0
 801bf76:	fb02 7101 	mla	r1, r2, r1, r7
 801bf7a:	0c0f      	lsrs	r7, r1, #16
 801bf7c:	0c00      	lsrs	r0, r0, #16
 801bf7e:	fb02 7000 	mla	r0, r2, r0, r7
 801bf82:	b289      	uxth	r1, r1
 801bf84:	3301      	adds	r3, #1
 801bf86:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801bf8a:	429d      	cmp	r5, r3
 801bf8c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801bf90:	f84c 1b04 	str.w	r1, [ip], #4
 801bf94:	dcec      	bgt.n	801bf70 <__multadd+0x12>
 801bf96:	b1d7      	cbz	r7, 801bfce <__multadd+0x70>
 801bf98:	68a3      	ldr	r3, [r4, #8]
 801bf9a:	42ab      	cmp	r3, r5
 801bf9c:	dc12      	bgt.n	801bfc4 <__multadd+0x66>
 801bf9e:	6861      	ldr	r1, [r4, #4]
 801bfa0:	4630      	mov	r0, r6
 801bfa2:	3101      	adds	r1, #1
 801bfa4:	f7ff ff90 	bl	801bec8 <_Balloc>
 801bfa8:	6922      	ldr	r2, [r4, #16]
 801bfaa:	3202      	adds	r2, #2
 801bfac:	f104 010c 	add.w	r1, r4, #12
 801bfb0:	4680      	mov	r8, r0
 801bfb2:	0092      	lsls	r2, r2, #2
 801bfb4:	300c      	adds	r0, #12
 801bfb6:	f7fe f970 	bl	801a29a <memcpy>
 801bfba:	4621      	mov	r1, r4
 801bfbc:	4630      	mov	r0, r6
 801bfbe:	f7ff ffb7 	bl	801bf30 <_Bfree>
 801bfc2:	4644      	mov	r4, r8
 801bfc4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801bfc8:	3501      	adds	r5, #1
 801bfca:	615f      	str	r7, [r3, #20]
 801bfcc:	6125      	str	r5, [r4, #16]
 801bfce:	4620      	mov	r0, r4
 801bfd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801bfd4 <__hi0bits>:
 801bfd4:	0c02      	lsrs	r2, r0, #16
 801bfd6:	0412      	lsls	r2, r2, #16
 801bfd8:	4603      	mov	r3, r0
 801bfda:	b9b2      	cbnz	r2, 801c00a <__hi0bits+0x36>
 801bfdc:	0403      	lsls	r3, r0, #16
 801bfde:	2010      	movs	r0, #16
 801bfe0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801bfe4:	bf04      	itt	eq
 801bfe6:	021b      	lsleq	r3, r3, #8
 801bfe8:	3008      	addeq	r0, #8
 801bfea:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801bfee:	bf04      	itt	eq
 801bff0:	011b      	lsleq	r3, r3, #4
 801bff2:	3004      	addeq	r0, #4
 801bff4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801bff8:	bf04      	itt	eq
 801bffa:	009b      	lsleq	r3, r3, #2
 801bffc:	3002      	addeq	r0, #2
 801bffe:	2b00      	cmp	r3, #0
 801c000:	db06      	blt.n	801c010 <__hi0bits+0x3c>
 801c002:	005b      	lsls	r3, r3, #1
 801c004:	d503      	bpl.n	801c00e <__hi0bits+0x3a>
 801c006:	3001      	adds	r0, #1
 801c008:	4770      	bx	lr
 801c00a:	2000      	movs	r0, #0
 801c00c:	e7e8      	b.n	801bfe0 <__hi0bits+0xc>
 801c00e:	2020      	movs	r0, #32
 801c010:	4770      	bx	lr

0801c012 <__lo0bits>:
 801c012:	6803      	ldr	r3, [r0, #0]
 801c014:	f013 0207 	ands.w	r2, r3, #7
 801c018:	4601      	mov	r1, r0
 801c01a:	d00b      	beq.n	801c034 <__lo0bits+0x22>
 801c01c:	07da      	lsls	r2, r3, #31
 801c01e:	d423      	bmi.n	801c068 <__lo0bits+0x56>
 801c020:	0798      	lsls	r0, r3, #30
 801c022:	bf49      	itett	mi
 801c024:	085b      	lsrmi	r3, r3, #1
 801c026:	089b      	lsrpl	r3, r3, #2
 801c028:	2001      	movmi	r0, #1
 801c02a:	600b      	strmi	r3, [r1, #0]
 801c02c:	bf5c      	itt	pl
 801c02e:	600b      	strpl	r3, [r1, #0]
 801c030:	2002      	movpl	r0, #2
 801c032:	4770      	bx	lr
 801c034:	b298      	uxth	r0, r3
 801c036:	b9a8      	cbnz	r0, 801c064 <__lo0bits+0x52>
 801c038:	0c1b      	lsrs	r3, r3, #16
 801c03a:	2010      	movs	r0, #16
 801c03c:	f013 0fff 	tst.w	r3, #255	; 0xff
 801c040:	bf04      	itt	eq
 801c042:	0a1b      	lsreq	r3, r3, #8
 801c044:	3008      	addeq	r0, #8
 801c046:	071a      	lsls	r2, r3, #28
 801c048:	bf04      	itt	eq
 801c04a:	091b      	lsreq	r3, r3, #4
 801c04c:	3004      	addeq	r0, #4
 801c04e:	079a      	lsls	r2, r3, #30
 801c050:	bf04      	itt	eq
 801c052:	089b      	lsreq	r3, r3, #2
 801c054:	3002      	addeq	r0, #2
 801c056:	07da      	lsls	r2, r3, #31
 801c058:	d402      	bmi.n	801c060 <__lo0bits+0x4e>
 801c05a:	085b      	lsrs	r3, r3, #1
 801c05c:	d006      	beq.n	801c06c <__lo0bits+0x5a>
 801c05e:	3001      	adds	r0, #1
 801c060:	600b      	str	r3, [r1, #0]
 801c062:	4770      	bx	lr
 801c064:	4610      	mov	r0, r2
 801c066:	e7e9      	b.n	801c03c <__lo0bits+0x2a>
 801c068:	2000      	movs	r0, #0
 801c06a:	4770      	bx	lr
 801c06c:	2020      	movs	r0, #32
 801c06e:	4770      	bx	lr

0801c070 <__i2b>:
 801c070:	b510      	push	{r4, lr}
 801c072:	460c      	mov	r4, r1
 801c074:	2101      	movs	r1, #1
 801c076:	f7ff ff27 	bl	801bec8 <_Balloc>
 801c07a:	2201      	movs	r2, #1
 801c07c:	6144      	str	r4, [r0, #20]
 801c07e:	6102      	str	r2, [r0, #16]
 801c080:	bd10      	pop	{r4, pc}

0801c082 <__multiply>:
 801c082:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c086:	4614      	mov	r4, r2
 801c088:	690a      	ldr	r2, [r1, #16]
 801c08a:	6923      	ldr	r3, [r4, #16]
 801c08c:	429a      	cmp	r2, r3
 801c08e:	bfb8      	it	lt
 801c090:	460b      	movlt	r3, r1
 801c092:	4688      	mov	r8, r1
 801c094:	bfbc      	itt	lt
 801c096:	46a0      	movlt	r8, r4
 801c098:	461c      	movlt	r4, r3
 801c09a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801c09e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801c0a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801c0a6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801c0aa:	eb07 0609 	add.w	r6, r7, r9
 801c0ae:	42b3      	cmp	r3, r6
 801c0b0:	bfb8      	it	lt
 801c0b2:	3101      	addlt	r1, #1
 801c0b4:	f7ff ff08 	bl	801bec8 <_Balloc>
 801c0b8:	f100 0514 	add.w	r5, r0, #20
 801c0bc:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801c0c0:	462b      	mov	r3, r5
 801c0c2:	2200      	movs	r2, #0
 801c0c4:	4573      	cmp	r3, lr
 801c0c6:	d316      	bcc.n	801c0f6 <__multiply+0x74>
 801c0c8:	f104 0214 	add.w	r2, r4, #20
 801c0cc:	f108 0114 	add.w	r1, r8, #20
 801c0d0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801c0d4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801c0d8:	9300      	str	r3, [sp, #0]
 801c0da:	9b00      	ldr	r3, [sp, #0]
 801c0dc:	9201      	str	r2, [sp, #4]
 801c0de:	4293      	cmp	r3, r2
 801c0e0:	d80c      	bhi.n	801c0fc <__multiply+0x7a>
 801c0e2:	2e00      	cmp	r6, #0
 801c0e4:	dd03      	ble.n	801c0ee <__multiply+0x6c>
 801c0e6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801c0ea:	2b00      	cmp	r3, #0
 801c0ec:	d05d      	beq.n	801c1aa <__multiply+0x128>
 801c0ee:	6106      	str	r6, [r0, #16]
 801c0f0:	b003      	add	sp, #12
 801c0f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c0f6:	f843 2b04 	str.w	r2, [r3], #4
 801c0fa:	e7e3      	b.n	801c0c4 <__multiply+0x42>
 801c0fc:	f8b2 b000 	ldrh.w	fp, [r2]
 801c100:	f1bb 0f00 	cmp.w	fp, #0
 801c104:	d023      	beq.n	801c14e <__multiply+0xcc>
 801c106:	4689      	mov	r9, r1
 801c108:	46ac      	mov	ip, r5
 801c10a:	f04f 0800 	mov.w	r8, #0
 801c10e:	f859 4b04 	ldr.w	r4, [r9], #4
 801c112:	f8dc a000 	ldr.w	sl, [ip]
 801c116:	b2a3      	uxth	r3, r4
 801c118:	fa1f fa8a 	uxth.w	sl, sl
 801c11c:	fb0b a303 	mla	r3, fp, r3, sl
 801c120:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801c124:	f8dc 4000 	ldr.w	r4, [ip]
 801c128:	4443      	add	r3, r8
 801c12a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801c12e:	fb0b 840a 	mla	r4, fp, sl, r8
 801c132:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801c136:	46e2      	mov	sl, ip
 801c138:	b29b      	uxth	r3, r3
 801c13a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801c13e:	454f      	cmp	r7, r9
 801c140:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801c144:	f84a 3b04 	str.w	r3, [sl], #4
 801c148:	d82b      	bhi.n	801c1a2 <__multiply+0x120>
 801c14a:	f8cc 8004 	str.w	r8, [ip, #4]
 801c14e:	9b01      	ldr	r3, [sp, #4]
 801c150:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801c154:	3204      	adds	r2, #4
 801c156:	f1ba 0f00 	cmp.w	sl, #0
 801c15a:	d020      	beq.n	801c19e <__multiply+0x11c>
 801c15c:	682b      	ldr	r3, [r5, #0]
 801c15e:	4689      	mov	r9, r1
 801c160:	46a8      	mov	r8, r5
 801c162:	f04f 0b00 	mov.w	fp, #0
 801c166:	f8b9 c000 	ldrh.w	ip, [r9]
 801c16a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801c16e:	fb0a 440c 	mla	r4, sl, ip, r4
 801c172:	445c      	add	r4, fp
 801c174:	46c4      	mov	ip, r8
 801c176:	b29b      	uxth	r3, r3
 801c178:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801c17c:	f84c 3b04 	str.w	r3, [ip], #4
 801c180:	f859 3b04 	ldr.w	r3, [r9], #4
 801c184:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801c188:	0c1b      	lsrs	r3, r3, #16
 801c18a:	fb0a b303 	mla	r3, sl, r3, fp
 801c18e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801c192:	454f      	cmp	r7, r9
 801c194:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801c198:	d805      	bhi.n	801c1a6 <__multiply+0x124>
 801c19a:	f8c8 3004 	str.w	r3, [r8, #4]
 801c19e:	3504      	adds	r5, #4
 801c1a0:	e79b      	b.n	801c0da <__multiply+0x58>
 801c1a2:	46d4      	mov	ip, sl
 801c1a4:	e7b3      	b.n	801c10e <__multiply+0x8c>
 801c1a6:	46e0      	mov	r8, ip
 801c1a8:	e7dd      	b.n	801c166 <__multiply+0xe4>
 801c1aa:	3e01      	subs	r6, #1
 801c1ac:	e799      	b.n	801c0e2 <__multiply+0x60>
	...

0801c1b0 <__pow5mult>:
 801c1b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c1b4:	4615      	mov	r5, r2
 801c1b6:	f012 0203 	ands.w	r2, r2, #3
 801c1ba:	4606      	mov	r6, r0
 801c1bc:	460f      	mov	r7, r1
 801c1be:	d007      	beq.n	801c1d0 <__pow5mult+0x20>
 801c1c0:	3a01      	subs	r2, #1
 801c1c2:	4c21      	ldr	r4, [pc, #132]	; (801c248 <__pow5mult+0x98>)
 801c1c4:	2300      	movs	r3, #0
 801c1c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801c1ca:	f7ff fec8 	bl	801bf5e <__multadd>
 801c1ce:	4607      	mov	r7, r0
 801c1d0:	10ad      	asrs	r5, r5, #2
 801c1d2:	d035      	beq.n	801c240 <__pow5mult+0x90>
 801c1d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801c1d6:	b93c      	cbnz	r4, 801c1e8 <__pow5mult+0x38>
 801c1d8:	2010      	movs	r0, #16
 801c1da:	f7ff fe6d 	bl	801beb8 <malloc>
 801c1de:	6270      	str	r0, [r6, #36]	; 0x24
 801c1e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801c1e4:	6004      	str	r4, [r0, #0]
 801c1e6:	60c4      	str	r4, [r0, #12]
 801c1e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801c1ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801c1f0:	b94c      	cbnz	r4, 801c206 <__pow5mult+0x56>
 801c1f2:	f240 2171 	movw	r1, #625	; 0x271
 801c1f6:	4630      	mov	r0, r6
 801c1f8:	f7ff ff3a 	bl	801c070 <__i2b>
 801c1fc:	2300      	movs	r3, #0
 801c1fe:	f8c8 0008 	str.w	r0, [r8, #8]
 801c202:	4604      	mov	r4, r0
 801c204:	6003      	str	r3, [r0, #0]
 801c206:	f04f 0800 	mov.w	r8, #0
 801c20a:	07eb      	lsls	r3, r5, #31
 801c20c:	d50a      	bpl.n	801c224 <__pow5mult+0x74>
 801c20e:	4639      	mov	r1, r7
 801c210:	4622      	mov	r2, r4
 801c212:	4630      	mov	r0, r6
 801c214:	f7ff ff35 	bl	801c082 <__multiply>
 801c218:	4639      	mov	r1, r7
 801c21a:	4681      	mov	r9, r0
 801c21c:	4630      	mov	r0, r6
 801c21e:	f7ff fe87 	bl	801bf30 <_Bfree>
 801c222:	464f      	mov	r7, r9
 801c224:	106d      	asrs	r5, r5, #1
 801c226:	d00b      	beq.n	801c240 <__pow5mult+0x90>
 801c228:	6820      	ldr	r0, [r4, #0]
 801c22a:	b938      	cbnz	r0, 801c23c <__pow5mult+0x8c>
 801c22c:	4622      	mov	r2, r4
 801c22e:	4621      	mov	r1, r4
 801c230:	4630      	mov	r0, r6
 801c232:	f7ff ff26 	bl	801c082 <__multiply>
 801c236:	6020      	str	r0, [r4, #0]
 801c238:	f8c0 8000 	str.w	r8, [r0]
 801c23c:	4604      	mov	r4, r0
 801c23e:	e7e4      	b.n	801c20a <__pow5mult+0x5a>
 801c240:	4638      	mov	r0, r7
 801c242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c246:	bf00      	nop
 801c248:	08020268 	.word	0x08020268

0801c24c <__lshift>:
 801c24c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c250:	460c      	mov	r4, r1
 801c252:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801c256:	6923      	ldr	r3, [r4, #16]
 801c258:	6849      	ldr	r1, [r1, #4]
 801c25a:	eb0a 0903 	add.w	r9, sl, r3
 801c25e:	68a3      	ldr	r3, [r4, #8]
 801c260:	4607      	mov	r7, r0
 801c262:	4616      	mov	r6, r2
 801c264:	f109 0501 	add.w	r5, r9, #1
 801c268:	42ab      	cmp	r3, r5
 801c26a:	db32      	blt.n	801c2d2 <__lshift+0x86>
 801c26c:	4638      	mov	r0, r7
 801c26e:	f7ff fe2b 	bl	801bec8 <_Balloc>
 801c272:	2300      	movs	r3, #0
 801c274:	4680      	mov	r8, r0
 801c276:	f100 0114 	add.w	r1, r0, #20
 801c27a:	461a      	mov	r2, r3
 801c27c:	4553      	cmp	r3, sl
 801c27e:	db2b      	blt.n	801c2d8 <__lshift+0x8c>
 801c280:	6920      	ldr	r0, [r4, #16]
 801c282:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801c286:	f104 0314 	add.w	r3, r4, #20
 801c28a:	f016 021f 	ands.w	r2, r6, #31
 801c28e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801c292:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801c296:	d025      	beq.n	801c2e4 <__lshift+0x98>
 801c298:	f1c2 0e20 	rsb	lr, r2, #32
 801c29c:	2000      	movs	r0, #0
 801c29e:	681e      	ldr	r6, [r3, #0]
 801c2a0:	468a      	mov	sl, r1
 801c2a2:	4096      	lsls	r6, r2
 801c2a4:	4330      	orrs	r0, r6
 801c2a6:	f84a 0b04 	str.w	r0, [sl], #4
 801c2aa:	f853 0b04 	ldr.w	r0, [r3], #4
 801c2ae:	459c      	cmp	ip, r3
 801c2b0:	fa20 f00e 	lsr.w	r0, r0, lr
 801c2b4:	d814      	bhi.n	801c2e0 <__lshift+0x94>
 801c2b6:	6048      	str	r0, [r1, #4]
 801c2b8:	b108      	cbz	r0, 801c2be <__lshift+0x72>
 801c2ba:	f109 0502 	add.w	r5, r9, #2
 801c2be:	3d01      	subs	r5, #1
 801c2c0:	4638      	mov	r0, r7
 801c2c2:	f8c8 5010 	str.w	r5, [r8, #16]
 801c2c6:	4621      	mov	r1, r4
 801c2c8:	f7ff fe32 	bl	801bf30 <_Bfree>
 801c2cc:	4640      	mov	r0, r8
 801c2ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c2d2:	3101      	adds	r1, #1
 801c2d4:	005b      	lsls	r3, r3, #1
 801c2d6:	e7c7      	b.n	801c268 <__lshift+0x1c>
 801c2d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801c2dc:	3301      	adds	r3, #1
 801c2de:	e7cd      	b.n	801c27c <__lshift+0x30>
 801c2e0:	4651      	mov	r1, sl
 801c2e2:	e7dc      	b.n	801c29e <__lshift+0x52>
 801c2e4:	3904      	subs	r1, #4
 801c2e6:	f853 2b04 	ldr.w	r2, [r3], #4
 801c2ea:	f841 2f04 	str.w	r2, [r1, #4]!
 801c2ee:	459c      	cmp	ip, r3
 801c2f0:	d8f9      	bhi.n	801c2e6 <__lshift+0x9a>
 801c2f2:	e7e4      	b.n	801c2be <__lshift+0x72>

0801c2f4 <__mcmp>:
 801c2f4:	6903      	ldr	r3, [r0, #16]
 801c2f6:	690a      	ldr	r2, [r1, #16]
 801c2f8:	1a9b      	subs	r3, r3, r2
 801c2fa:	b530      	push	{r4, r5, lr}
 801c2fc:	d10c      	bne.n	801c318 <__mcmp+0x24>
 801c2fe:	0092      	lsls	r2, r2, #2
 801c300:	3014      	adds	r0, #20
 801c302:	3114      	adds	r1, #20
 801c304:	1884      	adds	r4, r0, r2
 801c306:	4411      	add	r1, r2
 801c308:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801c30c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801c310:	4295      	cmp	r5, r2
 801c312:	d003      	beq.n	801c31c <__mcmp+0x28>
 801c314:	d305      	bcc.n	801c322 <__mcmp+0x2e>
 801c316:	2301      	movs	r3, #1
 801c318:	4618      	mov	r0, r3
 801c31a:	bd30      	pop	{r4, r5, pc}
 801c31c:	42a0      	cmp	r0, r4
 801c31e:	d3f3      	bcc.n	801c308 <__mcmp+0x14>
 801c320:	e7fa      	b.n	801c318 <__mcmp+0x24>
 801c322:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801c326:	e7f7      	b.n	801c318 <__mcmp+0x24>

0801c328 <__mdiff>:
 801c328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c32c:	460d      	mov	r5, r1
 801c32e:	4607      	mov	r7, r0
 801c330:	4611      	mov	r1, r2
 801c332:	4628      	mov	r0, r5
 801c334:	4614      	mov	r4, r2
 801c336:	f7ff ffdd 	bl	801c2f4 <__mcmp>
 801c33a:	1e06      	subs	r6, r0, #0
 801c33c:	d108      	bne.n	801c350 <__mdiff+0x28>
 801c33e:	4631      	mov	r1, r6
 801c340:	4638      	mov	r0, r7
 801c342:	f7ff fdc1 	bl	801bec8 <_Balloc>
 801c346:	2301      	movs	r3, #1
 801c348:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801c34c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c350:	bfa4      	itt	ge
 801c352:	4623      	movge	r3, r4
 801c354:	462c      	movge	r4, r5
 801c356:	4638      	mov	r0, r7
 801c358:	6861      	ldr	r1, [r4, #4]
 801c35a:	bfa6      	itte	ge
 801c35c:	461d      	movge	r5, r3
 801c35e:	2600      	movge	r6, #0
 801c360:	2601      	movlt	r6, #1
 801c362:	f7ff fdb1 	bl	801bec8 <_Balloc>
 801c366:	692b      	ldr	r3, [r5, #16]
 801c368:	60c6      	str	r6, [r0, #12]
 801c36a:	6926      	ldr	r6, [r4, #16]
 801c36c:	f105 0914 	add.w	r9, r5, #20
 801c370:	f104 0214 	add.w	r2, r4, #20
 801c374:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801c378:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801c37c:	f100 0514 	add.w	r5, r0, #20
 801c380:	f04f 0e00 	mov.w	lr, #0
 801c384:	f852 ab04 	ldr.w	sl, [r2], #4
 801c388:	f859 4b04 	ldr.w	r4, [r9], #4
 801c38c:	fa1e f18a 	uxtah	r1, lr, sl
 801c390:	b2a3      	uxth	r3, r4
 801c392:	1ac9      	subs	r1, r1, r3
 801c394:	0c23      	lsrs	r3, r4, #16
 801c396:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801c39a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801c39e:	b289      	uxth	r1, r1
 801c3a0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801c3a4:	45c8      	cmp	r8, r9
 801c3a6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801c3aa:	4694      	mov	ip, r2
 801c3ac:	f845 3b04 	str.w	r3, [r5], #4
 801c3b0:	d8e8      	bhi.n	801c384 <__mdiff+0x5c>
 801c3b2:	45bc      	cmp	ip, r7
 801c3b4:	d304      	bcc.n	801c3c0 <__mdiff+0x98>
 801c3b6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801c3ba:	b183      	cbz	r3, 801c3de <__mdiff+0xb6>
 801c3bc:	6106      	str	r6, [r0, #16]
 801c3be:	e7c5      	b.n	801c34c <__mdiff+0x24>
 801c3c0:	f85c 1b04 	ldr.w	r1, [ip], #4
 801c3c4:	fa1e f381 	uxtah	r3, lr, r1
 801c3c8:	141a      	asrs	r2, r3, #16
 801c3ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801c3ce:	b29b      	uxth	r3, r3
 801c3d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c3d4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801c3d8:	f845 3b04 	str.w	r3, [r5], #4
 801c3dc:	e7e9      	b.n	801c3b2 <__mdiff+0x8a>
 801c3de:	3e01      	subs	r6, #1
 801c3e0:	e7e9      	b.n	801c3b6 <__mdiff+0x8e>

0801c3e2 <__d2b>:
 801c3e2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801c3e6:	460e      	mov	r6, r1
 801c3e8:	2101      	movs	r1, #1
 801c3ea:	ec59 8b10 	vmov	r8, r9, d0
 801c3ee:	4615      	mov	r5, r2
 801c3f0:	f7ff fd6a 	bl	801bec8 <_Balloc>
 801c3f4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801c3f8:	4607      	mov	r7, r0
 801c3fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801c3fe:	bb34      	cbnz	r4, 801c44e <__d2b+0x6c>
 801c400:	9301      	str	r3, [sp, #4]
 801c402:	f1b8 0300 	subs.w	r3, r8, #0
 801c406:	d027      	beq.n	801c458 <__d2b+0x76>
 801c408:	a802      	add	r0, sp, #8
 801c40a:	f840 3d08 	str.w	r3, [r0, #-8]!
 801c40e:	f7ff fe00 	bl	801c012 <__lo0bits>
 801c412:	9900      	ldr	r1, [sp, #0]
 801c414:	b1f0      	cbz	r0, 801c454 <__d2b+0x72>
 801c416:	9a01      	ldr	r2, [sp, #4]
 801c418:	f1c0 0320 	rsb	r3, r0, #32
 801c41c:	fa02 f303 	lsl.w	r3, r2, r3
 801c420:	430b      	orrs	r3, r1
 801c422:	40c2      	lsrs	r2, r0
 801c424:	617b      	str	r3, [r7, #20]
 801c426:	9201      	str	r2, [sp, #4]
 801c428:	9b01      	ldr	r3, [sp, #4]
 801c42a:	61bb      	str	r3, [r7, #24]
 801c42c:	2b00      	cmp	r3, #0
 801c42e:	bf14      	ite	ne
 801c430:	2102      	movne	r1, #2
 801c432:	2101      	moveq	r1, #1
 801c434:	6139      	str	r1, [r7, #16]
 801c436:	b1c4      	cbz	r4, 801c46a <__d2b+0x88>
 801c438:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801c43c:	4404      	add	r4, r0
 801c43e:	6034      	str	r4, [r6, #0]
 801c440:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801c444:	6028      	str	r0, [r5, #0]
 801c446:	4638      	mov	r0, r7
 801c448:	b003      	add	sp, #12
 801c44a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c44e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801c452:	e7d5      	b.n	801c400 <__d2b+0x1e>
 801c454:	6179      	str	r1, [r7, #20]
 801c456:	e7e7      	b.n	801c428 <__d2b+0x46>
 801c458:	a801      	add	r0, sp, #4
 801c45a:	f7ff fdda 	bl	801c012 <__lo0bits>
 801c45e:	9b01      	ldr	r3, [sp, #4]
 801c460:	617b      	str	r3, [r7, #20]
 801c462:	2101      	movs	r1, #1
 801c464:	6139      	str	r1, [r7, #16]
 801c466:	3020      	adds	r0, #32
 801c468:	e7e5      	b.n	801c436 <__d2b+0x54>
 801c46a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801c46e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801c472:	6030      	str	r0, [r6, #0]
 801c474:	6918      	ldr	r0, [r3, #16]
 801c476:	f7ff fdad 	bl	801bfd4 <__hi0bits>
 801c47a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801c47e:	e7e1      	b.n	801c444 <__d2b+0x62>

0801c480 <_calloc_r>:
 801c480:	b538      	push	{r3, r4, r5, lr}
 801c482:	fb02 f401 	mul.w	r4, r2, r1
 801c486:	4621      	mov	r1, r4
 801c488:	f000 f856 	bl	801c538 <_malloc_r>
 801c48c:	4605      	mov	r5, r0
 801c48e:	b118      	cbz	r0, 801c498 <_calloc_r+0x18>
 801c490:	4622      	mov	r2, r4
 801c492:	2100      	movs	r1, #0
 801c494:	f7fd ff25 	bl	801a2e2 <memset>
 801c498:	4628      	mov	r0, r5
 801c49a:	bd38      	pop	{r3, r4, r5, pc}

0801c49c <_free_r>:
 801c49c:	b538      	push	{r3, r4, r5, lr}
 801c49e:	4605      	mov	r5, r0
 801c4a0:	2900      	cmp	r1, #0
 801c4a2:	d045      	beq.n	801c530 <_free_r+0x94>
 801c4a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c4a8:	1f0c      	subs	r4, r1, #4
 801c4aa:	2b00      	cmp	r3, #0
 801c4ac:	bfb8      	it	lt
 801c4ae:	18e4      	addlt	r4, r4, r3
 801c4b0:	f000 fbd8 	bl	801cc64 <__malloc_lock>
 801c4b4:	4a1f      	ldr	r2, [pc, #124]	; (801c534 <_free_r+0x98>)
 801c4b6:	6813      	ldr	r3, [r2, #0]
 801c4b8:	4610      	mov	r0, r2
 801c4ba:	b933      	cbnz	r3, 801c4ca <_free_r+0x2e>
 801c4bc:	6063      	str	r3, [r4, #4]
 801c4be:	6014      	str	r4, [r2, #0]
 801c4c0:	4628      	mov	r0, r5
 801c4c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c4c6:	f000 bbce 	b.w	801cc66 <__malloc_unlock>
 801c4ca:	42a3      	cmp	r3, r4
 801c4cc:	d90c      	bls.n	801c4e8 <_free_r+0x4c>
 801c4ce:	6821      	ldr	r1, [r4, #0]
 801c4d0:	1862      	adds	r2, r4, r1
 801c4d2:	4293      	cmp	r3, r2
 801c4d4:	bf04      	itt	eq
 801c4d6:	681a      	ldreq	r2, [r3, #0]
 801c4d8:	685b      	ldreq	r3, [r3, #4]
 801c4da:	6063      	str	r3, [r4, #4]
 801c4dc:	bf04      	itt	eq
 801c4de:	1852      	addeq	r2, r2, r1
 801c4e0:	6022      	streq	r2, [r4, #0]
 801c4e2:	6004      	str	r4, [r0, #0]
 801c4e4:	e7ec      	b.n	801c4c0 <_free_r+0x24>
 801c4e6:	4613      	mov	r3, r2
 801c4e8:	685a      	ldr	r2, [r3, #4]
 801c4ea:	b10a      	cbz	r2, 801c4f0 <_free_r+0x54>
 801c4ec:	42a2      	cmp	r2, r4
 801c4ee:	d9fa      	bls.n	801c4e6 <_free_r+0x4a>
 801c4f0:	6819      	ldr	r1, [r3, #0]
 801c4f2:	1858      	adds	r0, r3, r1
 801c4f4:	42a0      	cmp	r0, r4
 801c4f6:	d10b      	bne.n	801c510 <_free_r+0x74>
 801c4f8:	6820      	ldr	r0, [r4, #0]
 801c4fa:	4401      	add	r1, r0
 801c4fc:	1858      	adds	r0, r3, r1
 801c4fe:	4282      	cmp	r2, r0
 801c500:	6019      	str	r1, [r3, #0]
 801c502:	d1dd      	bne.n	801c4c0 <_free_r+0x24>
 801c504:	6810      	ldr	r0, [r2, #0]
 801c506:	6852      	ldr	r2, [r2, #4]
 801c508:	605a      	str	r2, [r3, #4]
 801c50a:	4401      	add	r1, r0
 801c50c:	6019      	str	r1, [r3, #0]
 801c50e:	e7d7      	b.n	801c4c0 <_free_r+0x24>
 801c510:	d902      	bls.n	801c518 <_free_r+0x7c>
 801c512:	230c      	movs	r3, #12
 801c514:	602b      	str	r3, [r5, #0]
 801c516:	e7d3      	b.n	801c4c0 <_free_r+0x24>
 801c518:	6820      	ldr	r0, [r4, #0]
 801c51a:	1821      	adds	r1, r4, r0
 801c51c:	428a      	cmp	r2, r1
 801c51e:	bf04      	itt	eq
 801c520:	6811      	ldreq	r1, [r2, #0]
 801c522:	6852      	ldreq	r2, [r2, #4]
 801c524:	6062      	str	r2, [r4, #4]
 801c526:	bf04      	itt	eq
 801c528:	1809      	addeq	r1, r1, r0
 801c52a:	6021      	streq	r1, [r4, #0]
 801c52c:	605c      	str	r4, [r3, #4]
 801c52e:	e7c7      	b.n	801c4c0 <_free_r+0x24>
 801c530:	bd38      	pop	{r3, r4, r5, pc}
 801c532:	bf00      	nop
 801c534:	24004b70 	.word	0x24004b70

0801c538 <_malloc_r>:
 801c538:	b570      	push	{r4, r5, r6, lr}
 801c53a:	1ccd      	adds	r5, r1, #3
 801c53c:	f025 0503 	bic.w	r5, r5, #3
 801c540:	3508      	adds	r5, #8
 801c542:	2d0c      	cmp	r5, #12
 801c544:	bf38      	it	cc
 801c546:	250c      	movcc	r5, #12
 801c548:	2d00      	cmp	r5, #0
 801c54a:	4606      	mov	r6, r0
 801c54c:	db01      	blt.n	801c552 <_malloc_r+0x1a>
 801c54e:	42a9      	cmp	r1, r5
 801c550:	d903      	bls.n	801c55a <_malloc_r+0x22>
 801c552:	230c      	movs	r3, #12
 801c554:	6033      	str	r3, [r6, #0]
 801c556:	2000      	movs	r0, #0
 801c558:	bd70      	pop	{r4, r5, r6, pc}
 801c55a:	f000 fb83 	bl	801cc64 <__malloc_lock>
 801c55e:	4a21      	ldr	r2, [pc, #132]	; (801c5e4 <_malloc_r+0xac>)
 801c560:	6814      	ldr	r4, [r2, #0]
 801c562:	4621      	mov	r1, r4
 801c564:	b991      	cbnz	r1, 801c58c <_malloc_r+0x54>
 801c566:	4c20      	ldr	r4, [pc, #128]	; (801c5e8 <_malloc_r+0xb0>)
 801c568:	6823      	ldr	r3, [r4, #0]
 801c56a:	b91b      	cbnz	r3, 801c574 <_malloc_r+0x3c>
 801c56c:	4630      	mov	r0, r6
 801c56e:	f000 facf 	bl	801cb10 <_sbrk_r>
 801c572:	6020      	str	r0, [r4, #0]
 801c574:	4629      	mov	r1, r5
 801c576:	4630      	mov	r0, r6
 801c578:	f000 faca 	bl	801cb10 <_sbrk_r>
 801c57c:	1c43      	adds	r3, r0, #1
 801c57e:	d124      	bne.n	801c5ca <_malloc_r+0x92>
 801c580:	230c      	movs	r3, #12
 801c582:	6033      	str	r3, [r6, #0]
 801c584:	4630      	mov	r0, r6
 801c586:	f000 fb6e 	bl	801cc66 <__malloc_unlock>
 801c58a:	e7e4      	b.n	801c556 <_malloc_r+0x1e>
 801c58c:	680b      	ldr	r3, [r1, #0]
 801c58e:	1b5b      	subs	r3, r3, r5
 801c590:	d418      	bmi.n	801c5c4 <_malloc_r+0x8c>
 801c592:	2b0b      	cmp	r3, #11
 801c594:	d90f      	bls.n	801c5b6 <_malloc_r+0x7e>
 801c596:	600b      	str	r3, [r1, #0]
 801c598:	50cd      	str	r5, [r1, r3]
 801c59a:	18cc      	adds	r4, r1, r3
 801c59c:	4630      	mov	r0, r6
 801c59e:	f000 fb62 	bl	801cc66 <__malloc_unlock>
 801c5a2:	f104 000b 	add.w	r0, r4, #11
 801c5a6:	1d23      	adds	r3, r4, #4
 801c5a8:	f020 0007 	bic.w	r0, r0, #7
 801c5ac:	1ac3      	subs	r3, r0, r3
 801c5ae:	d0d3      	beq.n	801c558 <_malloc_r+0x20>
 801c5b0:	425a      	negs	r2, r3
 801c5b2:	50e2      	str	r2, [r4, r3]
 801c5b4:	e7d0      	b.n	801c558 <_malloc_r+0x20>
 801c5b6:	428c      	cmp	r4, r1
 801c5b8:	684b      	ldr	r3, [r1, #4]
 801c5ba:	bf16      	itet	ne
 801c5bc:	6063      	strne	r3, [r4, #4]
 801c5be:	6013      	streq	r3, [r2, #0]
 801c5c0:	460c      	movne	r4, r1
 801c5c2:	e7eb      	b.n	801c59c <_malloc_r+0x64>
 801c5c4:	460c      	mov	r4, r1
 801c5c6:	6849      	ldr	r1, [r1, #4]
 801c5c8:	e7cc      	b.n	801c564 <_malloc_r+0x2c>
 801c5ca:	1cc4      	adds	r4, r0, #3
 801c5cc:	f024 0403 	bic.w	r4, r4, #3
 801c5d0:	42a0      	cmp	r0, r4
 801c5d2:	d005      	beq.n	801c5e0 <_malloc_r+0xa8>
 801c5d4:	1a21      	subs	r1, r4, r0
 801c5d6:	4630      	mov	r0, r6
 801c5d8:	f000 fa9a 	bl	801cb10 <_sbrk_r>
 801c5dc:	3001      	adds	r0, #1
 801c5de:	d0cf      	beq.n	801c580 <_malloc_r+0x48>
 801c5e0:	6025      	str	r5, [r4, #0]
 801c5e2:	e7db      	b.n	801c59c <_malloc_r+0x64>
 801c5e4:	24004b70 	.word	0x24004b70
 801c5e8:	24004b74 	.word	0x24004b74

0801c5ec <__ssputs_r>:
 801c5ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c5f0:	688e      	ldr	r6, [r1, #8]
 801c5f2:	429e      	cmp	r6, r3
 801c5f4:	4682      	mov	sl, r0
 801c5f6:	460c      	mov	r4, r1
 801c5f8:	4690      	mov	r8, r2
 801c5fa:	4699      	mov	r9, r3
 801c5fc:	d837      	bhi.n	801c66e <__ssputs_r+0x82>
 801c5fe:	898a      	ldrh	r2, [r1, #12]
 801c600:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801c604:	d031      	beq.n	801c66a <__ssputs_r+0x7e>
 801c606:	6825      	ldr	r5, [r4, #0]
 801c608:	6909      	ldr	r1, [r1, #16]
 801c60a:	1a6f      	subs	r7, r5, r1
 801c60c:	6965      	ldr	r5, [r4, #20]
 801c60e:	2302      	movs	r3, #2
 801c610:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801c614:	fb95 f5f3 	sdiv	r5, r5, r3
 801c618:	f109 0301 	add.w	r3, r9, #1
 801c61c:	443b      	add	r3, r7
 801c61e:	429d      	cmp	r5, r3
 801c620:	bf38      	it	cc
 801c622:	461d      	movcc	r5, r3
 801c624:	0553      	lsls	r3, r2, #21
 801c626:	d530      	bpl.n	801c68a <__ssputs_r+0x9e>
 801c628:	4629      	mov	r1, r5
 801c62a:	f7ff ff85 	bl	801c538 <_malloc_r>
 801c62e:	4606      	mov	r6, r0
 801c630:	b950      	cbnz	r0, 801c648 <__ssputs_r+0x5c>
 801c632:	230c      	movs	r3, #12
 801c634:	f8ca 3000 	str.w	r3, [sl]
 801c638:	89a3      	ldrh	r3, [r4, #12]
 801c63a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c63e:	81a3      	strh	r3, [r4, #12]
 801c640:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c648:	463a      	mov	r2, r7
 801c64a:	6921      	ldr	r1, [r4, #16]
 801c64c:	f7fd fe25 	bl	801a29a <memcpy>
 801c650:	89a3      	ldrh	r3, [r4, #12]
 801c652:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801c656:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c65a:	81a3      	strh	r3, [r4, #12]
 801c65c:	6126      	str	r6, [r4, #16]
 801c65e:	6165      	str	r5, [r4, #20]
 801c660:	443e      	add	r6, r7
 801c662:	1bed      	subs	r5, r5, r7
 801c664:	6026      	str	r6, [r4, #0]
 801c666:	60a5      	str	r5, [r4, #8]
 801c668:	464e      	mov	r6, r9
 801c66a:	454e      	cmp	r6, r9
 801c66c:	d900      	bls.n	801c670 <__ssputs_r+0x84>
 801c66e:	464e      	mov	r6, r9
 801c670:	4632      	mov	r2, r6
 801c672:	4641      	mov	r1, r8
 801c674:	6820      	ldr	r0, [r4, #0]
 801c676:	f7fd fe1b 	bl	801a2b0 <memmove>
 801c67a:	68a3      	ldr	r3, [r4, #8]
 801c67c:	1b9b      	subs	r3, r3, r6
 801c67e:	60a3      	str	r3, [r4, #8]
 801c680:	6823      	ldr	r3, [r4, #0]
 801c682:	441e      	add	r6, r3
 801c684:	6026      	str	r6, [r4, #0]
 801c686:	2000      	movs	r0, #0
 801c688:	e7dc      	b.n	801c644 <__ssputs_r+0x58>
 801c68a:	462a      	mov	r2, r5
 801c68c:	f000 faec 	bl	801cc68 <_realloc_r>
 801c690:	4606      	mov	r6, r0
 801c692:	2800      	cmp	r0, #0
 801c694:	d1e2      	bne.n	801c65c <__ssputs_r+0x70>
 801c696:	6921      	ldr	r1, [r4, #16]
 801c698:	4650      	mov	r0, sl
 801c69a:	f7ff feff 	bl	801c49c <_free_r>
 801c69e:	e7c8      	b.n	801c632 <__ssputs_r+0x46>

0801c6a0 <_svfiprintf_r>:
 801c6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c6a4:	461d      	mov	r5, r3
 801c6a6:	898b      	ldrh	r3, [r1, #12]
 801c6a8:	061f      	lsls	r7, r3, #24
 801c6aa:	b09d      	sub	sp, #116	; 0x74
 801c6ac:	4680      	mov	r8, r0
 801c6ae:	460c      	mov	r4, r1
 801c6b0:	4616      	mov	r6, r2
 801c6b2:	d50f      	bpl.n	801c6d4 <_svfiprintf_r+0x34>
 801c6b4:	690b      	ldr	r3, [r1, #16]
 801c6b6:	b96b      	cbnz	r3, 801c6d4 <_svfiprintf_r+0x34>
 801c6b8:	2140      	movs	r1, #64	; 0x40
 801c6ba:	f7ff ff3d 	bl	801c538 <_malloc_r>
 801c6be:	6020      	str	r0, [r4, #0]
 801c6c0:	6120      	str	r0, [r4, #16]
 801c6c2:	b928      	cbnz	r0, 801c6d0 <_svfiprintf_r+0x30>
 801c6c4:	230c      	movs	r3, #12
 801c6c6:	f8c8 3000 	str.w	r3, [r8]
 801c6ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c6ce:	e0c8      	b.n	801c862 <_svfiprintf_r+0x1c2>
 801c6d0:	2340      	movs	r3, #64	; 0x40
 801c6d2:	6163      	str	r3, [r4, #20]
 801c6d4:	2300      	movs	r3, #0
 801c6d6:	9309      	str	r3, [sp, #36]	; 0x24
 801c6d8:	2320      	movs	r3, #32
 801c6da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c6de:	2330      	movs	r3, #48	; 0x30
 801c6e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c6e4:	9503      	str	r5, [sp, #12]
 801c6e6:	f04f 0b01 	mov.w	fp, #1
 801c6ea:	4637      	mov	r7, r6
 801c6ec:	463d      	mov	r5, r7
 801c6ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 801c6f2:	b10b      	cbz	r3, 801c6f8 <_svfiprintf_r+0x58>
 801c6f4:	2b25      	cmp	r3, #37	; 0x25
 801c6f6:	d13e      	bne.n	801c776 <_svfiprintf_r+0xd6>
 801c6f8:	ebb7 0a06 	subs.w	sl, r7, r6
 801c6fc:	d00b      	beq.n	801c716 <_svfiprintf_r+0x76>
 801c6fe:	4653      	mov	r3, sl
 801c700:	4632      	mov	r2, r6
 801c702:	4621      	mov	r1, r4
 801c704:	4640      	mov	r0, r8
 801c706:	f7ff ff71 	bl	801c5ec <__ssputs_r>
 801c70a:	3001      	adds	r0, #1
 801c70c:	f000 80a4 	beq.w	801c858 <_svfiprintf_r+0x1b8>
 801c710:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c712:	4453      	add	r3, sl
 801c714:	9309      	str	r3, [sp, #36]	; 0x24
 801c716:	783b      	ldrb	r3, [r7, #0]
 801c718:	2b00      	cmp	r3, #0
 801c71a:	f000 809d 	beq.w	801c858 <_svfiprintf_r+0x1b8>
 801c71e:	2300      	movs	r3, #0
 801c720:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801c724:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c728:	9304      	str	r3, [sp, #16]
 801c72a:	9307      	str	r3, [sp, #28]
 801c72c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c730:	931a      	str	r3, [sp, #104]	; 0x68
 801c732:	462f      	mov	r7, r5
 801c734:	2205      	movs	r2, #5
 801c736:	f817 1b01 	ldrb.w	r1, [r7], #1
 801c73a:	4850      	ldr	r0, [pc, #320]	; (801c87c <_svfiprintf_r+0x1dc>)
 801c73c:	f7e3 fdd8 	bl	80002f0 <memchr>
 801c740:	9b04      	ldr	r3, [sp, #16]
 801c742:	b9d0      	cbnz	r0, 801c77a <_svfiprintf_r+0xda>
 801c744:	06d9      	lsls	r1, r3, #27
 801c746:	bf44      	itt	mi
 801c748:	2220      	movmi	r2, #32
 801c74a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801c74e:	071a      	lsls	r2, r3, #28
 801c750:	bf44      	itt	mi
 801c752:	222b      	movmi	r2, #43	; 0x2b
 801c754:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801c758:	782a      	ldrb	r2, [r5, #0]
 801c75a:	2a2a      	cmp	r2, #42	; 0x2a
 801c75c:	d015      	beq.n	801c78a <_svfiprintf_r+0xea>
 801c75e:	9a07      	ldr	r2, [sp, #28]
 801c760:	462f      	mov	r7, r5
 801c762:	2000      	movs	r0, #0
 801c764:	250a      	movs	r5, #10
 801c766:	4639      	mov	r1, r7
 801c768:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c76c:	3b30      	subs	r3, #48	; 0x30
 801c76e:	2b09      	cmp	r3, #9
 801c770:	d94d      	bls.n	801c80e <_svfiprintf_r+0x16e>
 801c772:	b1b8      	cbz	r0, 801c7a4 <_svfiprintf_r+0x104>
 801c774:	e00f      	b.n	801c796 <_svfiprintf_r+0xf6>
 801c776:	462f      	mov	r7, r5
 801c778:	e7b8      	b.n	801c6ec <_svfiprintf_r+0x4c>
 801c77a:	4a40      	ldr	r2, [pc, #256]	; (801c87c <_svfiprintf_r+0x1dc>)
 801c77c:	1a80      	subs	r0, r0, r2
 801c77e:	fa0b f000 	lsl.w	r0, fp, r0
 801c782:	4318      	orrs	r0, r3
 801c784:	9004      	str	r0, [sp, #16]
 801c786:	463d      	mov	r5, r7
 801c788:	e7d3      	b.n	801c732 <_svfiprintf_r+0x92>
 801c78a:	9a03      	ldr	r2, [sp, #12]
 801c78c:	1d11      	adds	r1, r2, #4
 801c78e:	6812      	ldr	r2, [r2, #0]
 801c790:	9103      	str	r1, [sp, #12]
 801c792:	2a00      	cmp	r2, #0
 801c794:	db01      	blt.n	801c79a <_svfiprintf_r+0xfa>
 801c796:	9207      	str	r2, [sp, #28]
 801c798:	e004      	b.n	801c7a4 <_svfiprintf_r+0x104>
 801c79a:	4252      	negs	r2, r2
 801c79c:	f043 0302 	orr.w	r3, r3, #2
 801c7a0:	9207      	str	r2, [sp, #28]
 801c7a2:	9304      	str	r3, [sp, #16]
 801c7a4:	783b      	ldrb	r3, [r7, #0]
 801c7a6:	2b2e      	cmp	r3, #46	; 0x2e
 801c7a8:	d10c      	bne.n	801c7c4 <_svfiprintf_r+0x124>
 801c7aa:	787b      	ldrb	r3, [r7, #1]
 801c7ac:	2b2a      	cmp	r3, #42	; 0x2a
 801c7ae:	d133      	bne.n	801c818 <_svfiprintf_r+0x178>
 801c7b0:	9b03      	ldr	r3, [sp, #12]
 801c7b2:	1d1a      	adds	r2, r3, #4
 801c7b4:	681b      	ldr	r3, [r3, #0]
 801c7b6:	9203      	str	r2, [sp, #12]
 801c7b8:	2b00      	cmp	r3, #0
 801c7ba:	bfb8      	it	lt
 801c7bc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801c7c0:	3702      	adds	r7, #2
 801c7c2:	9305      	str	r3, [sp, #20]
 801c7c4:	4d2e      	ldr	r5, [pc, #184]	; (801c880 <_svfiprintf_r+0x1e0>)
 801c7c6:	7839      	ldrb	r1, [r7, #0]
 801c7c8:	2203      	movs	r2, #3
 801c7ca:	4628      	mov	r0, r5
 801c7cc:	f7e3 fd90 	bl	80002f0 <memchr>
 801c7d0:	b138      	cbz	r0, 801c7e2 <_svfiprintf_r+0x142>
 801c7d2:	2340      	movs	r3, #64	; 0x40
 801c7d4:	1b40      	subs	r0, r0, r5
 801c7d6:	fa03 f000 	lsl.w	r0, r3, r0
 801c7da:	9b04      	ldr	r3, [sp, #16]
 801c7dc:	4303      	orrs	r3, r0
 801c7de:	3701      	adds	r7, #1
 801c7e0:	9304      	str	r3, [sp, #16]
 801c7e2:	7839      	ldrb	r1, [r7, #0]
 801c7e4:	4827      	ldr	r0, [pc, #156]	; (801c884 <_svfiprintf_r+0x1e4>)
 801c7e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c7ea:	2206      	movs	r2, #6
 801c7ec:	1c7e      	adds	r6, r7, #1
 801c7ee:	f7e3 fd7f 	bl	80002f0 <memchr>
 801c7f2:	2800      	cmp	r0, #0
 801c7f4:	d038      	beq.n	801c868 <_svfiprintf_r+0x1c8>
 801c7f6:	4b24      	ldr	r3, [pc, #144]	; (801c888 <_svfiprintf_r+0x1e8>)
 801c7f8:	bb13      	cbnz	r3, 801c840 <_svfiprintf_r+0x1a0>
 801c7fa:	9b03      	ldr	r3, [sp, #12]
 801c7fc:	3307      	adds	r3, #7
 801c7fe:	f023 0307 	bic.w	r3, r3, #7
 801c802:	3308      	adds	r3, #8
 801c804:	9303      	str	r3, [sp, #12]
 801c806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c808:	444b      	add	r3, r9
 801c80a:	9309      	str	r3, [sp, #36]	; 0x24
 801c80c:	e76d      	b.n	801c6ea <_svfiprintf_r+0x4a>
 801c80e:	fb05 3202 	mla	r2, r5, r2, r3
 801c812:	2001      	movs	r0, #1
 801c814:	460f      	mov	r7, r1
 801c816:	e7a6      	b.n	801c766 <_svfiprintf_r+0xc6>
 801c818:	2300      	movs	r3, #0
 801c81a:	3701      	adds	r7, #1
 801c81c:	9305      	str	r3, [sp, #20]
 801c81e:	4619      	mov	r1, r3
 801c820:	250a      	movs	r5, #10
 801c822:	4638      	mov	r0, r7
 801c824:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c828:	3a30      	subs	r2, #48	; 0x30
 801c82a:	2a09      	cmp	r2, #9
 801c82c:	d903      	bls.n	801c836 <_svfiprintf_r+0x196>
 801c82e:	2b00      	cmp	r3, #0
 801c830:	d0c8      	beq.n	801c7c4 <_svfiprintf_r+0x124>
 801c832:	9105      	str	r1, [sp, #20]
 801c834:	e7c6      	b.n	801c7c4 <_svfiprintf_r+0x124>
 801c836:	fb05 2101 	mla	r1, r5, r1, r2
 801c83a:	2301      	movs	r3, #1
 801c83c:	4607      	mov	r7, r0
 801c83e:	e7f0      	b.n	801c822 <_svfiprintf_r+0x182>
 801c840:	ab03      	add	r3, sp, #12
 801c842:	9300      	str	r3, [sp, #0]
 801c844:	4622      	mov	r2, r4
 801c846:	4b11      	ldr	r3, [pc, #68]	; (801c88c <_svfiprintf_r+0x1ec>)
 801c848:	a904      	add	r1, sp, #16
 801c84a:	4640      	mov	r0, r8
 801c84c:	f7fd fdd8 	bl	801a400 <_printf_float>
 801c850:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 801c854:	4681      	mov	r9, r0
 801c856:	d1d6      	bne.n	801c806 <_svfiprintf_r+0x166>
 801c858:	89a3      	ldrh	r3, [r4, #12]
 801c85a:	065b      	lsls	r3, r3, #25
 801c85c:	f53f af35 	bmi.w	801c6ca <_svfiprintf_r+0x2a>
 801c860:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c862:	b01d      	add	sp, #116	; 0x74
 801c864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c868:	ab03      	add	r3, sp, #12
 801c86a:	9300      	str	r3, [sp, #0]
 801c86c:	4622      	mov	r2, r4
 801c86e:	4b07      	ldr	r3, [pc, #28]	; (801c88c <_svfiprintf_r+0x1ec>)
 801c870:	a904      	add	r1, sp, #16
 801c872:	4640      	mov	r0, r8
 801c874:	f7fe f866 	bl	801a944 <_printf_i>
 801c878:	e7ea      	b.n	801c850 <_svfiprintf_r+0x1b0>
 801c87a:	bf00      	nop
 801c87c:	08020274 	.word	0x08020274
 801c880:	0802027a 	.word	0x0802027a
 801c884:	0802027e 	.word	0x0802027e
 801c888:	0801a401 	.word	0x0801a401
 801c88c:	0801c5ed 	.word	0x0801c5ed

0801c890 <__sfputc_r>:
 801c890:	6893      	ldr	r3, [r2, #8]
 801c892:	3b01      	subs	r3, #1
 801c894:	2b00      	cmp	r3, #0
 801c896:	b410      	push	{r4}
 801c898:	6093      	str	r3, [r2, #8]
 801c89a:	da08      	bge.n	801c8ae <__sfputc_r+0x1e>
 801c89c:	6994      	ldr	r4, [r2, #24]
 801c89e:	42a3      	cmp	r3, r4
 801c8a0:	db01      	blt.n	801c8a6 <__sfputc_r+0x16>
 801c8a2:	290a      	cmp	r1, #10
 801c8a4:	d103      	bne.n	801c8ae <__sfputc_r+0x1e>
 801c8a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c8aa:	f7fe ba0d 	b.w	801acc8 <__swbuf_r>
 801c8ae:	6813      	ldr	r3, [r2, #0]
 801c8b0:	1c58      	adds	r0, r3, #1
 801c8b2:	6010      	str	r0, [r2, #0]
 801c8b4:	7019      	strb	r1, [r3, #0]
 801c8b6:	4608      	mov	r0, r1
 801c8b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c8bc:	4770      	bx	lr

0801c8be <__sfputs_r>:
 801c8be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c8c0:	4606      	mov	r6, r0
 801c8c2:	460f      	mov	r7, r1
 801c8c4:	4614      	mov	r4, r2
 801c8c6:	18d5      	adds	r5, r2, r3
 801c8c8:	42ac      	cmp	r4, r5
 801c8ca:	d101      	bne.n	801c8d0 <__sfputs_r+0x12>
 801c8cc:	2000      	movs	r0, #0
 801c8ce:	e007      	b.n	801c8e0 <__sfputs_r+0x22>
 801c8d0:	463a      	mov	r2, r7
 801c8d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c8d6:	4630      	mov	r0, r6
 801c8d8:	f7ff ffda 	bl	801c890 <__sfputc_r>
 801c8dc:	1c43      	adds	r3, r0, #1
 801c8de:	d1f3      	bne.n	801c8c8 <__sfputs_r+0xa>
 801c8e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801c8e4 <_vfiprintf_r>:
 801c8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c8e8:	460c      	mov	r4, r1
 801c8ea:	b09d      	sub	sp, #116	; 0x74
 801c8ec:	4617      	mov	r7, r2
 801c8ee:	461d      	mov	r5, r3
 801c8f0:	4606      	mov	r6, r0
 801c8f2:	b118      	cbz	r0, 801c8fc <_vfiprintf_r+0x18>
 801c8f4:	6983      	ldr	r3, [r0, #24]
 801c8f6:	b90b      	cbnz	r3, 801c8fc <_vfiprintf_r+0x18>
 801c8f8:	f7ff f9e2 	bl	801bcc0 <__sinit>
 801c8fc:	4b7c      	ldr	r3, [pc, #496]	; (801caf0 <_vfiprintf_r+0x20c>)
 801c8fe:	429c      	cmp	r4, r3
 801c900:	d158      	bne.n	801c9b4 <_vfiprintf_r+0xd0>
 801c902:	6874      	ldr	r4, [r6, #4]
 801c904:	89a3      	ldrh	r3, [r4, #12]
 801c906:	0718      	lsls	r0, r3, #28
 801c908:	d55e      	bpl.n	801c9c8 <_vfiprintf_r+0xe4>
 801c90a:	6923      	ldr	r3, [r4, #16]
 801c90c:	2b00      	cmp	r3, #0
 801c90e:	d05b      	beq.n	801c9c8 <_vfiprintf_r+0xe4>
 801c910:	2300      	movs	r3, #0
 801c912:	9309      	str	r3, [sp, #36]	; 0x24
 801c914:	2320      	movs	r3, #32
 801c916:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c91a:	2330      	movs	r3, #48	; 0x30
 801c91c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c920:	9503      	str	r5, [sp, #12]
 801c922:	f04f 0b01 	mov.w	fp, #1
 801c926:	46b8      	mov	r8, r7
 801c928:	4645      	mov	r5, r8
 801c92a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801c92e:	b10b      	cbz	r3, 801c934 <_vfiprintf_r+0x50>
 801c930:	2b25      	cmp	r3, #37	; 0x25
 801c932:	d154      	bne.n	801c9de <_vfiprintf_r+0xfa>
 801c934:	ebb8 0a07 	subs.w	sl, r8, r7
 801c938:	d00b      	beq.n	801c952 <_vfiprintf_r+0x6e>
 801c93a:	4653      	mov	r3, sl
 801c93c:	463a      	mov	r2, r7
 801c93e:	4621      	mov	r1, r4
 801c940:	4630      	mov	r0, r6
 801c942:	f7ff ffbc 	bl	801c8be <__sfputs_r>
 801c946:	3001      	adds	r0, #1
 801c948:	f000 80c2 	beq.w	801cad0 <_vfiprintf_r+0x1ec>
 801c94c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c94e:	4453      	add	r3, sl
 801c950:	9309      	str	r3, [sp, #36]	; 0x24
 801c952:	f898 3000 	ldrb.w	r3, [r8]
 801c956:	2b00      	cmp	r3, #0
 801c958:	f000 80ba 	beq.w	801cad0 <_vfiprintf_r+0x1ec>
 801c95c:	2300      	movs	r3, #0
 801c95e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801c962:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c966:	9304      	str	r3, [sp, #16]
 801c968:	9307      	str	r3, [sp, #28]
 801c96a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c96e:	931a      	str	r3, [sp, #104]	; 0x68
 801c970:	46a8      	mov	r8, r5
 801c972:	2205      	movs	r2, #5
 801c974:	f818 1b01 	ldrb.w	r1, [r8], #1
 801c978:	485e      	ldr	r0, [pc, #376]	; (801caf4 <_vfiprintf_r+0x210>)
 801c97a:	f7e3 fcb9 	bl	80002f0 <memchr>
 801c97e:	9b04      	ldr	r3, [sp, #16]
 801c980:	bb78      	cbnz	r0, 801c9e2 <_vfiprintf_r+0xfe>
 801c982:	06d9      	lsls	r1, r3, #27
 801c984:	bf44      	itt	mi
 801c986:	2220      	movmi	r2, #32
 801c988:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801c98c:	071a      	lsls	r2, r3, #28
 801c98e:	bf44      	itt	mi
 801c990:	222b      	movmi	r2, #43	; 0x2b
 801c992:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801c996:	782a      	ldrb	r2, [r5, #0]
 801c998:	2a2a      	cmp	r2, #42	; 0x2a
 801c99a:	d02a      	beq.n	801c9f2 <_vfiprintf_r+0x10e>
 801c99c:	9a07      	ldr	r2, [sp, #28]
 801c99e:	46a8      	mov	r8, r5
 801c9a0:	2000      	movs	r0, #0
 801c9a2:	250a      	movs	r5, #10
 801c9a4:	4641      	mov	r1, r8
 801c9a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c9aa:	3b30      	subs	r3, #48	; 0x30
 801c9ac:	2b09      	cmp	r3, #9
 801c9ae:	d969      	bls.n	801ca84 <_vfiprintf_r+0x1a0>
 801c9b0:	b360      	cbz	r0, 801ca0c <_vfiprintf_r+0x128>
 801c9b2:	e024      	b.n	801c9fe <_vfiprintf_r+0x11a>
 801c9b4:	4b50      	ldr	r3, [pc, #320]	; (801caf8 <_vfiprintf_r+0x214>)
 801c9b6:	429c      	cmp	r4, r3
 801c9b8:	d101      	bne.n	801c9be <_vfiprintf_r+0xda>
 801c9ba:	68b4      	ldr	r4, [r6, #8]
 801c9bc:	e7a2      	b.n	801c904 <_vfiprintf_r+0x20>
 801c9be:	4b4f      	ldr	r3, [pc, #316]	; (801cafc <_vfiprintf_r+0x218>)
 801c9c0:	429c      	cmp	r4, r3
 801c9c2:	bf08      	it	eq
 801c9c4:	68f4      	ldreq	r4, [r6, #12]
 801c9c6:	e79d      	b.n	801c904 <_vfiprintf_r+0x20>
 801c9c8:	4621      	mov	r1, r4
 801c9ca:	4630      	mov	r0, r6
 801c9cc:	f7fe f9dc 	bl	801ad88 <__swsetup_r>
 801c9d0:	2800      	cmp	r0, #0
 801c9d2:	d09d      	beq.n	801c910 <_vfiprintf_r+0x2c>
 801c9d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c9d8:	b01d      	add	sp, #116	; 0x74
 801c9da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c9de:	46a8      	mov	r8, r5
 801c9e0:	e7a2      	b.n	801c928 <_vfiprintf_r+0x44>
 801c9e2:	4a44      	ldr	r2, [pc, #272]	; (801caf4 <_vfiprintf_r+0x210>)
 801c9e4:	1a80      	subs	r0, r0, r2
 801c9e6:	fa0b f000 	lsl.w	r0, fp, r0
 801c9ea:	4318      	orrs	r0, r3
 801c9ec:	9004      	str	r0, [sp, #16]
 801c9ee:	4645      	mov	r5, r8
 801c9f0:	e7be      	b.n	801c970 <_vfiprintf_r+0x8c>
 801c9f2:	9a03      	ldr	r2, [sp, #12]
 801c9f4:	1d11      	adds	r1, r2, #4
 801c9f6:	6812      	ldr	r2, [r2, #0]
 801c9f8:	9103      	str	r1, [sp, #12]
 801c9fa:	2a00      	cmp	r2, #0
 801c9fc:	db01      	blt.n	801ca02 <_vfiprintf_r+0x11e>
 801c9fe:	9207      	str	r2, [sp, #28]
 801ca00:	e004      	b.n	801ca0c <_vfiprintf_r+0x128>
 801ca02:	4252      	negs	r2, r2
 801ca04:	f043 0302 	orr.w	r3, r3, #2
 801ca08:	9207      	str	r2, [sp, #28]
 801ca0a:	9304      	str	r3, [sp, #16]
 801ca0c:	f898 3000 	ldrb.w	r3, [r8]
 801ca10:	2b2e      	cmp	r3, #46	; 0x2e
 801ca12:	d10e      	bne.n	801ca32 <_vfiprintf_r+0x14e>
 801ca14:	f898 3001 	ldrb.w	r3, [r8, #1]
 801ca18:	2b2a      	cmp	r3, #42	; 0x2a
 801ca1a:	d138      	bne.n	801ca8e <_vfiprintf_r+0x1aa>
 801ca1c:	9b03      	ldr	r3, [sp, #12]
 801ca1e:	1d1a      	adds	r2, r3, #4
 801ca20:	681b      	ldr	r3, [r3, #0]
 801ca22:	9203      	str	r2, [sp, #12]
 801ca24:	2b00      	cmp	r3, #0
 801ca26:	bfb8      	it	lt
 801ca28:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801ca2c:	f108 0802 	add.w	r8, r8, #2
 801ca30:	9305      	str	r3, [sp, #20]
 801ca32:	4d33      	ldr	r5, [pc, #204]	; (801cb00 <_vfiprintf_r+0x21c>)
 801ca34:	f898 1000 	ldrb.w	r1, [r8]
 801ca38:	2203      	movs	r2, #3
 801ca3a:	4628      	mov	r0, r5
 801ca3c:	f7e3 fc58 	bl	80002f0 <memchr>
 801ca40:	b140      	cbz	r0, 801ca54 <_vfiprintf_r+0x170>
 801ca42:	2340      	movs	r3, #64	; 0x40
 801ca44:	1b40      	subs	r0, r0, r5
 801ca46:	fa03 f000 	lsl.w	r0, r3, r0
 801ca4a:	9b04      	ldr	r3, [sp, #16]
 801ca4c:	4303      	orrs	r3, r0
 801ca4e:	f108 0801 	add.w	r8, r8, #1
 801ca52:	9304      	str	r3, [sp, #16]
 801ca54:	f898 1000 	ldrb.w	r1, [r8]
 801ca58:	482a      	ldr	r0, [pc, #168]	; (801cb04 <_vfiprintf_r+0x220>)
 801ca5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801ca5e:	2206      	movs	r2, #6
 801ca60:	f108 0701 	add.w	r7, r8, #1
 801ca64:	f7e3 fc44 	bl	80002f0 <memchr>
 801ca68:	2800      	cmp	r0, #0
 801ca6a:	d037      	beq.n	801cadc <_vfiprintf_r+0x1f8>
 801ca6c:	4b26      	ldr	r3, [pc, #152]	; (801cb08 <_vfiprintf_r+0x224>)
 801ca6e:	bb1b      	cbnz	r3, 801cab8 <_vfiprintf_r+0x1d4>
 801ca70:	9b03      	ldr	r3, [sp, #12]
 801ca72:	3307      	adds	r3, #7
 801ca74:	f023 0307 	bic.w	r3, r3, #7
 801ca78:	3308      	adds	r3, #8
 801ca7a:	9303      	str	r3, [sp, #12]
 801ca7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ca7e:	444b      	add	r3, r9
 801ca80:	9309      	str	r3, [sp, #36]	; 0x24
 801ca82:	e750      	b.n	801c926 <_vfiprintf_r+0x42>
 801ca84:	fb05 3202 	mla	r2, r5, r2, r3
 801ca88:	2001      	movs	r0, #1
 801ca8a:	4688      	mov	r8, r1
 801ca8c:	e78a      	b.n	801c9a4 <_vfiprintf_r+0xc0>
 801ca8e:	2300      	movs	r3, #0
 801ca90:	f108 0801 	add.w	r8, r8, #1
 801ca94:	9305      	str	r3, [sp, #20]
 801ca96:	4619      	mov	r1, r3
 801ca98:	250a      	movs	r5, #10
 801ca9a:	4640      	mov	r0, r8
 801ca9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801caa0:	3a30      	subs	r2, #48	; 0x30
 801caa2:	2a09      	cmp	r2, #9
 801caa4:	d903      	bls.n	801caae <_vfiprintf_r+0x1ca>
 801caa6:	2b00      	cmp	r3, #0
 801caa8:	d0c3      	beq.n	801ca32 <_vfiprintf_r+0x14e>
 801caaa:	9105      	str	r1, [sp, #20]
 801caac:	e7c1      	b.n	801ca32 <_vfiprintf_r+0x14e>
 801caae:	fb05 2101 	mla	r1, r5, r1, r2
 801cab2:	2301      	movs	r3, #1
 801cab4:	4680      	mov	r8, r0
 801cab6:	e7f0      	b.n	801ca9a <_vfiprintf_r+0x1b6>
 801cab8:	ab03      	add	r3, sp, #12
 801caba:	9300      	str	r3, [sp, #0]
 801cabc:	4622      	mov	r2, r4
 801cabe:	4b13      	ldr	r3, [pc, #76]	; (801cb0c <_vfiprintf_r+0x228>)
 801cac0:	a904      	add	r1, sp, #16
 801cac2:	4630      	mov	r0, r6
 801cac4:	f7fd fc9c 	bl	801a400 <_printf_float>
 801cac8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 801cacc:	4681      	mov	r9, r0
 801cace:	d1d5      	bne.n	801ca7c <_vfiprintf_r+0x198>
 801cad0:	89a3      	ldrh	r3, [r4, #12]
 801cad2:	065b      	lsls	r3, r3, #25
 801cad4:	f53f af7e 	bmi.w	801c9d4 <_vfiprintf_r+0xf0>
 801cad8:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cada:	e77d      	b.n	801c9d8 <_vfiprintf_r+0xf4>
 801cadc:	ab03      	add	r3, sp, #12
 801cade:	9300      	str	r3, [sp, #0]
 801cae0:	4622      	mov	r2, r4
 801cae2:	4b0a      	ldr	r3, [pc, #40]	; (801cb0c <_vfiprintf_r+0x228>)
 801cae4:	a904      	add	r1, sp, #16
 801cae6:	4630      	mov	r0, r6
 801cae8:	f7fd ff2c 	bl	801a944 <_printf_i>
 801caec:	e7ec      	b.n	801cac8 <_vfiprintf_r+0x1e4>
 801caee:	bf00      	nop
 801caf0:	08020134 	.word	0x08020134
 801caf4:	08020274 	.word	0x08020274
 801caf8:	08020154 	.word	0x08020154
 801cafc:	08020114 	.word	0x08020114
 801cb00:	0802027a 	.word	0x0802027a
 801cb04:	0802027e 	.word	0x0802027e
 801cb08:	0801a401 	.word	0x0801a401
 801cb0c:	0801c8bf 	.word	0x0801c8bf

0801cb10 <_sbrk_r>:
 801cb10:	b538      	push	{r3, r4, r5, lr}
 801cb12:	4c06      	ldr	r4, [pc, #24]	; (801cb2c <_sbrk_r+0x1c>)
 801cb14:	2300      	movs	r3, #0
 801cb16:	4605      	mov	r5, r0
 801cb18:	4608      	mov	r0, r1
 801cb1a:	6023      	str	r3, [r4, #0]
 801cb1c:	f7e4 fa5c 	bl	8000fd8 <_sbrk>
 801cb20:	1c43      	adds	r3, r0, #1
 801cb22:	d102      	bne.n	801cb2a <_sbrk_r+0x1a>
 801cb24:	6823      	ldr	r3, [r4, #0]
 801cb26:	b103      	cbz	r3, 801cb2a <_sbrk_r+0x1a>
 801cb28:	602b      	str	r3, [r5, #0]
 801cb2a:	bd38      	pop	{r3, r4, r5, pc}
 801cb2c:	24008a3c 	.word	0x24008a3c

0801cb30 <__sread>:
 801cb30:	b510      	push	{r4, lr}
 801cb32:	460c      	mov	r4, r1
 801cb34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801cb38:	f000 f8bc 	bl	801ccb4 <_read_r>
 801cb3c:	2800      	cmp	r0, #0
 801cb3e:	bfab      	itete	ge
 801cb40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801cb42:	89a3      	ldrhlt	r3, [r4, #12]
 801cb44:	181b      	addge	r3, r3, r0
 801cb46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801cb4a:	bfac      	ite	ge
 801cb4c:	6563      	strge	r3, [r4, #84]	; 0x54
 801cb4e:	81a3      	strhlt	r3, [r4, #12]
 801cb50:	bd10      	pop	{r4, pc}

0801cb52 <__swrite>:
 801cb52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cb56:	461f      	mov	r7, r3
 801cb58:	898b      	ldrh	r3, [r1, #12]
 801cb5a:	05db      	lsls	r3, r3, #23
 801cb5c:	4605      	mov	r5, r0
 801cb5e:	460c      	mov	r4, r1
 801cb60:	4616      	mov	r6, r2
 801cb62:	d505      	bpl.n	801cb70 <__swrite+0x1e>
 801cb64:	2302      	movs	r3, #2
 801cb66:	2200      	movs	r2, #0
 801cb68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801cb6c:	f000 f868 	bl	801cc40 <_lseek_r>
 801cb70:	89a3      	ldrh	r3, [r4, #12]
 801cb72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801cb76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801cb7a:	81a3      	strh	r3, [r4, #12]
 801cb7c:	4632      	mov	r2, r6
 801cb7e:	463b      	mov	r3, r7
 801cb80:	4628      	mov	r0, r5
 801cb82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801cb86:	f000 b817 	b.w	801cbb8 <_write_r>

0801cb8a <__sseek>:
 801cb8a:	b510      	push	{r4, lr}
 801cb8c:	460c      	mov	r4, r1
 801cb8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801cb92:	f000 f855 	bl	801cc40 <_lseek_r>
 801cb96:	1c43      	adds	r3, r0, #1
 801cb98:	89a3      	ldrh	r3, [r4, #12]
 801cb9a:	bf15      	itete	ne
 801cb9c:	6560      	strne	r0, [r4, #84]	; 0x54
 801cb9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801cba2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801cba6:	81a3      	strheq	r3, [r4, #12]
 801cba8:	bf18      	it	ne
 801cbaa:	81a3      	strhne	r3, [r4, #12]
 801cbac:	bd10      	pop	{r4, pc}

0801cbae <__sclose>:
 801cbae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801cbb2:	f000 b813 	b.w	801cbdc <_close_r>
	...

0801cbb8 <_write_r>:
 801cbb8:	b538      	push	{r3, r4, r5, lr}
 801cbba:	4c07      	ldr	r4, [pc, #28]	; (801cbd8 <_write_r+0x20>)
 801cbbc:	4605      	mov	r5, r0
 801cbbe:	4608      	mov	r0, r1
 801cbc0:	4611      	mov	r1, r2
 801cbc2:	2200      	movs	r2, #0
 801cbc4:	6022      	str	r2, [r4, #0]
 801cbc6:	461a      	mov	r2, r3
 801cbc8:	f7e4 f9b5 	bl	8000f36 <_write>
 801cbcc:	1c43      	adds	r3, r0, #1
 801cbce:	d102      	bne.n	801cbd6 <_write_r+0x1e>
 801cbd0:	6823      	ldr	r3, [r4, #0]
 801cbd2:	b103      	cbz	r3, 801cbd6 <_write_r+0x1e>
 801cbd4:	602b      	str	r3, [r5, #0]
 801cbd6:	bd38      	pop	{r3, r4, r5, pc}
 801cbd8:	24008a3c 	.word	0x24008a3c

0801cbdc <_close_r>:
 801cbdc:	b538      	push	{r3, r4, r5, lr}
 801cbde:	4c06      	ldr	r4, [pc, #24]	; (801cbf8 <_close_r+0x1c>)
 801cbe0:	2300      	movs	r3, #0
 801cbe2:	4605      	mov	r5, r0
 801cbe4:	4608      	mov	r0, r1
 801cbe6:	6023      	str	r3, [r4, #0]
 801cbe8:	f7e4 f9c1 	bl	8000f6e <_close>
 801cbec:	1c43      	adds	r3, r0, #1
 801cbee:	d102      	bne.n	801cbf6 <_close_r+0x1a>
 801cbf0:	6823      	ldr	r3, [r4, #0]
 801cbf2:	b103      	cbz	r3, 801cbf6 <_close_r+0x1a>
 801cbf4:	602b      	str	r3, [r5, #0]
 801cbf6:	bd38      	pop	{r3, r4, r5, pc}
 801cbf8:	24008a3c 	.word	0x24008a3c

0801cbfc <_fstat_r>:
 801cbfc:	b538      	push	{r3, r4, r5, lr}
 801cbfe:	4c07      	ldr	r4, [pc, #28]	; (801cc1c <_fstat_r+0x20>)
 801cc00:	2300      	movs	r3, #0
 801cc02:	4605      	mov	r5, r0
 801cc04:	4608      	mov	r0, r1
 801cc06:	4611      	mov	r1, r2
 801cc08:	6023      	str	r3, [r4, #0]
 801cc0a:	f7e4 f9bc 	bl	8000f86 <_fstat>
 801cc0e:	1c43      	adds	r3, r0, #1
 801cc10:	d102      	bne.n	801cc18 <_fstat_r+0x1c>
 801cc12:	6823      	ldr	r3, [r4, #0]
 801cc14:	b103      	cbz	r3, 801cc18 <_fstat_r+0x1c>
 801cc16:	602b      	str	r3, [r5, #0]
 801cc18:	bd38      	pop	{r3, r4, r5, pc}
 801cc1a:	bf00      	nop
 801cc1c:	24008a3c 	.word	0x24008a3c

0801cc20 <_isatty_r>:
 801cc20:	b538      	push	{r3, r4, r5, lr}
 801cc22:	4c06      	ldr	r4, [pc, #24]	; (801cc3c <_isatty_r+0x1c>)
 801cc24:	2300      	movs	r3, #0
 801cc26:	4605      	mov	r5, r0
 801cc28:	4608      	mov	r0, r1
 801cc2a:	6023      	str	r3, [r4, #0]
 801cc2c:	f7e4 f9bb 	bl	8000fa6 <_isatty>
 801cc30:	1c43      	adds	r3, r0, #1
 801cc32:	d102      	bne.n	801cc3a <_isatty_r+0x1a>
 801cc34:	6823      	ldr	r3, [r4, #0]
 801cc36:	b103      	cbz	r3, 801cc3a <_isatty_r+0x1a>
 801cc38:	602b      	str	r3, [r5, #0]
 801cc3a:	bd38      	pop	{r3, r4, r5, pc}
 801cc3c:	24008a3c 	.word	0x24008a3c

0801cc40 <_lseek_r>:
 801cc40:	b538      	push	{r3, r4, r5, lr}
 801cc42:	4c07      	ldr	r4, [pc, #28]	; (801cc60 <_lseek_r+0x20>)
 801cc44:	4605      	mov	r5, r0
 801cc46:	4608      	mov	r0, r1
 801cc48:	4611      	mov	r1, r2
 801cc4a:	2200      	movs	r2, #0
 801cc4c:	6022      	str	r2, [r4, #0]
 801cc4e:	461a      	mov	r2, r3
 801cc50:	f7e4 f9b4 	bl	8000fbc <_lseek>
 801cc54:	1c43      	adds	r3, r0, #1
 801cc56:	d102      	bne.n	801cc5e <_lseek_r+0x1e>
 801cc58:	6823      	ldr	r3, [r4, #0]
 801cc5a:	b103      	cbz	r3, 801cc5e <_lseek_r+0x1e>
 801cc5c:	602b      	str	r3, [r5, #0]
 801cc5e:	bd38      	pop	{r3, r4, r5, pc}
 801cc60:	24008a3c 	.word	0x24008a3c

0801cc64 <__malloc_lock>:
 801cc64:	4770      	bx	lr

0801cc66 <__malloc_unlock>:
 801cc66:	4770      	bx	lr

0801cc68 <_realloc_r>:
 801cc68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cc6a:	4607      	mov	r7, r0
 801cc6c:	4614      	mov	r4, r2
 801cc6e:	460e      	mov	r6, r1
 801cc70:	b921      	cbnz	r1, 801cc7c <_realloc_r+0x14>
 801cc72:	4611      	mov	r1, r2
 801cc74:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801cc78:	f7ff bc5e 	b.w	801c538 <_malloc_r>
 801cc7c:	b922      	cbnz	r2, 801cc88 <_realloc_r+0x20>
 801cc7e:	f7ff fc0d 	bl	801c49c <_free_r>
 801cc82:	4625      	mov	r5, r4
 801cc84:	4628      	mov	r0, r5
 801cc86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cc88:	f000 f826 	bl	801ccd8 <_malloc_usable_size_r>
 801cc8c:	42a0      	cmp	r0, r4
 801cc8e:	d20f      	bcs.n	801ccb0 <_realloc_r+0x48>
 801cc90:	4621      	mov	r1, r4
 801cc92:	4638      	mov	r0, r7
 801cc94:	f7ff fc50 	bl	801c538 <_malloc_r>
 801cc98:	4605      	mov	r5, r0
 801cc9a:	2800      	cmp	r0, #0
 801cc9c:	d0f2      	beq.n	801cc84 <_realloc_r+0x1c>
 801cc9e:	4631      	mov	r1, r6
 801cca0:	4622      	mov	r2, r4
 801cca2:	f7fd fafa 	bl	801a29a <memcpy>
 801cca6:	4631      	mov	r1, r6
 801cca8:	4638      	mov	r0, r7
 801ccaa:	f7ff fbf7 	bl	801c49c <_free_r>
 801ccae:	e7e9      	b.n	801cc84 <_realloc_r+0x1c>
 801ccb0:	4635      	mov	r5, r6
 801ccb2:	e7e7      	b.n	801cc84 <_realloc_r+0x1c>

0801ccb4 <_read_r>:
 801ccb4:	b538      	push	{r3, r4, r5, lr}
 801ccb6:	4c07      	ldr	r4, [pc, #28]	; (801ccd4 <_read_r+0x20>)
 801ccb8:	4605      	mov	r5, r0
 801ccba:	4608      	mov	r0, r1
 801ccbc:	4611      	mov	r1, r2
 801ccbe:	2200      	movs	r2, #0
 801ccc0:	6022      	str	r2, [r4, #0]
 801ccc2:	461a      	mov	r2, r3
 801ccc4:	f7e4 f91a 	bl	8000efc <_read>
 801ccc8:	1c43      	adds	r3, r0, #1
 801ccca:	d102      	bne.n	801ccd2 <_read_r+0x1e>
 801cccc:	6823      	ldr	r3, [r4, #0]
 801ccce:	b103      	cbz	r3, 801ccd2 <_read_r+0x1e>
 801ccd0:	602b      	str	r3, [r5, #0]
 801ccd2:	bd38      	pop	{r3, r4, r5, pc}
 801ccd4:	24008a3c 	.word	0x24008a3c

0801ccd8 <_malloc_usable_size_r>:
 801ccd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ccdc:	1f18      	subs	r0, r3, #4
 801ccde:	2b00      	cmp	r3, #0
 801cce0:	bfbc      	itt	lt
 801cce2:	580b      	ldrlt	r3, [r1, r0]
 801cce4:	18c0      	addlt	r0, r0, r3
 801cce6:	4770      	bx	lr

0801cce8 <_init>:
 801cce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ccea:	bf00      	nop
 801ccec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ccee:	bc08      	pop	{r3}
 801ccf0:	469e      	mov	lr, r3
 801ccf2:	4770      	bx	lr

0801ccf4 <_fini>:
 801ccf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ccf6:	bf00      	nop
 801ccf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ccfa:	bc08      	pop	{r3}
 801ccfc:	469e      	mov	lr, r3
 801ccfe:	4770      	bx	lr
