$date
	Mon Oct 31 18:52:06 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module upDownCounter_testbench $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # down $end
$var reg 1 $ enable $end
$var reg 1 % reset $end
$var reg 1 & up $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # down $end
$var wire 1 $ enable $end
$var wire 4 ' out [3:0] $end
$var wire 1 % reset $end
$var wire 1 & up $end
$var reg 4 ( val [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
1%
x$
x#
1"
bx !
$end
#5
0"
#10
0%
b0 !
b0 '
b0 (
1"
#15
0"
#20
1$
0#
0&
1"
#25
0"
#30
1"
#35
0"
#40
1"
#45
0"
#50
1&
1"
#55
0"
#60
b1 !
b1 '
b1 (
1"
#65
0"
#70
b10 !
b10 '
b10 (
1"
#75
0"
#80
b11 !
b11 '
b11 (
1"
#85
0"
#90
b100 !
b100 '
b100 (
1"
#95
0"
#100
b101 !
b101 '
b101 (
1"
#105
0"
#110
b110 !
b110 '
b110 (
1"
#115
0"
#120
b111 !
b111 '
b111 (
1"
#125
0"
#130
0$
b1000 !
b1000 '
b1000 (
1"
#135
0"
#140
1"
#145
0"
#150
1"
#155
0"
#160
1$
1"
#165
0"
#170
b1001 !
b1001 '
b1001 (
1"
#175
0"
#180
b1010 !
b1010 '
b1010 (
1"
#185
0"
#190
b1011 !
b1011 '
b1011 (
1"
#195
0"
#200
b1100 !
b1100 '
b1100 (
1"
#205
0"
#210
b1101 !
b1101 '
b1101 (
1"
#215
0"
#220
b1110 !
b1110 '
b1110 (
1"
#225
0"
#230
b1111 !
b1111 '
b1111 (
1"
#235
0"
#240
1"
#245
0"
#250
1#
1"
#255
0"
#260
1"
#265
0"
#270
0&
1"
#275
0"
#280
b1110 !
b1110 '
b1110 (
1"
#285
0"
#290
b1101 !
b1101 '
b1101 (
1"
#295
0"
#300
b1100 !
b1100 '
b1100 (
1"
#305
0"
#310
b1011 !
b1011 '
b1011 (
1"
#315
0"
#320
b1010 !
b1010 '
b1010 (
1"
#325
0"
#330
b1001 !
b1001 '
b1001 (
1"
#335
0"
#340
b1000 !
b1000 '
b1000 (
1"
#345
0"
#350
b111 !
b111 '
b111 (
1"
#355
0"
#360
b110 !
b110 '
b110 (
1"
#365
0"
#370
b101 !
b101 '
b101 (
1"
#375
0"
#380
b100 !
b100 '
b100 (
1"
#385
0"
#390
b11 !
b11 '
b11 (
1"
#395
0"
#400
b10 !
b10 '
b10 (
1"
#405
0"
#410
b1 !
b1 '
b1 (
1"
#415
0"
#420
b0 !
b0 '
b0 (
1"
#425
0"
#430
1"
#435
0"
#440
1"
#445
0"
#450
1"
#455
0"
#460
1"
