// Seed: 1295127151
module module_0;
  assign id_1 = id_1[1'b0];
  wire id_2;
  wire id_3, id_4;
  module_2(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_2
  );
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri id_4,
    output supply1 id_5,
    input tri id_6,
    output supply0 id_7,
    input uwire id_8,
    output supply0 id_9
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri id_9 = id_5 - 1;
endmodule
