Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Thu Nov  7 18:07:05 2024
| Host             : DESKTOP-6IC8QHR running 64-bit major release  (build 9200)
| Command          : report_power -file MicroBlaze_wrapper_power_routed.rpt -pb MicroBlaze_wrapper_power_summary_routed.pb -rpx MicroBlaze_wrapper_power_routed.rpx
| Design           : MicroBlaze_wrapper
| Device           : xc7s25csga225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.406        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.342        |
| Device Static (W)        | 0.064        |
| Effective TJA (C/W)      | 3.7          |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |       10 |       --- |             --- |
| Slice Logic              |     0.014 |     6480 |       --- |             --- |
|   LUT as Logic           |     0.010 |     2372 |     14600 |           16.25 |
|   LUT as Distributed RAM |     0.002 |       64 |      5000 |            1.28 |
|   CARRY4                 |     0.001 |      252 |      3650 |            6.90 |
|   Register               |     0.001 |     2543 |     29200 |            8.71 |
|   F7/F8 Muxes            |    <0.001 |      109 |     14600 |            0.75 |
|   LUT as Shift Register  |    <0.001 |       75 |      5000 |            1.50 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |    <0.001 |      537 |       --- |             --- |
| Signals                  |     0.042 |     5435 |       --- |             --- |
| Block RAM                |     0.135 |     42.5 |        45 |           94.44 |
| MMCM                     |     0.104 |        1 |         3 |           33.33 |
| DSPs                     |     0.021 |       12 |        80 |           15.00 |
| I/O                      |    <0.001 |        5 |       150 |            3.33 |
| Static Power             |     0.064 |          |           |                 |
| Total                    |     0.406 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.233 |       0.227 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.067 |       0.058 |      0.009 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.013 |       0.011 |      0.002 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 46.2                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------+-------------------------------------------------------------+-----------------+
| Clock                                                        | Domain                                                      | Constraint (ns) |
+--------------------------------------------------------------+-------------------------------------------------------------+-----------------+
| MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                   |            33.3 |
| MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | MicroBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           |            33.3 |
| clk                                                          | clk                                                         |            83.3 |
| clk_out1_MicroBlaze_clk_wiz_0_0                              | MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0 |             5.0 |
| clk_out1_MicroBlaze_clk_wiz_0_0_1                            | MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0 |             5.0 |
| clkfbout_MicroBlaze_clk_wiz_0_0                              | MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0 |            83.3 |
| clkfbout_MicroBlaze_clk_wiz_0_0_1                            | MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0 |            83.3 |
| sys_clk_pin                                                  | clk                                                         |            83.3 |
+--------------------------------------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| MicroBlaze_wrapper          |     0.342 |
|   MicroBlaze_i              |     0.341 |
|     BRAMMUX_0               |     0.007 |
|       inst                  |     0.007 |
|     BlockRam_0              |     0.078 |
|       inst                  |     0.078 |
|     CC_0                    |     0.032 |
|       inst                  |     0.032 |
|     axi_gpio_0              |     0.007 |
|       U0                    |     0.007 |
|     axi_gpio_1              |     0.006 |
|       U0                    |     0.006 |
|     axi_uartlite_0          |     0.002 |
|       U0                    |     0.002 |
|     blk_mem_gen_0           |     0.030 |
|       U0                    |     0.030 |
|     blk_mem_gen_1           |     0.029 |
|       U0                    |     0.029 |
|     clk_wiz_0               |     0.105 |
|       inst                  |     0.105 |
|     dds_compiler_1          |     0.006 |
|       U0                    |     0.006 |
|     delayTest_0             |     0.001 |
|       inst                  |     0.001 |
|     microblaze_0            |     0.029 |
|       U0                    |     0.029 |
|     microblaze_0_axi_periph |     0.002 |
|       xbar                  |     0.002 |
|     waveParser_0            |     0.005 |
|       inst                  |     0.005 |
+-----------------------------+-----------+


