Classic Timing Analyzer report for ifv
Mon May  7 22:27:18 2012
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                ; To                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.387 ns                                       ; write                                                                               ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_we_reg       ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.497 ns                                      ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[11]                                                                        ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.958 ns                                      ; addressout[0]                                                                       ; readaddr[0]~reg0                                                                    ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                     ;                                                                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                ; To                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                ;
+-------+--------------+------------+---------------+-------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From          ; To                                                                                  ; To Clock ;
+-------+--------------+------------+---------------+-------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.387 ns   ; write         ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A   ; None         ; 5.824 ns   ; chipselect    ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A   ; None         ; 5.694 ns   ; reset_n       ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A   ; None         ; 4.458 ns   ; writedata[1]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; 4.430 ns   ; writedata[8]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk      ;
; N/A   ; None         ; 4.360 ns   ; writedata[7]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A   ; None         ; 4.094 ns   ; addressout[0] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk      ;
; N/A   ; None         ; 4.022 ns   ; writedata[12] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk      ;
; N/A   ; None         ; 3.990 ns   ; writedata[9]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk      ;
; N/A   ; None         ; 3.979 ns   ; address[1]    ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A   ; None         ; 3.975 ns   ; writedata[0]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; 3.960 ns   ; writedata[11] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk      ;
; N/A   ; None         ; 3.954 ns   ; writedata[13] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk      ;
; N/A   ; None         ; 3.948 ns   ; writedata[15] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk      ;
; N/A   ; None         ; 3.859 ns   ; address[3]    ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 3.780 ns   ; writedata[14] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk      ;
; N/A   ; None         ; 3.764 ns   ; writedata[17] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg17 ; clk      ;
; N/A   ; None         ; 3.728 ns   ; addressout[3] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; clk      ;
; N/A   ; None         ; 3.560 ns   ; writedata[5]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 3.560 ns   ; address[0]    ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 3.543 ns   ; writedata[16] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk      ;
; N/A   ; None         ; 3.525 ns   ; addressout[2] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; clk      ;
; N/A   ; None         ; 3.518 ns   ; address[2]    ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 3.516 ns   ; writedata[6]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 3.498 ns   ; writedata[4]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 3.475 ns   ; addressout[3] ; readaddr[3]~reg0                                                                    ; clk      ;
; N/A   ; None         ; 3.471 ns   ; writedata[10] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk      ;
; N/A   ; None         ; 3.456 ns   ; addressout[1] ; readaddr[1]~reg0                                                                    ; clk      ;
; N/A   ; None         ; 3.454 ns   ; addressout[1] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; clk      ;
; N/A   ; None         ; 3.426 ns   ; writedata[3]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; 3.412 ns   ; writedata[2]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; 3.239 ns   ; addressout[2] ; readaddr[2]~reg0                                                                    ; clk      ;
; N/A   ; None         ; 3.188 ns   ; addressout[0] ; readaddr[0]~reg0                                                                    ; clk      ;
+-------+--------------+------------+---------------+-------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                 ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                ; To           ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 11.497 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[11] ; clk        ;
; N/A   ; None         ; 11.497 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[11] ; clk        ;
; N/A   ; None         ; 11.497 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[11] ; clk        ;
; N/A   ; None         ; 11.497 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[11] ; clk        ;
; N/A   ; None         ; 10.198 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[4]  ; clk        ;
; N/A   ; None         ; 10.198 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[4]  ; clk        ;
; N/A   ; None         ; 10.198 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[4]  ; clk        ;
; N/A   ; None         ; 10.198 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[4]  ; clk        ;
; N/A   ; None         ; 10.163 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[0]  ; clk        ;
; N/A   ; None         ; 10.163 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[0]  ; clk        ;
; N/A   ; None         ; 10.163 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[0]  ; clk        ;
; N/A   ; None         ; 10.163 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[0]  ; clk        ;
; N/A   ; None         ; 10.154 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[5]  ; clk        ;
; N/A   ; None         ; 10.154 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[5]  ; clk        ;
; N/A   ; None         ; 10.154 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[5]  ; clk        ;
; N/A   ; None         ; 10.154 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[5]  ; clk        ;
; N/A   ; None         ; 10.154 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[2]  ; clk        ;
; N/A   ; None         ; 10.154 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[2]  ; clk        ;
; N/A   ; None         ; 10.154 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[2]  ; clk        ;
; N/A   ; None         ; 10.154 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[2]  ; clk        ;
; N/A   ; None         ; 10.107 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[10] ; clk        ;
; N/A   ; None         ; 10.107 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[10] ; clk        ;
; N/A   ; None         ; 10.107 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[10] ; clk        ;
; N/A   ; None         ; 10.107 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[10] ; clk        ;
; N/A   ; None         ; 10.047 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[15] ; clk        ;
; N/A   ; None         ; 10.047 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[15] ; clk        ;
; N/A   ; None         ; 10.047 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[15] ; clk        ;
; N/A   ; None         ; 10.047 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[15] ; clk        ;
; N/A   ; None         ; 10.034 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[1]  ; clk        ;
; N/A   ; None         ; 10.034 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[1]  ; clk        ;
; N/A   ; None         ; 10.034 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[1]  ; clk        ;
; N/A   ; None         ; 10.034 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[1]  ; clk        ;
; N/A   ; None         ; 10.017 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[14] ; clk        ;
; N/A   ; None         ; 10.017 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[14] ; clk        ;
; N/A   ; None         ; 10.017 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[14] ; clk        ;
; N/A   ; None         ; 10.017 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[14] ; clk        ;
; N/A   ; None         ; 10.008 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[3]  ; clk        ;
; N/A   ; None         ; 10.008 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[3]  ; clk        ;
; N/A   ; None         ; 10.008 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[3]  ; clk        ;
; N/A   ; None         ; 10.008 ns  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[3]  ; clk        ;
; N/A   ; None         ; 9.970 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[9]  ; clk        ;
; N/A   ; None         ; 9.970 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[9]  ; clk        ;
; N/A   ; None         ; 9.970 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[9]  ; clk        ;
; N/A   ; None         ; 9.970 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[9]  ; clk        ;
; N/A   ; None         ; 9.945 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[12] ; clk        ;
; N/A   ; None         ; 9.945 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[12] ; clk        ;
; N/A   ; None         ; 9.945 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[12] ; clk        ;
; N/A   ; None         ; 9.945 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[12] ; clk        ;
; N/A   ; None         ; 9.931 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[7]  ; clk        ;
; N/A   ; None         ; 9.931 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[7]  ; clk        ;
; N/A   ; None         ; 9.931 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[7]  ; clk        ;
; N/A   ; None         ; 9.931 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[7]  ; clk        ;
; N/A   ; None         ; 9.903 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[16] ; clk        ;
; N/A   ; None         ; 9.903 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[16] ; clk        ;
; N/A   ; None         ; 9.903 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[16] ; clk        ;
; N/A   ; None         ; 9.903 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[16] ; clk        ;
; N/A   ; None         ; 9.681 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[17] ; clk        ;
; N/A   ; None         ; 9.681 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[17] ; clk        ;
; N/A   ; None         ; 9.681 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[17] ; clk        ;
; N/A   ; None         ; 9.681 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[17] ; clk        ;
; N/A   ; None         ; 9.660 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[13] ; clk        ;
; N/A   ; None         ; 9.660 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[13] ; clk        ;
; N/A   ; None         ; 9.660 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[13] ; clk        ;
; N/A   ; None         ; 9.660 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[13] ; clk        ;
; N/A   ; None         ; 9.658 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[8]  ; clk        ;
; N/A   ; None         ; 9.658 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[8]  ; clk        ;
; N/A   ; None         ; 9.658 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[8]  ; clk        ;
; N/A   ; None         ; 9.658 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[8]  ; clk        ;
; N/A   ; None         ; 9.641 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; readdata[6]  ; clk        ;
; N/A   ; None         ; 9.641 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; readdata[6]  ; clk        ;
; N/A   ; None         ; 9.641 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; readdata[6]  ; clk        ;
; N/A   ; None         ; 9.641 ns   ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; readdata[6]  ; clk        ;
; N/A   ; None         ; 6.979 ns   ; readaddr[1]~reg0                                                                    ; readaddr[1]  ; clk        ;
; N/A   ; None         ; 6.680 ns   ; readaddr[3]~reg0                                                                    ; readaddr[3]  ; clk        ;
; N/A   ; None         ; 6.365 ns   ; readaddr[0]~reg0                                                                    ; readaddr[0]  ; clk        ;
; N/A   ; None         ; 6.061 ns   ; readaddr[2]~reg0                                                                    ; readaddr[2]  ; clk        ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+--------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                       ;
+---------------+-------------+-----------+---------------+-------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From          ; To                                                                                  ; To Clock ;
+---------------+-------------+-----------+---------------+-------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.958 ns ; addressout[0] ; readaddr[0]~reg0                                                                    ; clk      ;
; N/A           ; None        ; -3.009 ns ; addressout[2] ; readaddr[2]~reg0                                                                    ; clk      ;
; N/A           ; None        ; -3.143 ns ; writedata[2]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; -3.157 ns ; writedata[3]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; -3.185 ns ; addressout[1] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg1 ; clk      ;
; N/A           ; None        ; -3.202 ns ; writedata[10] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk      ;
; N/A           ; None        ; -3.226 ns ; addressout[1] ; readaddr[1]~reg0                                                                    ; clk      ;
; N/A           ; None        ; -3.229 ns ; writedata[4]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A           ; None        ; -3.245 ns ; addressout[3] ; readaddr[3]~reg0                                                                    ; clk      ;
; N/A           ; None        ; -3.247 ns ; writedata[6]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A           ; None        ; -3.249 ns ; address[2]    ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -3.256 ns ; addressout[2] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg2 ; clk      ;
; N/A           ; None        ; -3.274 ns ; writedata[16] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk      ;
; N/A           ; None        ; -3.291 ns ; writedata[5]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -3.291 ns ; address[0]    ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A           ; None        ; -3.459 ns ; addressout[3] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg3 ; clk      ;
; N/A           ; None        ; -3.495 ns ; writedata[17] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg17 ; clk      ;
; N/A           ; None        ; -3.511 ns ; writedata[14] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk      ;
; N/A           ; None        ; -3.590 ns ; address[3]    ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -3.679 ns ; writedata[15] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk      ;
; N/A           ; None        ; -3.685 ns ; writedata[13] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk      ;
; N/A           ; None        ; -3.691 ns ; writedata[11] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk      ;
; N/A           ; None        ; -3.706 ns ; writedata[0]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; -3.710 ns ; address[1]    ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -3.721 ns ; writedata[9]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk      ;
; N/A           ; None        ; -3.753 ns ; writedata[12] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk      ;
; N/A           ; None        ; -3.825 ns ; addressout[0] ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0 ; clk      ;
; N/A           ; None        ; -4.091 ns ; writedata[7]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -4.161 ns ; writedata[8]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk      ;
; N/A           ; None        ; -4.189 ns ; writedata[1]  ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; -5.425 ns ; reset_n       ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A           ; None        ; -5.555 ns ; chipselect    ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A           ; None        ; -6.118 ns ; write         ; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
+---------------+-------------+-----------+---------------+-------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Mon May  7 22:27:18 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ifv -c ifv --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 235.07 MHz between source memory "altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.127 ns) plus Clock Low delay (2.127 ns) : restricted to 4.254 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X13_Y7; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.645 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 2.713 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.961 ns) + CELL(0.635 ns) = 2.713 ns; Loc. = M4K_X13_Y7; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.634 ns ( 60.23 % )
                Info: Total interconnect delay = 1.079 ns ( 39.77 % )
            Info: - Longest clock path from clock "clk" to source memory is 2.738 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.961 ns) + CELL(0.660 ns) = 2.738 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.659 ns ( 60.59 % )
                Info: Total interconnect delay = 1.079 ns ( 39.41 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for memory "altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_we_reg" (data pin = "write", clock pin = "clk") is 6.387 ns
    Info: + Longest pin to memory delay is 9.091 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y13; Fanout = 1; PIN Node = 'write'
        Info: 2: + IC(5.259 ns) + CELL(0.393 ns) = 6.482 ns; Loc. = LCCOMB_X31_Y1_N4; Fanout = 1; COMB Node = 'RAM~48'
        Info: 3: + IC(2.300 ns) + CELL(0.309 ns) = 9.091 ns; Loc. = M4K_X13_Y7; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.532 ns ( 16.85 % )
        Info: Total interconnect delay = 7.559 ns ( 83.15 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.739 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.961 ns) + CELL(0.661 ns) = 2.739 ns; Loc. = M4K_X13_Y7; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.660 ns ( 60.61 % )
        Info: Total interconnect delay = 1.079 ns ( 39.39 % )
Info: tco from clock "clk" to destination pin "readdata[11]" through memory "altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0" is 11.497 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.767 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.961 ns) + CELL(0.689 ns) = 2.767 ns; Loc. = M4K_X13_Y7; Fanout = 18; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.688 ns ( 61.00 % )
        Info: Total interconnect delay = 1.079 ns ( 39.00 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 8.521 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y7; Fanout = 18; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|q_b[11]'
        Info: 3: + IC(2.722 ns) + CELL(2.808 ns) = 8.521 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'readdata[11]'
        Info: Total cell delay = 5.799 ns ( 68.06 % )
        Info: Total interconnect delay = 2.722 ns ( 31.94 % )
Info: th for register "readaddr[0]~reg0" (data pin = "addressout[0]", clock pin = "clk") is -2.958 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.703 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.049 ns) + CELL(0.537 ns) = 2.703 ns; Loc. = LCFF_X23_Y1_N17; Fanout = 1; REG Node = 'readaddr[0]~reg0'
        Info: Total cell delay = 1.536 ns ( 56.83 % )
        Info: Total interconnect delay = 1.167 ns ( 43.17 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.927 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF9; Fanout = 2; PIN Node = 'addressout[0]'
        Info: 2: + IC(4.834 ns) + CELL(0.149 ns) = 5.843 ns; Loc. = LCCOMB_X23_Y1_N16; Fanout = 1; COMB Node = 'readaddr[0]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.927 ns; Loc. = LCFF_X23_Y1_N17; Fanout = 1; REG Node = 'readaddr[0]~reg0'
        Info: Total cell delay = 1.093 ns ( 18.44 % )
        Info: Total interconnect delay = 4.834 ns ( 81.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Mon May  7 22:27:18 2012
    Info: Elapsed time: 00:00:00


