#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d02900a650 .scope module, "Rego15" "Rego15" 2 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "in";
    .port_info 2 /OUTPUT 15 "out";
o000001d029019858 .functor BUFZ 1, C4<z>; HiZ drive
v000001d02900b0a0_0 .net "clk", 0 0, o000001d029019858;  0 drivers
o000001d029019888 .functor BUFZ 15, C4<zzzzzzzzzzzzzzz>; HiZ drive
v000001d02900b500_0 .net "in", 14 0, o000001d029019888;  0 drivers
v000001d02900b000_0 .var "out", 14 0;
E_000001d028ffe790 .event posedge, v000001d02900b0a0_0;
S_000001d029011460 .scope module, "Rego26" "Rego26" 2 21;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 26 "in";
    .port_info 2 /OUTPUT 26 "out";
o000001d029019978 .functor BUFZ 1, C4<z>; HiZ drive
v000001d02900b1e0_0 .net "clk", 0 0, o000001d029019978;  0 drivers
o000001d0290199a8 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d02900ba00_0 .net "in", 25 0, o000001d0290199a8;  0 drivers
v000001d02900b280_0 .var "out", 25 0;
E_000001d028ffee90 .event posedge, v000001d02900b1e0_0;
S_000001d029018450 .scope module, "testb" "testb" 3 1;
 .timescale 0 0;
v000001d02908fb80_0 .var "clk", 0 0;
v000001d029090bc0_0 .var "clk2", 0 0;
v000001d02908fa40_0 .var "clk3", 0 0;
v000001d02908f360_0 .net "out", 31 0, L_000001d0290097b0;  1 drivers
S_000001d0290185e0 .scope module, "UUT" "datapath" 3 4, 4 1 0, S_000001d029018450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "outx";
L_000001d0290097b0 .functor BUFZ 32, v000001d029082110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d02908d2b0_0 .net "Adress_Immediate", 15 0, v000001d029082430_0;  1 drivers
v000001d02908e390_0 .net "InstructionType", 1 0, v000001d029083790_0;  1 drivers
v000001d02908e610_0 .net "InstructionTypel3", 1 0, v000001d02900ac40_0;  1 drivers
v000001d02908f010_0 .net "Output_", 31 0, v000001d029089860_0;  1 drivers
v000001d02908e930_0 .net "Output_l4", 31 0, v000001d029082110_0;  1 drivers
v000001d02908d3f0_0 .net "Rs", 31 0, L_000001d029009ac0;  1 drivers
v000001d02908e570_0 .net "Rsl3", 31 0, v000001d02900aec0_0;  1 drivers
v000001d02908de90_0 .net "Rt", 31 0, L_000001d0290095f0;  1 drivers
v000001d02908d350_0 .net "Rtl3", 31 0, v000001d02900ad80_0;  1 drivers
v000001d02908d530_0 .net "Rtl4", 31 0, v000001d029082750_0;  1 drivers
v000001d02908ea70_0 .net "clk", 0 0, v000001d02908fb80_0;  1 drivers
v000001d02908df30_0 .net "funct", 5 0, v000001d029088c80_0;  1 drivers
v000001d02908e070_0 .net "functl3", 5 0, v000001d029083330_0;  1 drivers
v000001d02908e110_0 .net "immed", 31 0, v000001d029088a00_0;  1 drivers
v000001d02908ebb0_0 .net "immedl3", 31 0, v000001d0290824d0_0;  1 drivers
v000001d02908ed90_0 .net "instr_address", 25 0, v000001d029089360_0;  1 drivers
v000001d02908ee30_0 .net "instruction", 31 0, v000001d0290826b0_0;  1 drivers
v000001d02908ef70_0 .net "instructionl1", 31 0, v000001d02900b140_0;  1 drivers
v000001d02908e250_0 .var "jump_cs", 0 0;
o000001d02901ac98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d02908e1b0_0 .net "next_pc", 31 0, o000001d02901ac98;  0 drivers
v000001d02908e430_0 .net "opcode", 5 0, v000001d029088460_0;  1 drivers
v000001d02908e4d0_0 .net "opcodel3", 5 0, v000001d0290827f0_0;  1 drivers
v000001d02908d170_0 .net "opcodel4", 5 0, v000001d029082cf0_0;  1 drivers
v000001d02908d670_0 .net "outpc", 31 0, v000001d029088dc0_0;  1 drivers
v000001d02908d710_0 .net "outpcl3", 31 0, v000001d0290835b0_0;  1 drivers
v000001d02908d7b0_0 .net "outx", 31 0, L_000001d0290097b0;  alias, 1 drivers
v000001d02908d8f0_0 .net "pc_val", 31 0, L_000001d02900a380;  1 drivers
v000001d02908d990_0 .net "pc_vall1", 31 0, v000001d02900b320_0;  1 drivers
v000001d02908dad0_0 .net "pc_vall3", 31 0, v000001d029083ab0_0;  1 drivers
v000001d02908dc10_0 .net "rd", 4 0, v000001d029088960_0;  1 drivers
v000001d02908f4a0_0 .net "readadd1", 4 0, v000001d029089900_0;  1 drivers
v000001d02908f860_0 .net "readadd2", 4 0, v000001d029089b80_0;  1 drivers
v000001d0290909e0_0 .net "rs", 4 0, v000001d029088820_0;  1 drivers
v000001d029090e40_0 .net "rt", 4 0, v000001d029089220_0;  1 drivers
v000001d02908fd60_0 .net "rtl3", 4 0, v000001d029083c90_0;  1 drivers
v000001d02908fe00_0 .net "rtl4", 4 0, v000001d029082e30_0;  1 drivers
v000001d02908f540_0 .net "sa", 4 0, v000001d029088320_0;  1 drivers
v000001d02908f5e0_0 .net "sal3", 4 0, v000001d029083290_0;  1 drivers
v000001d029090b20_0 .var "stall", 0 0;
v000001d029090da0_0 .net "write", 0 0, v000001d02908dfd0_0;  1 drivers
v000001d029090a80_0 .net "write_address", 4 0, v000001d02908d5d0_0;  1 drivers
v000001d0290901c0_0 .net "write_material", 31 0, v000001d02908e890_0;  1 drivers
S_000001d028fd9b40 .scope module, "A1" "Rego32" 4 15, 2 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000001d02900b5a0_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d02900b6e0_0 .net "in", 31 0, v000001d0290826b0_0;  alias, 1 drivers
v000001d02900b140_0 .var "out", 31 0;
E_000001d028ffea50 .event posedge, v000001d02900b5a0_0;
S_000001d028fd9cd0 .scope module, "A2" "Rego32" 4 16, 2 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000001d02900baa0_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d02900b780_0 .net "in", 31 0, L_000001d02900a380;  alias, 1 drivers
v000001d02900b320_0 .var "out", 31 0;
S_000001d028fb30c0 .scope module, "B1" "Rego32" 4 71, 2 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000001d02900b3c0_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d02900b820_0 .net "in", 31 0, L_000001d029009ac0;  alias, 1 drivers
v000001d02900aec0_0 .var "out", 31 0;
S_000001d028fb3250 .scope module, "B10" "Rego2" 4 80, 2 26 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 2 "out";
v000001d02900aba0_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d02900b960_0 .net "in", 1 0, v000001d029083790_0;  alias, 1 drivers
v000001d02900ac40_0 .var "out", 1 0;
S_000001d028fbd750 .scope module, "B2" "Rego32" 4 72, 2 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000001d02900af60_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d02900b8c0_0 .net "in", 31 0, L_000001d0290095f0;  alias, 1 drivers
v000001d02900ad80_0 .var "out", 31 0;
S_000001d028fbd8e0 .scope module, "B3" "Rego32" 4 73, 2 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000001d02900ae20_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d0290829d0_0 .net "in", 31 0, v000001d029088a00_0;  alias, 1 drivers
v000001d0290824d0_0 .var "out", 31 0;
S_000001d028fba080 .scope module, "B4" "Rego6" 4 74, 2 6 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
v000001d029082250_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d029082570_0 .net "in", 5 0, v000001d029088460_0;  alias, 1 drivers
v000001d0290827f0_0 .var "out", 5 0;
S_000001d028fba210 .scope module, "B5" "Rego32" 4 75, 2 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000001d029082610_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d029083d30_0 .net "in", 31 0, L_000001d02900a380;  alias, 1 drivers
v000001d029083ab0_0 .var "out", 31 0;
S_000001d028fbe4c0 .scope module, "B6" "Rego32" 4 76, 2 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000001d029083830_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d0290831f0_0 .net "in", 31 0, v000001d029088dc0_0;  alias, 1 drivers
v000001d0290835b0_0 .var "out", 31 0;
S_000001d028fbe650 .scope module, "B7" "Rego6" 4 77, 2 6 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
v000001d029083dd0_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d029083b50_0 .net "in", 5 0, v000001d029088c80_0;  alias, 1 drivers
v000001d029083330_0 .var "out", 5 0;
S_000001d028fd09f0 .scope module, "B8" "Rego5" 4 78, 2 11 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v000001d029083a10_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d029082890_0 .net "in", 4 0, v000001d029088320_0;  alias, 1 drivers
v000001d029083290_0 .var "out", 4 0;
S_000001d028fd0b80 .scope module, "B9" "Rego5" 4 79, 2 11 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v000001d0290838d0_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d029083970_0 .net "in", 4 0, v000001d029089220_0;  alias, 1 drivers
v000001d029083c90_0 .var "out", 4 0;
S_000001d028fd3710 .scope module, "C1" "Rego6" 4 100, 2 6 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
v000001d029083e70_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d029082d90_0 .net "in", 5 0, v000001d0290827f0_0;  alias, 1 drivers
v000001d029082cf0_0 .var "out", 5 0;
S_000001d02905dc40 .scope module, "C2" "Rego5" 4 101, 2 11 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v000001d029083f10_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d029083bf0_0 .net "in", 4 0, v000001d029083c90_0;  alias, 1 drivers
v000001d029082e30_0 .var "out", 4 0;
S_000001d02905e730 .scope module, "C3" "Rego32" 4 103, 2 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000001d029082a70_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d029082ed0_0 .net "in", 31 0, v000001d02900ad80_0;  alias, 1 drivers
v000001d029082750_0 .var "out", 31 0;
S_000001d02905ddd0 .scope module, "C4" "Rego32" 4 104, 2 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v000001d029082b10_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d029083fb0_0 .net "in", 31 0, v000001d029089860_0;  alias, 1 drivers
v000001d029082110_0 .var "out", 31 0;
S_000001d02905df60 .scope module, "a" "IF_stage" 4 12, 5 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /INPUT 32 "Next_pc";
    .port_info 3 /INPUT 1 "jump_cs";
    .port_info 4 /OUTPUT 32 "instruction";
    .port_info 5 /OUTPUT 32 "outpc";
L_000001d02900a380 .functor BUFZ 32, v000001d029082c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d0290833d0_0 .net "Next_pc", 31 0, o000001d02901ac98;  alias, 0 drivers
v000001d0290821b0_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d029083470_0 .net "connector_from_pc_to_IR", 31 0, v000001d029082c50_0;  1 drivers
v000001d0290822f0_0 .net "instruction", 31 0, v000001d0290826b0_0;  alias, 1 drivers
v000001d029083510_0 .net "jump_cs", 0 0, v000001d02908e250_0;  1 drivers
v000001d029083650_0 .net "outpc", 31 0, L_000001d02900a380;  alias, 1 drivers
v000001d0290836f0_0 .net "stall", 0 0, v000001d029090b20_0;  1 drivers
S_000001d02905dab0 .scope module, "IR_Module" "instructionRegister" 5 13, 6 1 0, S_000001d02905df60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v000001d029082f70 .array "Instruction_Register", 0 15, 31 0;
v000001d0290826b0_0 .var "instruction", 31 0;
v000001d029082930_0 .net "pc", 31 0, v000001d029082c50_0;  alias, 1 drivers
v000001d029082f70_0 .array/port v000001d029082f70, 0;
v000001d029082f70_1 .array/port v000001d029082f70, 1;
v000001d029082f70_2 .array/port v000001d029082f70, 2;
E_000001d028ffe0d0/0 .event anyedge, v000001d029082930_0, v000001d029082f70_0, v000001d029082f70_1, v000001d029082f70_2;
v000001d029082f70_3 .array/port v000001d029082f70, 3;
v000001d029082f70_4 .array/port v000001d029082f70, 4;
v000001d029082f70_5 .array/port v000001d029082f70, 5;
v000001d029082f70_6 .array/port v000001d029082f70, 6;
E_000001d028ffe0d0/1 .event anyedge, v000001d029082f70_3, v000001d029082f70_4, v000001d029082f70_5, v000001d029082f70_6;
v000001d029082f70_7 .array/port v000001d029082f70, 7;
v000001d029082f70_8 .array/port v000001d029082f70, 8;
v000001d029082f70_9 .array/port v000001d029082f70, 9;
v000001d029082f70_10 .array/port v000001d029082f70, 10;
E_000001d028ffe0d0/2 .event anyedge, v000001d029082f70_7, v000001d029082f70_8, v000001d029082f70_9, v000001d029082f70_10;
v000001d029082f70_11 .array/port v000001d029082f70, 11;
v000001d029082f70_12 .array/port v000001d029082f70, 12;
v000001d029082f70_13 .array/port v000001d029082f70, 13;
v000001d029082f70_14 .array/port v000001d029082f70, 14;
E_000001d028ffe0d0/3 .event anyedge, v000001d029082f70_11, v000001d029082f70_12, v000001d029082f70_13, v000001d029082f70_14;
v000001d029082f70_15 .array/port v000001d029082f70, 15;
E_000001d028ffe0d0/4 .event anyedge, v000001d029082f70_15;
E_000001d028ffe0d0 .event/or E_000001d028ffe0d0/0, E_000001d028ffe0d0/1, E_000001d028ffe0d0/2, E_000001d028ffe0d0/3, E_000001d028ffe0d0/4;
S_000001d02905d920 .scope module, "PC_Module" "programCounter" 5 12, 7 1 0, S_000001d02905df60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /INPUT 32 "Next_pc";
    .port_info 3 /INPUT 1 "jump_cs";
    .port_info 4 /OUTPUT 32 "pc_curr";
v000001d029082bb0_0 .net "Next_pc", 31 0, o000001d02901ac98;  alias, 0 drivers
v000001d029083010_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d0290830b0_0 .net "jump_cs", 0 0, v000001d02908e250_0;  alias, 1 drivers
v000001d029082c50_0 .var "pc_curr", 31 0;
v000001d029083150_0 .net "stall", 0 0, v000001d029090b20_0;  alias, 1 drivers
S_000001d02905e0f0 .scope module, "b" "ID_stage" 4 29, 8 24 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 6 "opcode";
    .port_info 3 /OUTPUT 5 "rt";
    .port_info 4 /OUTPUT 5 "rs";
    .port_info 5 /OUTPUT 5 "rd";
    .port_info 6 /OUTPUT 5 "sa";
    .port_info 7 /OUTPUT 6 "funct";
    .port_info 8 /OUTPUT 26 "instr_address";
    .port_info 9 /OUTPUT 16 "Adress_Immediate";
    .port_info 10 /OUTPUT 2 "InstructionType";
P_000001d028fd0d10 .param/l "HALT" 0 8 41, C4<10>;
P_000001d028fd0d48 .param/l "I" 0 8 41, C4<11>;
P_000001d028fd0d80 .param/l "J" 0 8 41, C4<01>;
P_000001d028fd0db8 .param/l "R" 0 8 41, C4<00>;
v000001d029082430_0 .var "Adress_Immediate", 15 0;
v000001d029083790_0 .var "InstructionType", 1 0;
v000001d029082390_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d029088c80_0 .var "funct", 5 0;
v000001d029089360_0 .var "instr_address", 25 0;
v000001d029089c20_0 .net "instruction", 31 0, v000001d02900b140_0;  alias, 1 drivers
v000001d029088460_0 .var "opcode", 5 0;
v000001d029088960_0 .var "rd", 4 0;
v000001d029088820_0 .var "rs", 4 0;
v000001d029089220_0 .var "rt", 4 0;
v000001d029088320_0 .var "sa", 4 0;
E_000001d028ffebd0 .event anyedge, v000001d02900b140_0, v000001d029082570_0, v000001d02900b960_0;
S_000001d02905e280 .scope module, "c" "controlUnit" 4 47, 9 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "rt";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 5 "sa";
    .port_info 6 /INPUT 6 "funct";
    .port_info 7 /INPUT 26 "instr_address";
    .port_info 8 /INPUT 16 "Adress_Immediate";
    .port_info 9 /INPUT 2 "InstructionType";
    .port_info 10 /INPUT 32 "pc";
    .port_info 11 /OUTPUT 5 "readadd1";
    .port_info 12 /OUTPUT 5 "readadd2";
    .port_info 13 /OUTPUT 32 "immed";
    .port_info 14 /OUTPUT 32 "outpc";
P_000001d028fbe7e0 .param/l "HALT" 0 9 19, C4<10>;
P_000001d028fbe818 .param/l "I" 0 9 19, C4<11>;
P_000001d028fbe850 .param/l "J" 0 9 19, C4<01>;
P_000001d028fbe888 .param/l "R" 0 9 19, C4<00>;
v000001d029089ae0_0 .net "Adress_Immediate", 15 0, v000001d029082430_0;  alias, 1 drivers
v000001d029089400_0 .net "InstructionType", 1 0, v000001d029083790_0;  alias, 1 drivers
v000001d029089cc0_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d0290888c0_0 .net "funct", 5 0, v000001d029088c80_0;  alias, 1 drivers
v000001d029088a00_0 .var "immed", 31 0;
v000001d029088aa0_0 .net "instr_address", 25 0, v000001d029089360_0;  alias, 1 drivers
v000001d029089d60_0 .net "opcode", 5 0, v000001d029088460_0;  alias, 1 drivers
v000001d029088dc0_0 .var "outpc", 31 0;
v000001d029088f00_0 .net "pc", 31 0, L_000001d02900a380;  alias, 1 drivers
v000001d029089540_0 .net "rd", 4 0, v000001d029088960_0;  alias, 1 drivers
v000001d029089900_0 .var "readadd1", 4 0;
v000001d029089b80_0 .var "readadd2", 4 0;
v000001d029089e00_0 .net "rs", 4 0, v000001d029088820_0;  alias, 1 drivers
v000001d029088280_0 .net "rt", 4 0, v000001d029089220_0;  alias, 1 drivers
v000001d029088b40_0 .net "sa", 4 0, v000001d029088320_0;  alias, 1 drivers
E_000001d028ffe350/0 .event anyedge, v000001d02900b960_0, v000001d029088820_0, v000001d029088960_0, v000001d029083970_0;
E_000001d028ffe350/1 .event anyedge, v000001d029082430_0, v000001d02900b780_0, v000001d029089360_0;
E_000001d028ffe350 .event/or E_000001d028ffe350/0, E_000001d028ffe350/1;
S_000001d02905e410 .scope module, "d" "registerFile" 4 69, 10 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "addrss1";
    .port_info 1 /INPUT 5 "addrss2";
    .port_info 2 /INPUT 5 "addrssw";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 32 "write_material";
    .port_info 6 /OUTPUT 32 "Outp1";
    .port_info 7 /OUTPUT 32 "Outp2";
L_000001d029009ac0 .functor BUFZ 32, L_000001d029090800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d0290095f0 .functor BUFZ 32, L_000001d0290904e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d029088be0_0 .net "Outp1", 31 0, L_000001d029009ac0;  alias, 1 drivers
v000001d029088640_0 .net "Outp2", 31 0, L_000001d0290095f0;  alias, 1 drivers
v000001d029088d20 .array "Register_File", 0 31, 31 0;
v000001d0290881e0_0 .net *"_ivl_0", 31 0, L_000001d029090800;  1 drivers
v000001d029089a40_0 .net *"_ivl_10", 6 0, L_000001d0290908a0;  1 drivers
L_000001d029091190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d029088e60_0 .net *"_ivl_13", 1 0, L_000001d029091190;  1 drivers
v000001d0290895e0_0 .net *"_ivl_2", 6 0, L_000001d02908f680;  1 drivers
L_000001d029091148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d029089680_0 .net *"_ivl_5", 1 0, L_000001d029091148;  1 drivers
v000001d0290894a0_0 .net *"_ivl_8", 31 0, L_000001d0290904e0;  1 drivers
v000001d0290883c0_0 .net "addrss1", 4 0, v000001d029089900_0;  alias, 1 drivers
v000001d029089ea0_0 .net "addrss2", 4 0, v000001d029089b80_0;  alias, 1 drivers
v000001d0290897c0_0 .net "addrssw", 4 0, v000001d02908d5d0_0;  alias, 1 drivers
v000001d029089f40_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d0290885a0_0 .net "write", 0 0, v000001d02908dfd0_0;  alias, 1 drivers
v000001d029089720_0 .net "write_material", 31 0, v000001d02908e890_0;  alias, 1 drivers
L_000001d029090800 .array/port v000001d029088d20, L_000001d02908f680;
L_000001d02908f680 .concat [ 5 2 0 0], v000001d029089900_0, L_000001d029091148;
L_000001d0290904e0 .array/port v000001d029088d20, L_000001d0290908a0;
L_000001d0290908a0 .concat [ 5 2 0 0], v000001d029089b80_0, L_000001d029091190;
S_000001d02905e5a0 .scope module, "e" "ALU" 4 84, 11 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 32 "SRC";
    .port_info 3 /INPUT 32 "TARG";
    .port_info 4 /INPUT 32 "immediateVal";
    .port_info 5 /INPUT 6 "funct";
    .port_info 6 /INPUT 5 "shamt";
    .port_info 7 /INPUT 32 "pc";
    .port_info 8 /INPUT 32 "inpc";
    .port_info 9 /OUTPUT 32 "Outp";
v000001d029089860_0 .var "Outp", 31 0;
v000001d029089fe0_0 .net "SRC", 31 0, v000001d02900aec0_0;  alias, 1 drivers
v000001d0290892c0_0 .net "TARG", 31 0, v000001d02900ad80_0;  alias, 1 drivers
v000001d029088780_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d0290886e0_0 .net "funct", 5 0, v000001d029083330_0;  alias, 1 drivers
v000001d029088140_0 .net "immediateVal", 31 0, v000001d0290824d0_0;  alias, 1 drivers
v000001d029088fa0_0 .net "inpc", 31 0, v000001d0290835b0_0;  alias, 1 drivers
v000001d029088500_0 .net "opcode", 5 0, v000001d0290827f0_0;  alias, 1 drivers
v000001d029089040_0 .net "pc", 31 0, v000001d029083ab0_0;  alias, 1 drivers
v000001d0290890e0_0 .net "shamt", 4 0, v000001d029083290_0;  alias, 1 drivers
E_000001d028ffe610/0 .event anyedge, v000001d0290827f0_0, v000001d029083330_0, v000001d02900aec0_0, v000001d02900ad80_0;
E_000001d028ffe610/1 .event anyedge, v000001d029083290_0, v000001d0290835b0_0, v000001d0290824d0_0, v000001d029083ab0_0;
E_000001d028ffe610 .event/or E_000001d028ffe610/0, E_000001d028ffe610/1;
S_000001d02908bd70 .scope module, "f" "MEM_stage" 4 106, 12 1 0, S_000001d0290185e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "Rt";
    .port_info 3 /INPUT 32 "Rt_value";
    .port_info 4 /INPUT 32 "effictiveaddr";
    .port_info 5 /OUTPUT 32 "op_mem";
    .port_info 6 /OUTPUT 1 "write_reg";
    .port_info 7 /OUTPUT 5 "Rt_address";
v000001d02908d210_0 .net "Rt", 4 0, v000001d029082e30_0;  alias, 1 drivers
v000001d02908d5d0_0 .var "Rt_address", 4 0;
v000001d02908e6b0_0 .net "Rt_value", 31 0, v000001d029082750_0;  alias, 1 drivers
v000001d02908da30_0 .var "addrRead", 31 0;
v000001d02908d490_0 .var "addrWrite", 31 0;
v000001d02908e7f0_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d02908eed0_0 .net "effictiveaddr", 31 0, v000001d029082110_0;  alias, 1 drivers
v000001d02908e890_0 .var "op_mem", 31 0;
v000001d02908eb10_0 .net "opcode", 5 0, v000001d029082cf0_0;  alias, 1 drivers
v000001d02908e9d0_0 .net "outp_of_mem", 31 0, v000001d0290899a0_0;  1 drivers
v000001d02908d850_0 .var "read", 0 0;
v000001d02908e2f0_0 .var "write", 0 0;
v000001d02908dfd0_0 .var "write_reg", 0 0;
v000001d02908ec50_0 .var "write_stuff", 31 0;
E_000001d028ffe410/0 .event anyedge, v000001d029082cf0_0, v000001d029082110_0, v000001d0290899a0_0, v000001d029082e30_0;
E_000001d028ffe410/1 .event anyedge, v000001d029082750_0;
E_000001d028ffe410 .event/or E_000001d028ffe410/0, E_000001d028ffe410/1;
S_000001d02908b5a0 .scope module, "RAMmem" "MemoryD" 12 15, 13 1 0, S_000001d02908bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addrss1";
    .port_info 1 /INPUT 32 "addrssw";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "write_material";
    .port_info 6 /OUTPUT 32 "Outp1";
v000001d029089180 .array "Memory_File", 0 31, 31 0;
v000001d0290899a0_0 .var "Outp1", 31 0;
v000001d02908dd50_0 .net "addrss1", 31 0, v000001d02908da30_0;  1 drivers
v000001d02908ecf0_0 .net "addrssw", 31 0, v000001d02908d490_0;  1 drivers
v000001d02908ddf0_0 .net "clk", 0 0, v000001d02908fb80_0;  alias, 1 drivers
v000001d02908dcb0_0 .net "read", 0 0, v000001d02908d850_0;  1 drivers
v000001d02908e750_0 .net "write", 0 0, v000001d02908e2f0_0;  1 drivers
v000001d02908db70_0 .net "write_material", 31 0, v000001d02908ec50_0;  1 drivers
E_000001d028ffef50/0 .event anyedge, v000001d02908e750_0, v000001d02908db70_0, v000001d02908ecf0_0, v000001d02908dcb0_0;
v000001d029089180_0 .array/port v000001d029089180, 0;
v000001d029089180_1 .array/port v000001d029089180, 1;
v000001d029089180_2 .array/port v000001d029089180, 2;
E_000001d028ffef50/1 .event anyedge, v000001d02908dd50_0, v000001d029089180_0, v000001d029089180_1, v000001d029089180_2;
v000001d029089180_3 .array/port v000001d029089180, 3;
v000001d029089180_4 .array/port v000001d029089180, 4;
v000001d029089180_5 .array/port v000001d029089180, 5;
v000001d029089180_6 .array/port v000001d029089180, 6;
E_000001d028ffef50/2 .event anyedge, v000001d029089180_3, v000001d029089180_4, v000001d029089180_5, v000001d029089180_6;
v000001d029089180_7 .array/port v000001d029089180, 7;
v000001d029089180_8 .array/port v000001d029089180, 8;
v000001d029089180_9 .array/port v000001d029089180, 9;
v000001d029089180_10 .array/port v000001d029089180, 10;
E_000001d028ffef50/3 .event anyedge, v000001d029089180_7, v000001d029089180_8, v000001d029089180_9, v000001d029089180_10;
v000001d029089180_11 .array/port v000001d029089180, 11;
v000001d029089180_12 .array/port v000001d029089180, 12;
v000001d029089180_13 .array/port v000001d029089180, 13;
v000001d029089180_14 .array/port v000001d029089180, 14;
E_000001d028ffef50/4 .event anyedge, v000001d029089180_11, v000001d029089180_12, v000001d029089180_13, v000001d029089180_14;
v000001d029089180_15 .array/port v000001d029089180, 15;
v000001d029089180_16 .array/port v000001d029089180, 16;
v000001d029089180_17 .array/port v000001d029089180, 17;
v000001d029089180_18 .array/port v000001d029089180, 18;
E_000001d028ffef50/5 .event anyedge, v000001d029089180_15, v000001d029089180_16, v000001d029089180_17, v000001d029089180_18;
v000001d029089180_19 .array/port v000001d029089180, 19;
v000001d029089180_20 .array/port v000001d029089180, 20;
v000001d029089180_21 .array/port v000001d029089180, 21;
v000001d029089180_22 .array/port v000001d029089180, 22;
E_000001d028ffef50/6 .event anyedge, v000001d029089180_19, v000001d029089180_20, v000001d029089180_21, v000001d029089180_22;
v000001d029089180_23 .array/port v000001d029089180, 23;
v000001d029089180_24 .array/port v000001d029089180, 24;
v000001d029089180_25 .array/port v000001d029089180, 25;
v000001d029089180_26 .array/port v000001d029089180, 26;
E_000001d028ffef50/7 .event anyedge, v000001d029089180_23, v000001d029089180_24, v000001d029089180_25, v000001d029089180_26;
v000001d029089180_27 .array/port v000001d029089180, 27;
v000001d029089180_28 .array/port v000001d029089180, 28;
v000001d029089180_29 .array/port v000001d029089180, 29;
v000001d029089180_30 .array/port v000001d029089180, 30;
E_000001d028ffef50/8 .event anyedge, v000001d029089180_27, v000001d029089180_28, v000001d029089180_29, v000001d029089180_30;
v000001d029089180_31 .array/port v000001d029089180, 31;
E_000001d028ffef50/9 .event anyedge, v000001d029089180_31;
E_000001d028ffef50 .event/or E_000001d028ffef50/0, E_000001d028ffef50/1, E_000001d028ffef50/2, E_000001d028ffef50/3, E_000001d028ffef50/4, E_000001d028ffef50/5, E_000001d028ffef50/6, E_000001d028ffef50/7, E_000001d028ffef50/8, E_000001d028ffef50/9;
    .scope S_000001d02900a650;
T_0 ;
    %wait E_000001d028ffe790;
    %load/vec4 v000001d02900b500_0;
    %assign/vec4 v000001d02900b000_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d029011460;
T_1 ;
    %wait E_000001d028ffee90;
    %load/vec4 v000001d02900ba00_0;
    %assign/vec4 v000001d02900b280_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d02905d920;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d029082c50_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_000001d02905d920;
T_3 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d029083150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001d029082c50_0;
    %assign/vec4 v000001d029082c50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d0290830b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001d029082bb0_0;
    %assign/vec4 v000001d029082c50_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001d029082c50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d029082c50_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d02905dab0;
T_4 ;
    %vpi_call 6 10 "$readmemh", "IF/content_IF.mem", v000001d029082f70 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001d02905dab0;
T_5 ;
    %wait E_000001d028ffe0d0;
    %ix/getv 4, v000001d029082930_0;
    %load/vec4a v000001d029082f70, 4;
    %store/vec4 v000001d0290826b0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001d028fd9b40;
T_6 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d02900b6e0_0;
    %assign/vec4 v000001d02900b140_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d028fd9cd0;
T_7 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d02900b780_0;
    %assign/vec4 v000001d02900b320_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d02905e0f0;
T_8 ;
    %wait E_000001d028ffebd0;
    %load/vec4 v000001d029089c20_0;
    %parti/s 6, 26, 6;
    %store/vec4 v000001d029088460_0, 0, 6;
    %load/vec4 v000001d029088460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d029083790_0, 0;
    %jmp T_8.9;
T_8.1 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d029083790_0, 0;
    %jmp T_8.9;
T_8.2 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d029083790_0, 0;
    %jmp T_8.9;
T_8.3 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d029083790_0, 0;
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d029083790_0, 0;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d029083790_0, 0;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d029083790_0, 0;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d029083790_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d029083790_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %load/vec4 v000001d029083790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v000001d029089c20_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000001d029088820_0, 0;
    %load/vec4 v000001d029089c20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d029089220_0, 0;
    %load/vec4 v000001d029089c20_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001d029088960_0, 0;
    %load/vec4 v000001d029089c20_0;
    %parti/s 5, 6, 4;
    %assign/vec4 v000001d029088320_0, 0;
    %load/vec4 v000001d029089c20_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000001d029088c80_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v000001d029089c20_0;
    %parti/s 26, 0, 2;
    %assign/vec4 v000001d029089360_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v000001d029089c20_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000001d029088820_0, 0;
    %load/vec4 v000001d029089c20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d029089220_0, 0;
    %load/vec4 v000001d029089c20_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001d029082430_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d02905e280;
T_9 ;
    %wait E_000001d028ffe350;
    %load/vec4 v000001d029089400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v000001d029089e00_0;
    %assign/vec4 v000001d029089900_0, 0;
    %load/vec4 v000001d029089540_0;
    %assign/vec4 v000001d029089b80_0, 0;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v000001d029089e00_0;
    %assign/vec4 v000001d029089900_0, 0;
    %load/vec4 v000001d029088280_0;
    %assign/vec4 v000001d029089b80_0, 0;
    %load/vec4 v000001d029089ae0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001d029089ae0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001d029088a00_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001d029088f00_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d029088aa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001d029088dc0_0, 0;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001d02905e410;
T_10 ;
    %vpi_call 10 16 "$readmemh", "ID/content_rf.mem", v000001d029088d20 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001d02905e410;
T_11 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d0290885a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000001d029089720_0;
    %load/vec4 v000001d0290897c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001d029088d20, 4, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d028fb30c0;
T_12 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d02900b820_0;
    %assign/vec4 v000001d02900aec0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d028fbd750;
T_13 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d02900b8c0_0;
    %assign/vec4 v000001d02900ad80_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000001d028fbd8e0;
T_14 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d0290829d0_0;
    %assign/vec4 v000001d0290824d0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000001d028fba080;
T_15 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d029082570_0;
    %assign/vec4 v000001d0290827f0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d028fba210;
T_16 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d029083d30_0;
    %assign/vec4 v000001d029083ab0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d028fbe4c0;
T_17 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d0290831f0_0;
    %assign/vec4 v000001d0290835b0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d028fbe650;
T_18 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d029083b50_0;
    %assign/vec4 v000001d029083330_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_000001d028fd09f0;
T_19 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d029082890_0;
    %assign/vec4 v000001d029083290_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_000001d028fd0b80;
T_20 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d029083970_0;
    %assign/vec4 v000001d029083c90_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d028fb3250;
T_21 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d02900b960_0;
    %assign/vec4 v000001d02900ac40_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_000001d02905e5a0;
T_22 ;
    %wait E_000001d028ffe610;
    %load/vec4 v000001d029088500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %jmp T_22.8;
T_22.0 ;
    %load/vec4 v000001d0290886e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %jmp T_22.17;
T_22.9 ;
    %load/vec4 v000001d029089fe0_0;
    %load/vec4 v000001d0290892c0_0;
    %add;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.17;
T_22.10 ;
    %load/vec4 v000001d029089fe0_0;
    %load/vec4 v000001d0290892c0_0;
    %sub;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.17;
T_22.11 ;
    %load/vec4 v000001d029089fe0_0;
    %load/vec4 v000001d0290892c0_0;
    %and;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.17;
T_22.12 ;
    %load/vec4 v000001d029089fe0_0;
    %load/vec4 v000001d0290892c0_0;
    %or;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.17;
T_22.13 ;
    %load/vec4 v000001d029089fe0_0;
    %load/vec4 v000001d0290892c0_0;
    %xor;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.17;
T_22.14 ;
    %load/vec4 v000001d029089fe0_0;
    %load/vec4 v000001d0290892c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.17;
T_22.15 ;
    %load/vec4 v000001d0290892c0_0;
    %ix/getv 4, v000001d0290890e0_0;
    %shiftl 4;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.17;
T_22.16 ;
    %load/vec4 v000001d0290892c0_0;
    %ix/getv 4, v000001d0290890e0_0;
    %shiftr 4;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.17;
T_22.17 ;
    %pop/vec4 1;
    %jmp T_22.8;
T_22.1 ;
    %load/vec4 v000001d029088fa0_0;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.8;
T_22.2 ;
    %load/vec4 v000001d029089fe0_0;
    %load/vec4 v000001d029088140_0;
    %add;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.8;
T_22.3 ;
    %load/vec4 v000001d029089fe0_0;
    %load/vec4 v000001d029088140_0;
    %and;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.8;
T_22.4 ;
    %load/vec4 v000001d029089fe0_0;
    %load/vec4 v000001d029088140_0;
    %add;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.8;
T_22.5 ;
    %load/vec4 v000001d029089fe0_0;
    %load/vec4 v000001d029088140_0;
    %add;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.8;
T_22.6 ;
    %load/vec4 v000001d029089fe0_0;
    %load/vec4 v000001d0290892c0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_22.18, 8;
    %load/vec4 v000001d029089040_0;
    %load/vec4 v000001d029088140_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_22.19, 8;
T_22.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.19, 8;
 ; End of false expr.
    %blend;
T_22.19;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.8;
T_22.7 ;
    %load/vec4 v000001d029089fe0_0;
    %load/vec4 v000001d0290892c0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_22.20, 8;
    %load/vec4 v000001d029089040_0;
    %load/vec4 v000001d029088140_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_22.21, 8;
T_22.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.21, 8;
 ; End of false expr.
    %blend;
T_22.21;
    %assign/vec4 v000001d029089860_0, 0;
    %jmp T_22.8;
T_22.8 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001d028fd3710;
T_23 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d029082d90_0;
    %assign/vec4 v000001d029082cf0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001d02905dc40;
T_24 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d029083bf0_0;
    %assign/vec4 v000001d029082e30_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_000001d02905e730;
T_25 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d029082ed0_0;
    %assign/vec4 v000001d029082750_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_000001d02905ddd0;
T_26 ;
    %wait E_000001d028ffea50;
    %load/vec4 v000001d029083fb0_0;
    %assign/vec4 v000001d029082110_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_000001d02908b5a0;
T_27 ;
    %vpi_call 13 13 "$readmemh", "MEM/content_mem.mem", v000001d029089180 {0 0 0};
    %end;
    .thread T_27;
    .scope S_000001d02908b5a0;
T_28 ;
    %wait E_000001d028ffef50;
    %load/vec4 v000001d02908e750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v000001d02908db70_0;
    %ix/getv 3, v000001d02908ecf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d029089180, 0, 4;
T_28.0 ;
    %load/vec4 v000001d02908dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %ix/getv 4, v000001d02908dd50_0;
    %load/vec4a v000001d029089180, 4;
    %assign/vec4 v000001d0290899a0_0, 0;
T_28.2 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001d02908bd70;
T_29 ;
    %wait E_000001d028ffe410;
    %load/vec4 v000001d02908eb10_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d02908e2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d02908dfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d02908d850_0, 0;
    %jmp T_29.3;
T_29.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d02908dfd0_0, 0;
    %load/vec4 v000001d02908eed0_0;
    %assign/vec4 v000001d02908da30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d02908d850_0, 0;
    %load/vec4 v000001d02908e9d0_0;
    %assign/vec4 v000001d02908e890_0, 0;
    %load/vec4 v000001d02908d210_0;
    %assign/vec4 v000001d02908d5d0_0, 0;
    %jmp T_29.3;
T_29.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d02908e2f0_0, 0;
    %load/vec4 v000001d02908eed0_0;
    %assign/vec4 v000001d02908d490_0, 0;
    %load/vec4 v000001d02908e6b0_0;
    %assign/vec4 v000001d02908ec50_0, 0;
    %jmp T_29.3;
T_29.3 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001d0290185e0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d029090b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d02908e250_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_000001d029018450;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d02908fb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d029090bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d02908fa40_0, 0, 1;
    %delay 250, 0;
    %vpi_call 3 11 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_000001d029018450;
T_32 ;
    %delay 5, 0;
    %load/vec4 v000001d02908fb80_0;
    %inv;
    %store/vec4 v000001d02908fb80_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_000001d029018450;
T_33 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d029090bc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d029090bc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d02908fa40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d02908fa40_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_000001d029018450;
T_34 ;
    %wait E_000001d028ffea50;
    %vpi_call 3 25 "$display", "%d :  %h : %b : %h : %h : %h", $time, v000001d02908ee30_0, v000001d02908e430_0, v000001d0290901c0_0, v000001d029090da0_0, v000001d02908e930_0 {0 0 0};
    %jmp T_34;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    ".\registers.v";
    ".\tb.v";
    ".\Datapath.v";
    ".\IF\if_stage.v";
    ".\IF\InstructionRegister.v";
    ".\IF\pc.v";
    ".\ID\ID_stage.v";
    ".\ID\controlUnit.v";
    ".\ID\registerFile.v";
    ".\ALU\alu.v";
    ".\MEM\MEM_stage.v";
    ".\MEM\datamemory.v";
