<stg><name>normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:0  call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @default, [1 x i8]* @empty)

]]></Node>
<StgValue><ssdm name="specclockdomain_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:1  %p_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read14)

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:2  %p_read_2 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read13)

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:3  %p_read_3 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read12)

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:4  %p_read_4 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read11)

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:5  %p_read_5 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read10)

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:6  %p_read_6 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read9)

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:7  %p_read_7 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read8)

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:8  %p_read_8 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read7)

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:9  %p_read_9 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read6)

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:10  %p_read_10 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read5)

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:11  %p_read_11 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read4)

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:12  %p_read_12 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read3)

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:13  %p_read_13 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read2)

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:14  %p_read_14 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read1)

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:15  %p_read15 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read)

]]></Node>
<StgValue><ssdm name="p_read15"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:16  call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln67"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:17  call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str18, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln82"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:18  %sext_ln1118 = sext i20 %p_read15 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:19  %trunc_ln1118 = trunc i20 %p_read15 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:20  %shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:21  %sub_ln1118 = sub i22 %shl_ln, %sext_ln1118

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:22  %res_0_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:23  %sext_ln1118_1 = sext i20 %p_read_14 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:24  %trunc_ln1118_1 = trunc i20 %p_read_14 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:25  %shl_ln1118_1 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_1, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:26  %sub_ln1118_1 = sub i22 %shl_ln1118_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:27  %res_1_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_1, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:28  %sext_ln1118_2 = sext i20 %p_read_13 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:29  %trunc_ln1118_2 = trunc i20 %p_read_13 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:30  %shl_ln1118_2 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_2, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:31  %sub_ln1118_2 = sub i22 %shl_ln1118_2, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:32  %res_2_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_2, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:33  %sext_ln1118_3 = sext i20 %p_read_12 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:34  %trunc_ln1118_3 = trunc i20 %p_read_12 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:35  %shl_ln1118_3 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_3, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:36  %sub_ln1118_3 = sub i22 %shl_ln1118_3, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="sub_ln1118_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:37  %res_3_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_3, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:38  %sext_ln1118_4 = sext i20 %p_read_11 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:39  %trunc_ln1118_4 = trunc i20 %p_read_11 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:40  %shl_ln1118_4 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_4, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:41  %sub_ln1118_4 = sub i22 %shl_ln1118_4, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="sub_ln1118_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:42  %res_4_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_4, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:43  %sext_ln1118_5 = sext i20 %p_read_10 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:44  %trunc_ln1118_5 = trunc i20 %p_read_10 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:45  %shl_ln1118_5 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_5, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:46  %sub_ln1118_5 = sub i22 %shl_ln1118_5, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="sub_ln1118_5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:47  %res_5_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_5, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_5_V_write_assign"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:48  %sext_ln1118_6 = sext i20 %p_read_9 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:49  %trunc_ln1118_6 = trunc i20 %p_read_9 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_6"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:50  %shl_ln1118_6 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_6, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_6"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:51  %sub_ln1118_6 = sub i22 %shl_ln1118_6, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="sub_ln1118_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:52  %res_6_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_6, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_6_V_write_assign"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:53  %sext_ln1118_7 = sext i20 %p_read_8 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:54  %trunc_ln1118_7 = trunc i20 %p_read_8 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_7"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:55  %shl_ln1118_7 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_7, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:56  %sub_ln1118_7 = sub i22 %shl_ln1118_7, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="sub_ln1118_7"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:57  %res_7_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_7, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_7_V_write_assign"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:58  %sext_ln1118_8 = sext i20 %p_read_7 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:59  %trunc_ln1118_8 = trunc i20 %p_read_7 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_8"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:60  %shl_ln1118_8 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_8, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:61  %sub_ln1118_8 = sub i22 %shl_ln1118_8, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="sub_ln1118_8"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:62  %res_8_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_8, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_8_V_write_assign"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:63  %sext_ln1118_9 = sext i20 %p_read_6 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:64  %trunc_ln1118_9 = trunc i20 %p_read_6 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_9"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:65  %shl_ln1118_9 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_9, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_9"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:66  %sub_ln1118_9 = sub i22 %shl_ln1118_9, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="sub_ln1118_9"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:67  %res_9_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_9, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_9_V_write_assign"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:68  %sext_ln1118_10 = sext i20 %p_read_5 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:69  %trunc_ln1118_10 = trunc i20 %p_read_5 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_10"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:70  %shl_ln1118_s = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_10, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:71  %sub_ln1118_10 = sub i22 %shl_ln1118_s, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="sub_ln1118_10"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:72  %res_10_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_10, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_10_V_write_assign"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:73  %sext_ln1118_11 = sext i20 %p_read_4 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:74  %trunc_ln1118_11 = trunc i20 %p_read_4 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_11"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:75  %shl_ln1118_10 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_11, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_10"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:76  %sub_ln1118_11 = sub i22 %shl_ln1118_10, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="sub_ln1118_11"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:77  %res_11_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_11, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_11_V_write_assign"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:78  %sext_ln1118_12 = sext i20 %p_read_3 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:79  %trunc_ln1118_12 = trunc i20 %p_read_3 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_12"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:80  %shl_ln1118_11 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_12, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_11"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:81  %sub_ln1118_12 = sub i22 %shl_ln1118_11, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="sub_ln1118_12"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:82  %res_12_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_12, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_12_V_write_assign"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:83  %sext_ln1118_13 = sext i20 %p_read_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:84  %trunc_ln1118_13 = trunc i20 %p_read_2 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_13"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:85  %shl_ln1118_12 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_13, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_12"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:86  %sub_ln1118_13 = sub i22 %shl_ln1118_12, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="sub_ln1118_13"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:87  %res_13_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_13, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_13_V_write_assign"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="22" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:88  %sext_ln1118_14 = sext i20 %p_read_1 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:89  %trunc_ln1118_14 = trunc i20 %p_read_1 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1118_14"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:90  %shl_ln1118_13 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_14, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_13"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:91  %sub_ln1118_14 = sub i22 %shl_ln1118_13, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="sub_ln1118_14"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="20" op_0_bw="20" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:92  %res_14_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_14, i32 2, i32 21)

]]></Node>
<StgValue><ssdm name="res_14_V_write_assign"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:93  %mrv = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } undef, i20 %res_0_V_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:94  %mrv_1 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv, i20 %res_1_V_write_assign, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:95  %mrv_2 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_1, i20 %res_2_V_write_assign, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:96  %mrv_3 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_2, i20 %res_3_V_write_assign, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:97  %mrv_4 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_3, i20 %res_4_V_write_assign, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:98  %mrv_5 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_4, i20 %res_5_V_write_assign, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:99  %mrv_6 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_5, i20 %res_6_V_write_assign, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:100  %mrv_7 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_6, i20 %res_7_V_write_assign, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:101  %mrv_8 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_7, i20 %res_8_V_write_assign, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:102  %mrv_9 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_8, i20 %res_9_V_write_assign, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:103  %mrv_10 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_9, i20 %res_10_V_write_assign, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:104  %mrv_11 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_10, i20 %res_11_V_write_assign, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:105  %mrv_12 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_11, i20 %res_12_V_write_assign, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:106  %mrv_13 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_12, i20 %res_13_V_write_assign, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="300" op_0_bw="300" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:107  %mrv_s = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_13, i20 %res_14_V_write_assign, 14

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="300">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:108  ret { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
