{"vcs1":{"timestamp_begin":1739430937.852240906, "rt":0.25, "ut":0.13, "st":0.09}}
{"vcselab":{"timestamp_begin":1739430938.183149807, "rt":0.26, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739430938.498953509, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739430937.627520564}
{"VCS_COMP_START_TIME": 1739430937.627520564}
{"VCS_COMP_END_TIME": 1739430938.717020648}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150352}}
