**Disclaimer**

This project, "Partial Reconfiguration of Xilinx FPGA," is part of my
academic studies and is not intended for any commercial purposes. It
utilizes some open-source resources, and all respective copyrights and
licenses are acknowledged.

This project is provided "as-is" without any warranty or guarantee of
any kind. Contributions are welcome, but please ensure they adhere to
the project's licensing and usage guidelines. The author assumes no
liability for any issues or damages arising from the use of this
project.


**Acknowledgments**

This project utilizes several open-source resources. I gratefully
acknowledge the authors and organizations behind these projects:

1)  Author/Organization: Xilinx

    - Repository:
      [GitHub](https://github.com/Xilinx/embeddedsw/tree/master/XilinxProcessorIPLib/drivers/devcfg/examples)

    - License: [MIT License](https://github.com/Xilinx/embeddedsw/blob/master/LICENSES/MIT)

2)  Author/Organization: Vipin Kizheppatt

    - Repository: [GitHub](https://github.com/vipinkmenon/prIcap)

    - License: [MIT License](https://github.com/vipinkmenon/prIcap/blob/master/LICENSE)
