# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ShiftRegister.srcs/sources_1/new/SISO.v" \
"../../../../ShiftRegister.srcs/sources_1/new/bistabil.v" \
"../../../../ShiftRegister.srcs/sim_3/new/tb_SISO.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
