{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649932370330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649932370336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 18:32:50 2022 " "Processing started: Thu Apr 14 18:32:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649932370336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649932370336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_VGA_PIC -c SDRAM_VGA_PIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_VGA_PIC -c SDRAM_VGA_PIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649932370336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1649932370638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/sdram/sdram_vga_pic/sim/tb_sdram_vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/sim/tb_sdram_vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_SDRAM_VGA_PIC " "Found entity 1: TB_SDRAM_VGA_PIC" {  } { { "../sim/TB_SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/sim/TB_SDRAM_VGA_PIC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/sdram_fifo/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/sdram_fifo/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo " "Found entity 1: sdram_fifo" {  } { { "ip_core/sdram_fifo/sdram_fifo.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/sdram_fifo/sdram_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/sdram/sdram_vga_pic/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CTRL " "Found entity 1: VGA_CTRL" {  } { { "../RTL/VGA_CTRL.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/VGA_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/sdram/sdram_vga_pic/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../RTL/uart_rx.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA SDRAM_WR.v(8) " "Verilog HDL Declaration information at SDRAM_WR.v(8): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../RTL/SDRAM_WR.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_WR.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1649932378249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_end WR_END SDRAM_WR.v(13) " "Verilog HDL Declaration information at SDRAM_WR.v(13): object \"wr_end\" differs only in case from object \"WR_END\" in the same scope" {  } { { "../RTL/SDRAM_WR.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_WR.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1649932378249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_WR " "Found entity 1: SDRAM_WR" {  } { { "../RTL/SDRAM_WR.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_WR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_VGA_PIC " "Found entity 1: SDRAM_VGA_PIC" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA SDRAM_RD.v(8) " "Verilog HDL Declaration information at SDRAM_RD.v(8): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../RTL/SDRAM_RD.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_RD.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1649932378252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_end RD_END SDRAM_RD.v(13) " "Verilog HDL Declaration information at SDRAM_RD.v(13): object \"rd_end\" differs only in case from object \"RD_END\" in the same scope" {  } { { "../RTL/SDRAM_RD.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_RD.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1649932378252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_RD " "Found entity 1: SDRAM_RD" {  } { { "../RTL/SDRAM_RD.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_RD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_end INIT_END SDRAM_INIT.v(10) " "Verilog HDL Declaration information at SDRAM_INIT.v(10): object \"init_end\" differs only in case from object \"INIT_END\" in the same scope" {  } { { "../RTL/SDRAM_INIT.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_INIT.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1649932378254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_INIT " "Found entity 1: SDRAM_INIT" {  } { { "../RTL/SDRAM_INIT.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_INIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_FIFO " "Found entity 1: SDRAM_FIFO" {  } { { "../RTL/SDRAM_FIFO.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_FIFO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_CTRL " "Found entity 1: SDRAM_CTRL" {  } { { "../RTL/SDRAM_CTRL.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aref_end AREF_END SDRAM_AREF.v(11) " "Verilog HDL Declaration information at SDRAM_AREF.v(11): object \"aref_end\" differs only in case from object \"AREF_END\" in the same scope" {  } { { "../RTL/SDRAM_AREF.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_AREF.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1649932378258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_aref.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_aref.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_AREF " "Found entity 1: SDRAM_AREF" {  } { { "../RTL/SDRAM_AREF.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_AREF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_ARBIT " "Found entity 1: SDRAM_ARBIT" {  } { { "../RTL/SDRAM_ARBIT.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_ARBIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/sdram/sdram_vga_pic/rtl/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "../RTL/SDRAM.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN " "Found entity 1: CLK_GEN" {  } { { "ip_core/clk_gen/CLK_GEN.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_GEN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_VGA " "Found entity 1: CLK_VGA" {  } { { "ip_core/clk_gen/CLK_VGA.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_VGA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM_VGA_PIC " "Elaborating entity \"SDRAM_VGA_PIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649932378425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_GEN CLK_GEN:CLK_GEN_inst " "Elaborating entity \"CLK_GEN\" for hierarchy \"CLK_GEN:CLK_GEN_inst\"" {  } { { "../RTL/SDRAM_VGA_PIC.v" "CLK_GEN_inst" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLK_GEN:CLK_GEN_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/CLK_GEN.v" "altpll_component" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_GEN.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_GEN:CLK_GEN_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/CLK_GEN.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_GEN.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649932378490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_GEN:CLK_GEN_inst\|altpll:altpll_component " "Instantiated megafunction \"CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 833 " "Parameter \"clk2_phase_shift\" = \"833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CLK_GEN " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CLK_GEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378495 ""}  } { { "ip_core/clk_gen/CLK_GEN.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_GEN.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1649932378495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN_altpll " "Found entity 1: CLK_GEN_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_GEN_altpll CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated " "Elaborating entity \"CLK_GEN_altpll\" for hierarchy \"CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_VGA CLK_VGA:CLK_VGA_inst " "Elaborating entity \"CLK_VGA\" for hierarchy \"CLK_VGA:CLK_VGA_inst\"" {  } { { "../RTL/SDRAM_VGA_PIC.v" "CLK_VGA_inst" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLK_VGA:CLK_VGA_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/CLK_VGA.v" "altpll_component" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_VGA.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_VGA:CLK_VGA_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/CLK_VGA.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_VGA.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649932378616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_VGA:CLK_VGA_inst\|altpll:altpll_component " "Instantiated megafunction \"CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 54 " "Parameter \"clk0_multiply_by\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CLK_VGA " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CLK_VGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378620 ""}  } { { "ip_core/clk_gen/CLK_VGA.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_VGA.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1649932378620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_VGA_altpll " "Found entity 1: CLK_VGA_altpll" {  } { { "db/clk_vga_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_vga_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_VGA_altpll CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated " "Elaborating entity \"CLK_VGA_altpll\" for hierarchy \"CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:UART_RX_INST " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:UART_RX_INST\"" {  } { { "../RTL/SDRAM_VGA_PIC.v" "UART_RX_INST" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 uart_rx.v(110) " "Verilog HDL assignment warning at uart_rx.v(110): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/uart_rx.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/uart_rx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1649932378669 "|SDRAM_VGA_PIC|uart_rx:UART_RX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM SDRAM:SDRAM_INST " "Elaborating entity \"SDRAM\" for hierarchy \"SDRAM:SDRAM_INST\"" {  } { { "../RTL/SDRAM_VGA_PIC.v" "SDRAM_INST" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_FIFO SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST " "Elaborating entity \"SDRAM_FIFO\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\"" {  } { { "../RTL/SDRAM.v" "SDRAM_FIFO_INST" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_valid SDRAM_FIFO.v(43) " "Verilog HDL or VHDL warning at SDRAM_FIFO.v(43): object \"read_valid\" assigned a value but never read" {  } { { "../RTL/SDRAM_FIFO.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_FIFO.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649932378695 "|SDRAM_VGA_PIC|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr " "Elaborating entity \"sdram_fifo\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\"" {  } { { "../RTL/SDRAM_FIFO.v" "sdram_fifo_wr" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_FIFO.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\"" {  } { { "ip_core/sdram_fifo/sdram_fifo.v" "dcfifo_component" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/sdram_fifo/sdram_fifo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\"" {  } { { "ip_core/sdram_fifo/sdram_fifo.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/sdram_fifo/sdram_fifo.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649932378786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component " "Instantiated megafunction \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378787 ""}  } { { "ip_core/sdram_fifo/sdram_fifo.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/sdram_fifo/sdram_fifo.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1649932378787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_qql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qql1 " "Found entity 1: dcfifo_qql1" {  } { { "db/dcfifo_qql1.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dcfifo_qql1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qql1 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated " "Elaborating entity \"dcfifo_qql1\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_9ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_9ib " "Found entity 1: a_gray2bin_9ib" {  } { { "db/a_gray2bin_9ib.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/a_gray2bin_9ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_9ib SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_9ib\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_qql1.tdf" "rdptr_g_gray2bin" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dcfifo_qql1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_877.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_877 " "Found entity 1: a_graycounter_877" {  } { { "db/a_graycounter_877.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/a_graycounter_877.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_877 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|a_graycounter_877:rdptr_g1p " "Elaborating entity \"a_graycounter_877\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|a_graycounter_877:rdptr_g1p\"" {  } { { "db/dcfifo_qql1.tdf" "rdptr_g1p" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dcfifo_qql1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4lc " "Found entity 1: a_graycounter_4lc" {  } { { "db/a_graycounter_4lc.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/a_graycounter_4lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4lc SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|a_graycounter_4lc:wrptr_g1p " "Elaborating entity \"a_graycounter_4lc\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|a_graycounter_4lc:wrptr_g1p\"" {  } { { "db/dcfifo_qql1.tdf" "wrptr_g1p" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dcfifo_qql1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_im31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_im31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_im31 " "Found entity 1: altsyncram_im31" {  } { { "db/altsyncram_im31.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/altsyncram_im31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932378980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932378980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_im31 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|altsyncram_im31:fifo_ram " "Elaborating entity \"altsyncram_im31\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|altsyncram_im31:fifo_ram\"" {  } { { "db/dcfifo_qql1.tdf" "fifo_ram" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dcfifo_qql1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932378981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932379000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932379000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|dffpipe_se9:rs_brp " "Elaborating entity \"dffpipe_se9\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|dffpipe_se9:rs_brp\"" {  } { { "db/dcfifo_qql1.tdf" "rs_brp" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dcfifo_qql1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932379000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vld " "Found entity 1: alt_synch_pipe_vld" {  } { { "db/alt_synch_pipe_vld.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/alt_synch_pipe_vld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932379014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932379014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vld SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_vld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vld\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_vld:rs_dgwp\"" {  } { { "db/dcfifo_qql1.tdf" "rs_dgwp" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dcfifo_qql1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932379014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932379038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932379038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_vld:rs_dgwp\|dffpipe_ve9:dffpipe5 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_vld:rs_dgwp\|dffpipe_ve9:dffpipe5\"" {  } { { "db/alt_synch_pipe_vld.tdf" "dffpipe5" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/alt_synch_pipe_vld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932379038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0md " "Found entity 1: alt_synch_pipe_0md" {  } { { "db/alt_synch_pipe_0md.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/alt_synch_pipe_0md.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932379055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932379055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0md SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_0md:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0md\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_0md:ws_dgrp\"" {  } { { "db/dcfifo_qql1.tdf" "ws_dgrp" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dcfifo_qql1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932379055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932379068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932379068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_0md:ws_dgrp\|dffpipe_0f9:dffpipe8 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|alt_synch_pipe_0md:ws_dgrp\|dffpipe_0f9:dffpipe8\"" {  } { { "db/alt_synch_pipe_0md.tdf" "dffpipe8" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/alt_synch_pipe_0md.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932379069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q76 " "Found entity 1: cmpr_q76" {  } { { "db/cmpr_q76.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cmpr_q76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932379115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932379115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q76 SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|cmpr_q76:rdempty_eq_comp " "Elaborating entity \"cmpr_q76\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|cmpr_q76:rdempty_eq_comp\"" {  } { { "db/dcfifo_qql1.tdf" "rdempty_eq_comp" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/dcfifo_qql1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932379115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_CTRL SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST " "Elaborating entity \"SDRAM_CTRL\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\"" {  } { { "../RTL/SDRAM.v" "SDRAM_CTRL_INST" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932379176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_INIT SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_INIT:SDRAM_INIT_INST " "Elaborating entity \"SDRAM_INIT\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_INIT:SDRAM_INIT_INST\"" {  } { { "../RTL/SDRAM_CTRL.v" "SDRAM_INIT_INST" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_CTRL.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932379189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_ARBIT SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_ARBIT:SDRAN_ARBIT_INST " "Elaborating entity \"SDRAM_ARBIT\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_ARBIT:SDRAN_ARBIT_INST\"" {  } { { "../RTL/SDRAM_CTRL.v" "SDRAN_ARBIT_INST" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_CTRL.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932379202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_AREF SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_AREF:SDRAM_AREF_INST " "Elaborating entity \"SDRAM_AREF\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_AREF:SDRAM_AREF_INST\"" {  } { { "../RTL/SDRAM_CTRL.v" "SDRAM_AREF_INST" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_CTRL.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932379222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_RD SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_RD:SDRAM_RD_ISNT " "Elaborating entity \"SDRAM_RD\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_RD:SDRAM_RD_ISNT\"" {  } { { "../RTL/SDRAM_CTRL.v" "SDRAM_RD_ISNT" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_CTRL.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932379236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_WR SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_WR:SDRAM_WR_INST " "Elaborating entity \"SDRAM_WR\" for hierarchy \"SDRAM:SDRAM_INST\|SDRAM_CTRL:SDRAM_CTRL_INST\|SDRAM_WR:SDRAM_WR_INST\"" {  } { { "../RTL/SDRAM_CTRL.v" "SDRAM_WR_INST" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_CTRL.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932379253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CTRL VGA_CTRL:VGA_CTRL_INST " "Elaborating entity \"VGA_CTRL\" for hierarchy \"VGA_CTRL:VGA_CTRL_INST\"" {  } { { "../RTL/SDRAM_VGA_PIC.v" "VGA_CTRL_INST" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649932379269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c124 " "Found entity 1: altsyncram_c124" {  } { { "db/altsyncram_c124.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/altsyncram_c124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932380639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932380639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932380779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932380779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932380850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932380850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ogi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ogi " "Found entity 1: cntr_ogi" {  } { { "db/cntr_ogi.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cntr_ogi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932381087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932381087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932381128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932381128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932381184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932381184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932381269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932381269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932381312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932381312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932381371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932381371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932381411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932381411 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649932381636 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1649932381668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.14.18:33:04 Progress: Loading slda642512e/alt_sld_fab_wrapper_hw.tcl " "2022.04.14.18:33:04 Progress: Loading slda642512e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1649932384893 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1649932387094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1649932387232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1649932389919 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1649932390028 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1649932390052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1649932390083 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1649932390088 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1649932390090 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1649932390800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda642512e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda642512e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda642512e/alt_sld_fab.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/ip/slda642512e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932390888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932390888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932390905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932390905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932390907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932390907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932390913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932390913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932390934 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932390934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932390934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/ip/slda642512e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649932390942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649932390942 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1649932393646 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/SDRAM_INIT.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_INIT.v" 160 -1 0 } } { "../RTL/SDRAM_WR.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_WR.v" 134 -1 0 } } { "../RTL/SDRAM_RD.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_RD.v" 162 -1 0 } } { "../RTL/SDRAM_AREF.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_AREF.v" 149 -1 0 } } { "db/a_graycounter_877.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/a_graycounter_877.tdf" 33 2 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/a_graycounter_4lc.tdf" 33 2 0 } } { "db/a_graycounter_877.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/a_graycounter_877.tdf" 49 2 0 } } { "../RTL/uart_rx.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/uart_rx.v" 18 -1 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/a_graycounter_4lc.tdf" 49 2 0 } } { "../RTL/uart_rx.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/uart_rx.v" 17 -1 0 } } { "../RTL/uart_rx.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/uart_rx.v" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1649932393748 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1649932393749 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649932394001 "|SDRAM_VGA_PIC|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649932394001 "|SDRAM_VGA_PIC|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649932394001 "|SDRAM_VGA_PIC|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649932394001 "|SDRAM_VGA_PIC|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_565\[0\] GND " "Pin \"rgb_565\[0\]\" is stuck at GND" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649932394001 "|SDRAM_VGA_PIC|rgb_565[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_565\[1\] GND " "Pin \"rgb_565\[1\]\" is stuck at GND" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649932394001 "|SDRAM_VGA_PIC|rgb_565[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_565\[2\] GND " "Pin \"rgb_565\[2\]\" is stuck at GND" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649932394001 "|SDRAM_VGA_PIC|rgb_565[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_565\[5\] GND " "Pin \"rgb_565\[5\]\" is stuck at GND" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649932394001 "|SDRAM_VGA_PIC|rgb_565[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_565\[6\] GND " "Pin \"rgb_565\[6\]\" is stuck at GND" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649932394001 "|SDRAM_VGA_PIC|rgb_565[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_565\[7\] GND " "Pin \"rgb_565\[7\]\" is stuck at GND" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649932394001 "|SDRAM_VGA_PIC|rgb_565[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_565\[11\] GND " "Pin \"rgb_565\[11\]\" is stuck at GND" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649932394001 "|SDRAM_VGA_PIC|rgb_565[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_565\[12\] GND " "Pin \"rgb_565\[12\]\" is stuck at GND" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649932394001 "|SDRAM_VGA_PIC|rgb_565[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1649932394001 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649932394120 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1649932394816 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1649932394912 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1649932394912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649932395398 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1649932396481 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1649932396481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649932396604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/output_files/SDRAM_VGA_PIC.map.smsg " "Generated suppressed messages file G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/output_files/SDRAM_VGA_PIC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1649932397159 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 219 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 219 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1649932397685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1649932397761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649932397761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2985 " "Implemented 2985 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1649932398101 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1649932398101 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1649932398101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2793 " "Implemented 2793 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1649932398101 ""} { "Info" "ICUT_CUT_TM_RAMS" "125 " "Implemented 125 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1649932398101 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1649932398101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1649932398101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649932398159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 18:33:18 2022 " "Processing ended: Thu Apr 14 18:33:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649932398159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649932398159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649932398159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649932398159 ""}
