$date
	Sat Oct 29 08:30:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module day2_tb $end
$var wire 1 ! qsr $end
$var wire 1 " qnr $end
$var wire 1 # qar $end
$var wire 1 $ adout $end
$var reg 1 % clk $end
$var reg 1 & din $end
$var reg 1 ' rst $end
$scope module day2 $end
$var wire 1 % clk $end
$var wire 1 & din $end
$var wire 1 ' rst $end
$var reg 1 $ adout $end
$var reg 1 # qar $end
$var reg 1 " qnr $end
$var reg 1 ! qsr $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
1%
x$
0#
0"
0!
$end
#5
0%
#10
0'
1%
#15
0%
#20
1#
1"
1!
1&
1%
#25
0%
#30
1%
#35
0%
#40
1%
#45
0#
1'
0%
#50
0!
1%
#55
0%
#60
1#
0'
1%
#65
0%
#70
1!
1%
#75
0%
#80
1%
