
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002431                       # Number of seconds simulated (Second)
simTicks                                   2431177500                       # Number of ticks simulated (Tick)
finalTick                                  2431177500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    229.16                       # Real time elapsed on the host (Second)
hostTickRate                                 10608866                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1578032                       # Number of bytes of host memory used (Byte)
simInsts                                     26282688                       # Number of instructions simulated (Count)
simOps                                       45949272                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   114689                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     200507                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                          404746                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              3.449461                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.289900                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                         279280                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                      10                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                        257156                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                   237                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined               74508                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           135478                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                  1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples             289396                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.888596                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.914206                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                   222735     76.97%     76.97% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                    11267      3.89%     80.86% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                     9941      3.44%     84.29% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                    10233      3.54%     87.83% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                    10016      3.46%     91.29% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                     8890      3.07%     94.36% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                     7472      2.58%     96.94% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                     4774      1.65%     98.59% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                     4068      1.41%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total               289396                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                   2636     58.23%     58.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     58.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     58.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     58.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     58.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     58.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     58.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     58.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     58.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     58.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     58.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     58.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     58.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    14      0.31%     58.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    22      0.49%     59.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    1      0.02%     59.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     59.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     59.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     59.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  11      0.24%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     59.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1532     33.84%     93.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  269      5.94%     99.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead               23      0.51%     99.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite              19      0.42%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         2002      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu       180023     70.01%     70.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           21      0.01%     70.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         1305      0.51%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         5711      2.22%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt           16      0.01%     73.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     73.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     73.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     73.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     73.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd          371      0.14%     73.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu         2342      0.91%     74.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     74.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          911      0.35%     74.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         1324      0.51%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          217      0.08%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd         1026      0.40%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt          578      0.22%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult         1025      0.40%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead        40175     15.62%     92.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite        13861      5.39%     97.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead         4101      1.59%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         2147      0.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total        257156                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.635352                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                               4527                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.017604                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                  768435                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                 327990                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses         230426                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                    40037                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                   25894                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses           19510                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                     239637                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                       20044                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                     2974                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                            809                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         115350                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads         44600                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores        17624                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads         6334                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores         1683                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch          184      0.65%      0.65% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return         1034      3.67%      4.33% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect         1213      4.31%      8.64% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          232      0.82%      9.46% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond        23471     83.39%     92.85% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond         1411      5.01%     97.87% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     97.87% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond          600      2.13%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total         28145                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch          172      1.60%      1.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return          414      3.86%      5.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect          653      6.09%     11.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          168      1.57%     13.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond         8263     77.06%     90.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond          644      6.01%     96.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     96.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          409      3.81%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total        10723                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch           43      2.18%      2.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            1      0.05%      2.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          201     10.20%     12.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect           65      3.30%     15.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond         1319     66.92%     82.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          213     10.81%     93.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     93.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          129      6.54%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total         1971                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch           12      0.07%      0.07% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return          620      3.56%      3.63% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect          560      3.21%      6.84% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect           64      0.37%      7.21% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond        15208     87.29%     94.50% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond          767      4.40%     98.90% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     98.90% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond          191      1.10%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total        17422                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch           12      0.76%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          122      7.71%      8.47% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           63      3.98%     12.45% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond         1166     73.70%     86.16% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          108      6.83%     92.98% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.98% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          111      7.02%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total         1582                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget        16223     57.64%     57.64% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB        10778     38.29%     95.94% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS         1028      3.65%     99.59% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          116      0.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total        28145                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch         1532     83.58%     83.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return          295     16.09%     99.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            1      0.05%     99.73% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect            5      0.27%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total         1833                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted            23655                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken         9713                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect             1971                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss           558                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted         1660                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted          311                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups               28145                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                1422                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                  14114                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.501475                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted            936                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups            832                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               116                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             716                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch          184      0.65%      0.65% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return         1034      3.67%      4.33% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect         1213      4.31%      8.64% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          232      0.82%      9.46% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond        23471     83.39%     92.85% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond         1411      5.01%     97.87% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     97.87% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond          600      2.13%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total        28145                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch           59      0.42%      0.42% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return         1031      7.35%      7.77% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          250      1.78%      9.55% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          230      1.64%     11.19% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond        11580     82.53%     93.72% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          281      2.00%     95.72% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     95.72% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond          600      4.28%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total        14031                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          201     14.14%     14.14% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     14.14% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond         1008     70.89%     85.02% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          213     14.98%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total         1422                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          201     14.14%     14.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond         1008     70.89%     85.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          213     14.98%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total         1422                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups          832                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          116                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses          716                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          194                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         1026                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                1859                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                  1855                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes              1235                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                   620                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct                620                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts          73355                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls              9                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             1650                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples       278673                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.734847                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.011312                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0         231500     83.07%     83.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1          11195      4.02%     87.09% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2           6213      2.23%     89.32% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3           7393      2.65%     91.97% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4           2486      0.89%     92.86% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5           1881      0.67%     93.54% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6           1108      0.40%     93.94% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7           2191      0.79%     94.72% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8          14706      5.28%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total       278673                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                  624                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass          815      0.40%      0.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu       143889     70.26%     70.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           14      0.01%     70.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         1170      0.57%     71.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         5456      2.66%     73.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt           16      0.01%     73.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          286      0.14%     74.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu         1871      0.91%     74.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          630      0.31%     75.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         1204      0.59%     75.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift           81      0.04%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd         1024      0.50%     76.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt          576      0.28%     76.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult         1024      0.50%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead        30609     14.95%     92.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite        10841      5.29%     97.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total       204782                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples        14706                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts              117336                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                204782                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP        117336                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP          204782                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 3.449461                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.289900                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs             46726                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts             17584                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts           191980                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts           33949                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          12777                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass          815      0.40%      0.40% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu       143889     70.26%     70.66% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult           14      0.01%     70.67% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv         1170      0.57%     71.24% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd         5456      2.66%     73.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt           16      0.01%     73.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd          286      0.14%     74.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu         1871      0.91%     74.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          630      0.31%     75.27% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         1204      0.59%     75.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift           81      0.04%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd         1024      0.50%     76.40% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt          576      0.28%     76.68% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.68% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.68% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult         1024      0.50%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead        30609     14.95%     92.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        10841      5.29%     97.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total       204782                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl        17422                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl        16535                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl          875                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl        15208                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl         2202                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall          624                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn          620                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles                   81653                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles               163635                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                    36245                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles                 6037                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  1826                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved               10343                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  430                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts                296254                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 2202                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts             254182                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches           20255                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts          43586                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts         15720                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           0.628004                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads        113625                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites        89824                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads         20089                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites        16959                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads       303690                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites       181988                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs            59306                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       103883                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites            9                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches             11922                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                       184610                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                   4496                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 467                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          849                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles        34505                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                    19413                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                  953                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples            289396                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.096200                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.603000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                  241507     83.45%     83.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                    1531      0.53%     83.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                    1879      0.65%     84.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                    2304      0.80%     85.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                    3344      1.16%     86.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                    2697      0.93%     87.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                    4382      1.51%     89.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                    2134      0.74%     89.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                   29618     10.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total              289396                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts               178286                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.440489                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches             28145                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.069537                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles        66717                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     1826                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                     93206                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                    5630                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts                279290                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 302                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                   44600                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                  17624                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                   10                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                      657                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                    4662                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents            88                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect           352                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         1569                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                1921                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                  251207                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                 249936                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                   190626                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                   310415                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.617513                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.614100                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                       8044                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  10651                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  23                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                 88                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                  4847                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   669                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples             33949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            44.468998                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          126.269944                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9                 28809     84.86%     84.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  21      0.06%     84.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                   5      0.01%     84.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                  11      0.03%     84.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                 106      0.31%     85.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  73      0.22%     85.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  36      0.11%     85.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  23      0.07%     85.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  16      0.05%     85.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                   9      0.03%     85.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                20      0.06%     85.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                43      0.13%     85.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               164      0.48%     86.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               180      0.53%     86.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               177      0.52%     87.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               208      0.61%     88.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169               239      0.70%     88.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               249      0.73%     89.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               364      1.07%     90.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               309      0.91%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209               227      0.67%     92.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               204      0.60%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               199      0.59%     93.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               171      0.50%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               158      0.47%     94.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259               113      0.33%     94.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269               129      0.38%     95.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279               126      0.37%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                85      0.25%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                85      0.25%     95.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows            1390      4.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1688                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total               33949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                  41732                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  15721                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      737                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      172                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                  19531                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      369                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  1826                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                   84437                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 121316                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          3821                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                    38928                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles                39068                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts                289831                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                  511                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                  8208                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                  1715                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                 28021                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands             523718                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                     976571                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                  364784                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                    25413                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps               377435                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  146283                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     50                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 32                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                    28273                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                          540791                       # The number of ROB reads (Count)
system.cpu0.rob.writes                         567041                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                  117336                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                    204782                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   30                       # Number of system calls (Count)
system.cpu1.numCycles                         4617705                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              0.785219                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              1.273530                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       11540298                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     127                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      11108291                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  1940                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             1218635                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          2703489                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 10                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            4473516                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.483123                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.550277                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  1585893     35.45%     35.45% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   522962     11.69%     47.14% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   470689     10.52%     57.66% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   386718      8.64%     66.31% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   437485      9.78%     76.09% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   347575      7.77%     83.86% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   303215      6.78%     90.63% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   175140      3.92%     94.55% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   243839      5.45%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              4473516                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  56467     44.62%     44.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     44.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     44.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                 1728      1.37%     45.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     45.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     45.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     45.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     45.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     45.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     45.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     45.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     3      0.00%     45.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     45.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   170      0.13%     46.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     46.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                   994      0.79%     46.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    5      0.00%     46.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     46.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     46.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     46.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  57      0.05%     46.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     46.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     46.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     46.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                1      0.00%     46.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     46.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     46.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     46.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     46.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     46.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               3      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     46.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 40812     32.25%     79.20% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 9548      7.54%     86.75% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead            16588     13.11%     99.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             186      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass        38690      0.35%      0.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      6510471     58.61%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult         4162      0.04%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        37073      0.33%     59.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       788816      7.10%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt          230      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         7097      0.06%     66.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu       317432      2.86%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            6      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        14849      0.13%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        67718      0.61%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift          793      0.01%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       351849      3.17%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt        96117      0.87%     74.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv        22553      0.20%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       320174      2.88%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1153493     10.38%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       497527      4.48%     92.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead       714456      6.43%     98.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       164785      1.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      11108291                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.405587                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             126562                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.011393                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                20408635                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                9477662                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        7838128                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                  6409965                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 3281705                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         3158118                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    7981230                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     3214933                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                    29085                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                           1258                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         144189                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads       1860484                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       693425                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       522268                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       164390                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch          475      0.06%      0.06% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return        36998      4.57%      4.63% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect        40712      5.03%      9.65% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect          874      0.11%      9.76% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond       605868     74.80%     84.56% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond        96945     11.97%     96.52% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     96.52% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond        28149      3.48%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total        810021                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch          433      0.31%      0.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return         2683      1.89%      2.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect         6770      4.78%      6.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect          497      0.35%      7.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond       110852     78.21%     85.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond        18560     13.09%     98.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     98.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond         1946      1.37%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total       141741                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch          108      0.65%      0.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return           11      0.07%      0.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect          274      1.66%      2.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect          175      1.06%      3.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond        15322     92.60%     96.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond          308      1.86%     97.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     97.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond          348      2.10%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total        16546                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch           42      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return        34315      5.13%      5.14% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect        33942      5.08%     10.22% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect          377      0.06%     10.28% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond       495016     74.07%     84.35% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond        78385     11.73%     96.08% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     96.08% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond        26203      3.92%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total       668280                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch           42      0.28%      0.28% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      0.28% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect          160      1.06%      1.34% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect          157      1.04%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond        14290     94.46%     96.83% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond          166      1.10%     97.93% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.93% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond          313      2.07%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total        15128                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget       368016     45.43%     45.43% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB       378102     46.68%     92.11% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS        36990      4.57%     96.68% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect        26913      3.32%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total       810021                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch         9116     60.47%     60.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return         5913     39.23%     99.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect           11      0.07%     99.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect           34      0.23%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total        15074                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted           606343                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken       242655                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect            16546                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           774                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted        10041                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted         6505                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups              810021                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                9399                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                 536508                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.662338                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted           1305                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups          29023                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             26913                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            2110                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch          475      0.06%      0.06% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return        36998      4.57%      4.63% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect        40712      5.03%      9.65% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect          874      0.11%      9.76% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond       605868     74.80%     84.56% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond        96945     11.97%     96.52% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     96.52% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond        28149      3.48%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total       810021                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch          109      0.04%      0.04% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return        36991     13.52%     13.56% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          366      0.13%     13.70% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect          868      0.32%     14.02% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond       206629     75.55%     89.56% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond          401      0.15%     89.71% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     89.71% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond        28149     10.29%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total       273513                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect          274      2.92%      2.92% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      2.92% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond         8817     93.81%     96.72% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond          308      3.28%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total         9399                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect          274      2.92%      2.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond         8817     93.81%     96.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond          308      3.28%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total         9399                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups        29023                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits        26913                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses         2110                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords          523                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords        29546                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes               44269                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                 44265                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes              9950                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                 34315                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct              34315                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.commitSquashedInsts        1212763                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            117                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            16216                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      4309814                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.394950                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     3.085682                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        1932630     44.84%     44.84% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         721474     16.74%     61.58% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         185281      4.30%     65.88% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         301962      7.01%     72.89% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         122851      2.85%     75.74% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5          89606      2.08%     77.82% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          69904      1.62%     79.44% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         123838      2.87%     82.31% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         762268     17.69%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      4309814                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                34319                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        33776      0.33%      0.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      5965534     57.80%     58.12% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult         4123      0.04%     58.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        34686      0.34%     58.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       777828      7.54%     66.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     66.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt          208      0.00%     66.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         6392      0.06%     66.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu       310613      3.01%     69.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            6      0.00%     69.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        12964      0.13%     69.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        65105      0.63%     69.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift          399      0.00%     69.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       349405      3.39%     73.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt        95359      0.92%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     74.40% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       319220      3.09%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      1029072      9.97%     87.46% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       461950      4.48%     91.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead       669580      6.49%     98.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       163042      1.58%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     10321790                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       762268                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numInsts             5880785                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              10321790                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP       5880785                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP        10321790                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 0.785219                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 1.273530                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs           2323644                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts           3112437                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts          8059966                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts         1698652                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts         624992                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass        33776      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      5965534     57.80%     58.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult         4123      0.04%     58.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv        34686      0.34%     58.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd       777828      7.54%     66.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     66.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt          208      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd         6392      0.06%     66.10% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.10% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu       310613      3.01%     69.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            6      0.00%     69.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt        12964      0.13%     69.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc        65105      0.63%     69.86% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift          399      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd       349405      3.39%     73.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt        95359      0.92%     74.18% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     74.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult       319220      3.09%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead      1029072      9.97%     87.46% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite       461950      4.48%     91.93% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead       669580      6.49%     98.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite       163042      1.58%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     10321790                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl       668280                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl       607343                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl        60895                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl       495016                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       173222                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall        34319                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn        34315                       # Class of control type instructions committed (Count)
system.cpu1.decode.idleCycles                  727533                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              2067906                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  1320671                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               340448                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 16958                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              363982                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  646                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              11753734                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 3225                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts           11079206                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches          703626                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts        1860716                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts        659807                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           2.399288                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads       3567603                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites      3249226                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads       3870614                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites      2908840                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads     11285160                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites      6285802                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs          2520523                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads      4246396                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites          117                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches            442005                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      3741707                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                  35186                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 726                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         2374                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles        43537                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                   595704                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 3458                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           4473516                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.698188                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.495663                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 2609541     58.33%     58.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                   79840      1.78%     60.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                   98971      2.21%     62.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                   99871      2.23%     64.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                   93318      2.09%     66.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  135093      3.02%     69.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  154800      3.46%     73.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  101201      2.26%     75.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1100881     24.61%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             4473516                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts              6906731                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            1.495706                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches            810021                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.175416                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles       667579                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    16958                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    903147                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                   36869                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              11540425                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                 579                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 1860484                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 693425                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  123                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    10740                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                   21754                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           317                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect          7183                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        11204                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               18387                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                11002589                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               10996246                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                  8212512                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 14126108                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.381323                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.581371                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                     371297                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 161832                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 151                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                317                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 68433                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads               65661                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  1098                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           1698652                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             6.183520                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           24.046414                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1625291     95.68%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               20966      1.23%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               11749      0.69%     97.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                3414      0.20%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                7676      0.45%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 837      0.05%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                 249      0.01%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                 220      0.01%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                 254      0.01%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 416      0.02%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               943      0.06%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119              1610      0.09%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129              3471      0.20%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139              4803      0.28%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149              3006      0.18%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              3105      0.18%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              3343      0.20%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              1517      0.09%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               998      0.06%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               877      0.05%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               555      0.03%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               345      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               316      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               292      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               285      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               191      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269               212      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               156      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               126      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               118      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            1311      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1907                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             1698652                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                1858034                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 659815                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3022                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      446                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 596043                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      890                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 16958                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  816904                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                1219367                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          5952                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  1560474                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles               853861                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              11654995                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                 9340                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                613360                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                 37502                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                159100                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents            194                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           19342569                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   35913045                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                12386072                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  3964510                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             16736791                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 2605778                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    176                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                151                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  1406990                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        15075833                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       23233015                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                 5880785                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  10321790                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu10.numCycles                         700102                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             1.537807                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             0.650277                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                        880939                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                      2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                       845032                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                  345                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined             124886                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined          209201                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                 2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples            550609                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             1.534722                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            2.441063                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                  359804     65.35%     65.35% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                   18401      3.34%     68.69% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                   21300      3.87%     72.56% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                   27602      5.01%     77.57% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                   32399      5.88%     83.45% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                   31778      5.77%     89.23% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                   22054      4.01%     93.23% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                   17753      3.22%     96.46% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                   19518      3.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total              550609                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  3923     73.75%     73.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                   35      0.66%     74.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     74.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                   21      0.39%     74.81% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   4      0.08%     74.88% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     74.88% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     74.88% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0      0.00%     74.88% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                 11      0.21%     75.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     75.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     75.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     75.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               1      0.02%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0      0.00%     75.11% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                  932     17.52%     92.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                 331      6.22%     98.85% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead              30      0.56%     99.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite             31      0.58%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass         6556      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu       517950     61.29%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           24      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv         1589      0.19%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd        57979      6.86%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd          625      0.07%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu        15058      1.78%     70.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            6      0.00%     70.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt         1535      0.18%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc         5401      0.64%     71.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     71.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     71.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift          399      0.05%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd        34405      4.07%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt         5463      0.65%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            5      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult        20045      2.37%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead        96767     11.45%     90.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite        26549      3.14%     93.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead        48732      5.77%     99.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite         5944      0.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total       845032                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       1.207013                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                              5319                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.006294                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads                1790807                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites                758863                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses        607214                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                  455530                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                 247141                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses         225285                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                    615979                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                     227816                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                    5849                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.timesIdled                           958                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                        149493                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.MemDepUnit__0.insertedLoads       146406                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores        34608                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads        11972                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores          609                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch          381      0.69%      0.69% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return         3212      5.80%      6.49% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect         3409      6.16%     12.65% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect          347      0.63%     13.28% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond        42298     76.44%     89.72% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond         3141      5.68%     95.40% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0      0.00%     95.40% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond         2548      4.60%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total        55336                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch          358      2.13%      2.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return          759      4.52%      6.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect         1042      6.20%     12.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect          257      1.53%     14.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond        12626     75.19%     89.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond         1015      6.04%     95.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0      0.00%     95.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond          736      4.38%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total        16793                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch           78      2.52%      2.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            3      0.10%      2.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect          231      7.45%     10.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect           93      3.00%     13.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond         2237     72.18%     85.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond          261      8.42%     93.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0      0.00%     93.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond          196      6.32%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total         3099                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch           23      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return         2453      6.36%      6.42% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect         2367      6.14%     12.57% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect           90      0.23%     12.80% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond        29672     76.98%     89.78% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond         2126      5.52%     95.30% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0      0.00%     95.30% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond         1812      4.70%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total        38543                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch           23      0.92%      0.92% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0      0.00%      0.92% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect          125      4.98%      5.90% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect           88      3.51%      9.41% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond         1980     78.95%     88.36% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond          124      4.94%     93.30% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.30% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond          168      6.70%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total         2508                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget        28810     52.06%     52.06% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB        21524     38.90%     90.96% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS         3208      5.80%     96.76% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect         1794      3.24%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total        55336                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch         2172     75.29%     75.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return          697     24.16%     99.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            3      0.10%     99.55% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect           13      0.45%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total         2885                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted           42679                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken        16688                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect            3099                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss          652                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted         2379                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted          720                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups              55336                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates               2009                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                 28476                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.514602                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted          1092                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups          2895                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits             1794                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses           1101                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch          381      0.69%      0.69% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return         3212      5.80%      6.49% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect         3409      6.16%     12.65% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect          347      0.63%     13.28% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond        42298     76.44%     89.72% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond         3141      5.68%     95.40% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0      0.00%     95.40% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond         2548      4.60%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total        55336                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch           90      0.34%      0.34% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return         3209     11.95%     12.28% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect          314      1.17%     13.45% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect          345      1.28%     14.74% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond        20017     74.52%     89.26% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond          337      1.25%     90.51% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0      0.00%     90.51% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond         2548      9.49%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total        26860                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect          231     11.50%     11.50% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0      0.00%     11.50% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond         1517     75.51%     87.01% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond          261     12.99%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total         2009                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect          231     11.50%     11.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond         1517     75.51%     87.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond          261     12.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total         2009                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups         2895                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits         1794                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses         1101                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords          289                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords         3184                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.ras.pushes               4515                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops                 4511                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes             2058                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used                 2453                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct              2453                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.commit.commitSquashedInsts        122956                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.branchMispredicts            2923                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples       532527                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     1.419750                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     2.742639                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0        381367     71.61%     71.61% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1         31765      5.96%     77.58% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2         14899      2.80%     80.38% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3         12950      2.43%     82.81% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4          6829      1.28%     84.09% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5         11735      2.20%     86.30% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6          5392      1.01%     87.31% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7          3421      0.64%     87.95% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8         64169     12.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total       532527                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls                2457                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass         4395      0.58%      0.58% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu       458796     60.68%     61.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           17      0.00%     61.27% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv         1433      0.19%     61.46% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd        55512      7.34%     68.80% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd          486      0.06%     68.86% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.86% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu        13610      1.80%     70.66% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            6      0.00%     70.66% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt         1080      0.14%     70.81% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc         5141      0.68%     71.49% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift          149      0.02%     71.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd        34198      4.52%     76.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt         5274      0.70%     76.73% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            4      0.00%     76.73% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.73% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult        19912      2.63%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead        82490     10.91%     90.27% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite        22400      2.96%     93.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead        45493      6.02%     99.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite         5659      0.75%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total       756055                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples        64169                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commitStats0.numInsts             455260                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps               756055                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP       455260                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP         756055                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                1.537807                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                0.650277                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs           156042                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts           217049                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts          589727                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts         127983                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts         28059                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass         4395      0.58%      0.58% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu       458796     60.68%     61.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult           17      0.00%     61.27% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv         1433      0.19%     61.46% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd        55512      7.34%     68.80% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd          486      0.06%     68.86% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.86% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu        13610      1.80%     70.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            6      0.00%     70.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt         1080      0.14%     70.81% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc         5141      0.68%     71.49% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift          149      0.02%     71.51% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd        34198      4.52%     76.03% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt         5274      0.70%     76.73% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            4      0.00%     76.73% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.73% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult        19912      2.63%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead        82490     10.91%     90.27% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite        22400      2.96%     93.23% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead        45493      6.02%     99.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite         5659      0.75%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total       756055                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl        38543                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl        34165                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl         4355                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl        29672                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl         8848                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall         2457                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn         2453                       # Class of control type instructions committed (Count)
system.cpu10.decode.idleCycles                 148764                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles              266463                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                  123660                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles                8490                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                 3232                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved              20764                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                 515                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts               912229                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                2555                       # Number of squashed instructions handled by decode (Count)
system.cpu10.executeStats0.numInsts            839183                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches          43382                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts        144291                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts        32036                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate          1.198658                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numCCRegReads       231983                       # Number of times the CC registers were read (Count)
system.cpu10.executeStats0.numCCRegWrites       230352                       # Number of times the CC registers were written (Count)
system.cpu10.executeStats0.numFpRegReads       287319                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites       213210                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntRegReads       827934                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites       511444                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs          176327                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads       311908                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.predictedBranches            26526                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                      354881                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                  7470                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                790                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles         3305                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles        68908                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                   57351                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                1236                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples           550609                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            1.715493                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           3.101127                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                 409642     74.40%     74.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                   4791      0.87%     75.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                   3771      0.68%     75.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                   8859      1.61%     77.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                   5649      1.03%     78.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                  10713      1.95%     80.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                   8825      1.60%     82.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                  10327      1.88%     84.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                  88032     15.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total             550609                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetchStats0.numInsts              557407                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           0.796180                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches            55336                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.079040                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.icacheStallCycles       118990                       # ICache total stall cycles (Cycle)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                    3232                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                   146471                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                  11498                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts               880941                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                289                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                 146406                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                 34608                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                   2                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                     831                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                  10281                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents          186                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          826                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect         2588                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts               3414                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                 834492                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount                832499                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                  649037                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                 1032123                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      1.189111                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.628837                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                     20732                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                 18423                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                 49                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation               186                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                 6549                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                917                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                  724                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples           127983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           21.584789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         106.827242                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9               121774     95.15%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19                456      0.36%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                 15      0.01%     95.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 14      0.01%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49                 34      0.03%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                113      0.09%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                118      0.09%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                 38      0.03%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                 26      0.02%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                 17      0.01%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109               21      0.02%     95.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119               18      0.01%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129               13      0.01%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139               38      0.03%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149              108      0.08%     95.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159              120      0.09%     96.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169              130      0.10%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179              159      0.12%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189              150      0.12%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199              154      0.12%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209              156      0.12%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219              165      0.13%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229              156      0.12%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239              155      0.12%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249               88      0.07%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259              138      0.11%     97.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269              126      0.10%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279              134      0.10%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289               95      0.07%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299              117      0.09%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows           3137      2.45%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           2391                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total             127983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses                142325                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                 32039                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    1034                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     203                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                 57699                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                     808                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                 3232                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                 152914                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles                195420                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles         3808                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                  126998                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles               68237                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts               900317                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents                1079                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents                10825                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                 2164                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents                53706                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands           1457841                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                   2649749                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups                 922217                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                  303465                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps             1220376                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                 237465                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                    42                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                23                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                   39157                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                        1345393                       # The number of ROB reads (Count)
system.cpu10.rob.writes                       1776171                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                 455260                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                   756055                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu10.workload.numSyscalls                  40                       # Number of system calls (Count)
system.cpu11.numCycles                         532618                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                             4.540996                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             0.220216                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                        279680                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                     10                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                       257260                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                  213                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined              74999                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined          137654                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                 1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples            384955                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.668286                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.701193                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                  317932     82.59%     82.59% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                   11539      3.00%     85.59% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                   10072      2.62%     88.20% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                   10267      2.67%     90.87% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                    9970      2.59%     93.46% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                    8958      2.33%     95.79% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                    7432      1.93%     97.72% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                    4766      1.24%     98.96% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                    4019      1.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total              384955                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  2662     58.54%     58.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                   14      0.31%     58.85% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     58.85% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                   15      0.33%     59.18% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   1      0.02%     59.20% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     59.20% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     59.20% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0      0.00%     59.20% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  7      0.15%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0      0.00%     59.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                 1541     33.89%     93.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                 269      5.92%     99.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead              20      0.44%     99.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite             18      0.40%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass         2025      0.79%      0.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu       180127     70.02%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           21      0.01%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv         1290      0.50%     71.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd         5707      2.22%     73.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     73.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt           16      0.01%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd          363      0.14%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu         2332      0.91%     74.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     74.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt          884      0.34%     74.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc         1322      0.51%     75.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     75.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift          211      0.08%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd         1026      0.40%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt          579      0.23%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult         1026      0.40%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead        40256     15.65%     92.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite        13877      5.39%     97.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead         4048      1.57%     99.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite         2150      0.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total       257260                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.483010                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                              4547                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.017675                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads                 864460                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites                329199                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses        230596                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                   39775                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                  25574                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses          19410                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                    239866                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                      19916                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                    2938                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.timesIdled                           841                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                        147663                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.MemDepUnit__0.insertedLoads        44610                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores        17651                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads         6204                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores         1557                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch          154      0.55%      0.55% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return         1046      3.71%      4.26% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect         1226      4.35%      8.61% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect          229      0.81%      9.42% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond        23484     83.32%     92.73% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond         1433      5.08%     97.82% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0      0.00%     97.82% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond          615      2.18%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total        28187                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch          142      1.32%      1.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return          426      3.95%      5.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect          666      6.18%     11.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect          165      1.53%     12.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond         8284     76.88%     89.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond          666      6.18%     96.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0      0.00%     96.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond          426      3.95%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total        10775                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch           42      2.14%      2.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            1      0.05%      2.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect          201     10.25%     12.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect           65      3.31%     15.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond         1305     66.55%     82.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond          217     11.07%     93.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0      0.00%     93.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond          130      6.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total         1961                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch           12      0.07%      0.07% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return          620      3.56%      3.63% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect          560      3.22%      6.85% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect           64      0.37%      7.21% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond        15200     87.30%     94.51% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond          767      4.41%     98.91% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0      0.00%     98.91% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond          189      1.09%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total        17412                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch           12      0.76%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0      0.00%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect          122      7.75%      8.51% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect           63      4.00%     12.52% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond         1160     73.70%     86.21% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond          108      6.86%     93.07% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.07% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond          109      6.93%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total         1574                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget        16280     57.76%     57.76% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB        10751     38.14%     95.90% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS         1040      3.69%     99.59% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect          116      0.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total        28187                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch         1526     83.80%     83.80% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return          288     15.82%     99.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            1      0.05%     99.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect            6      0.33%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total         1821                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted           23638                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken         9659                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect            1961                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss          567                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted         1658                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted          303                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups              28187                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates               1420                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                 14130                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.501295                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted           940                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups           844                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits              116                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            728                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch          154      0.55%      0.55% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return         1046      3.71%      4.26% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect         1226      4.35%      8.61% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect          229      0.81%      9.42% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond        23484     83.32%     92.73% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond         1433      5.08%     97.82% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0      0.00%     97.82% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond          615      2.18%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total        28187                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch           53      0.38%      0.38% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return         1043      7.42%      7.80% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect          256      1.82%      9.62% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect          227      1.61%     11.23% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond        11578     82.36%     93.60% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond          285      2.03%     95.62% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0      0.00%     95.62% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond          615      4.38%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total        14057                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect          201     14.15%     14.15% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0      0.00%     14.15% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond         1002     70.56%     84.72% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond          217     15.28%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total         1420                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect          201     14.15%     14.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond         1002     70.56%     84.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond          217     15.28%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total         1420                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups          844                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits          116                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses          728                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords          195                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords         1039                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.ras.pushes               1881                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops                 1877                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes             1257                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used                  620                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct               620                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.commit.commitSquashedInsts         74068                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls             9                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts            1639                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples       374207                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.546999                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.763429                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0        326962     87.37%     87.37% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1         11258      3.01%     90.38% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2          6185      1.65%     92.04% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3          7439      1.99%     94.02% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4          2527      0.68%     94.70% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5          1876      0.50%     95.20% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6          1118      0.30%     95.50% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7          2186      0.58%     96.08% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8         14656      3.92%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total       374207                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls                 624                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass          812      0.40%      0.40% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu       143811     70.26%     70.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           14      0.01%     70.66% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv         1170      0.57%     71.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd         5456      2.67%     73.90% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt           16      0.01%     73.91% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd          286      0.14%     74.05% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu         1869      0.91%     74.96% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     74.96% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt          630      0.31%     75.27% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc         1204      0.59%     75.85% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift           75      0.04%     75.89% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd         1024      0.50%     76.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt          576      0.28%     76.67% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.67% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.67% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult         1024      0.50%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead        30607     14.95%     92.13% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite        10841      5.30%     97.42% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total       204691                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples        14656                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commitStats0.numInsts             117291                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps               204691                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP       117291                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP         204691                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                4.540996                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                0.220216                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs            46724                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts            17576                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts          191902                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts          33947                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts         12777                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass          812      0.40%      0.40% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu       143811     70.26%     70.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult           14      0.01%     70.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv         1170      0.57%     71.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd         5456      2.67%     73.90% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt           16      0.01%     73.91% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd          286      0.14%     74.05% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu         1869      0.91%     74.96% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     74.96% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt          630      0.31%     75.27% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc         1204      0.59%     75.85% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift           75      0.04%     75.89% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd         1024      0.50%     76.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt          576      0.28%     76.67% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.67% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.67% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult         1024      0.50%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead        30607     14.95%     92.13% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite        10841      5.30%     97.42% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total       204691                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl        17412                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl        16527                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl          873                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl        15200                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl         2200                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall          624                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn          620                       # Class of control type instructions committed (Count)
system.cpu11.decode.idleCycles                 105783                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles              235050                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                   36080                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles                6229                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                 1813                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved              10351                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                 436                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts               296519                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                2230                       # Number of squashed instructions handled by decode (Count)
system.cpu11.executeStats0.numInsts            254322                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches          20246                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts         43599                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts        15742                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate          0.477494                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numCCRegReads       113416                       # Number of times the CC registers were read (Count)
system.cpu11.executeStats0.numCCRegWrites        89737                       # Number of times the CC registers were written (Count)
system.cpu11.executeStats0.numFpRegReads        19934                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites        16850                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntRegReads       303468                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites       182098                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs           59341                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads       103953                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numMiscRegWrites            9                       # Number of times the Misc registers were written (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.predictedBranches            11907                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                      243437                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                  4482                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                337                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles          829                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles        62050                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                   19447                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                 946                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples           384955                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.825543                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.307440                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                 336944     87.53%     87.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                   1529      0.40%     87.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                   1915      0.50%     88.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                   2324      0.60%     89.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                   3381      0.88%     89.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                   2692      0.70%     90.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                   4373      1.14%     91.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                   2132      0.55%     92.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                  29665      7.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total             384955                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetchStats0.numInsts              178535                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           0.335203                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches            28187                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.052922                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.icacheStallCycles        76061                       # ICache total stall cycles (Cycle)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                    1813                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                   136544                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                   7263                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts               279690                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                300                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                  44610                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                 17651                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  10                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                     698                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                   6237                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents           86                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect          341                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect         1577                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts               1918                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                 251255                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount                250006                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                  190534                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                  310198                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.469391                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.614233                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                      8019                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                 10663                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                 21                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                86                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                 4874                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                  702                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples            33947                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           70.122308                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         199.285785                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9                28735     84.65%     84.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19                 12      0.04%     84.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                 16      0.05%     84.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                  4      0.01%     84.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49                 22      0.06%     84.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                 28      0.08%     84.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                 66      0.19%     85.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                 75      0.22%     85.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                 29      0.09%     85.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                 21      0.06%     85.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109               21      0.06%     85.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119               15      0.04%     85.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129               14      0.04%     85.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139               26      0.08%     85.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149               23      0.07%     85.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159               73      0.22%     85.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169               59      0.17%     86.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179               90      0.27%     86.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189              122      0.36%     86.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199              150      0.44%     87.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209              178      0.52%     87.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219              151      0.44%     88.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229              146      0.43%     88.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239              123      0.36%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249              134      0.39%     89.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259              174      0.51%     89.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269              134      0.39%     90.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279              100      0.29%     90.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289               94      0.28%     90.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299               65      0.19%     91.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows           3047      8.98%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           2574                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total              33947                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses                 41647                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                 15745                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                     911                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                     175                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                 19568                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                     450                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                 1813                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                 108629                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles                169442                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles         3769                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                   38883                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles               62419                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts               290067                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents                 512                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents                 9063                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                 2458                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents                50160                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands            523998                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                    976978                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups                 365082                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                   25057                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps              377247                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                 146751                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                    49                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                32                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                   29301                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                         636997                       # The number of ROB reads (Count)
system.cpu11.rob.writes                        568313                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                 117291                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                   204691                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.workload.numSyscalls                  30                       # Number of system calls (Count)
system.cpu12.numCycles                         511177                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             4.356523                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             0.229541                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                        279371                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                     10                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                       257322                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                  214                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined              74599                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined          135741                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                 1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples            379082                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.678803                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.715133                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                  312398     82.41%     82.41% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                   11255      2.97%     85.38% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                    9954      2.63%     88.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                   10210      2.69%     90.70% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                   10031      2.65%     93.34% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                    8900      2.35%     95.69% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                    7489      1.98%     97.67% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                    4789      1.26%     98.93% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                    4056      1.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total              379082                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                  2664     58.46%     58.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     58.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     58.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%     58.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     58.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%     58.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     58.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     58.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     58.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     58.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     58.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%     58.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     58.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                   15      0.33%     58.79% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     58.79% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                   17      0.37%     59.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   1      0.02%     59.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     59.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     59.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0      0.00%     59.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                 11      0.24%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0      0.00%     59.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                 1541     33.82%     93.24% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                 268      5.88%     99.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead              21      0.46%     99.58% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite             19      0.42%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass         2014      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu       180128     70.00%     70.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           20      0.01%     70.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv         1305      0.51%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd         5702      2.22%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt           16      0.01%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd          373      0.14%     73.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu         2362      0.92%     74.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     74.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt          914      0.36%     74.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc         1328      0.52%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift          208      0.08%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd         1026      0.40%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt          578      0.22%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult         1025      0.40%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead        40201     15.62%     92.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite        13923      5.41%     97.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead         4052      1.57%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite         2147      0.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total       257322                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.503391                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                              4557                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.017709                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads                 858567                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites                328540                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses        230639                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                   39930                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                  25522                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses          19499                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                    239869                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                      19996                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                    2956                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.timesIdled                           796                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                        132095                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.MemDepUnit__0.insertedLoads        44548                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores        17687                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads         6189                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores         1539                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch          168      0.60%      0.60% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return         1039      3.70%      4.30% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect         1228      4.37%      8.67% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect          231      0.82%      9.49% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond        23394     83.29%     92.78% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond         1420      5.06%     97.83% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0      0.00%     97.83% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond          609      2.17%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total        28089                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch          156      1.46%      1.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return          419      3.93%      5.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect          668      6.26%     11.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect          167      1.57%     13.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond         8186     76.74%     89.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond          653      6.12%     96.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0      0.00%     96.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond          418      3.92%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total        10667                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch           41      2.08%      2.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            1      0.05%      2.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect          202     10.25%     12.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect           66      3.35%     15.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond         1316     66.80%     82.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond          215     10.91%     93.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0      0.00%     93.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond          129      6.55%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total         1970                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch           12      0.07%      0.07% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return          620      3.56%      3.63% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect          560      3.21%      6.84% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect           64      0.37%      7.21% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond        15208     87.29%     94.50% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond          767      4.40%     98.90% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0      0.00%     98.90% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond          191      1.10%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total        17422                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch           12      0.76%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0      0.00%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect          120      7.60%      8.37% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect           63      3.99%     12.36% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond         1164     73.76%     86.12% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond          108      6.84%     92.97% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.97% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond          111      7.03%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total         1578                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget        16119     57.39%     57.39% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB        10824     38.53%     95.92% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS         1033      3.68%     99.60% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect          113      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total        28089                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch         1535     83.65%     83.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return          294     16.02%     99.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            1      0.05%     99.73% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect            5      0.27%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total         1835                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted           23562                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken         9716                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect            1970                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss          564                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted         1660                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted          310                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups              28089                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates               1423                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                 14192                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.505251                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted           939                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups           840                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits              113                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            727                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch          168      0.60%      0.60% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return         1039      3.70%      4.30% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect         1228      4.37%      8.67% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect          231      0.82%      9.49% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond        23394     83.29%     92.78% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond         1420      5.06%     97.83% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0      0.00%     97.83% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond          609      2.17%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total        28089                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch           46      0.33%      0.33% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return         1036      7.45%      7.79% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect          254      1.83%      9.61% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect          229      1.65%     11.26% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond        11449     82.38%     93.65% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond          274      1.97%     95.62% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0      0.00%     95.62% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond          609      4.38%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total        13897                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect          202     14.20%     14.20% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0      0.00%     14.20% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond         1006     70.70%     84.89% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond          215     15.11%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total         1423                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect          202     14.20%     14.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond         1006     70.70%     84.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond          215     15.11%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total         1423                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups          840                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits          113                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses          727                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords          195                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords         1035                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.ras.pushes               1878                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops                 1874                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes             1254                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used                  620                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct               620                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.commit.commitSquashedInsts         73467                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls             9                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts            1638                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples       368379                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.555900                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.777053                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0        321181     87.19%     87.19% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1         11195      3.04%     90.23% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2          6228      1.69%     91.92% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3          7403      2.01%     93.93% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4          2488      0.68%     94.60% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5          1887      0.51%     95.11% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6          1118      0.30%     95.42% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7          2205      0.60%     96.02% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8         14674      3.98%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total       368379                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls                 624                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass          815      0.40%      0.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu       143889     70.26%     70.66% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           14      0.01%     70.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv         1170      0.57%     71.24% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd         5456      2.66%     73.90% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt           16      0.01%     73.91% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd          286      0.14%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu         1871      0.91%     74.97% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt          630      0.31%     75.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc         1204      0.59%     75.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift           81      0.04%     75.90% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd         1024      0.50%     76.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt          576      0.28%     76.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult         1024      0.50%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead        30609     14.95%     92.13% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite        10841      5.29%     97.42% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total       204782                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples        14674                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commitStats0.numInsts             117336                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps               204782                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP       117336                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP         204782                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                4.356523                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                0.229541                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs            46726                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts            17584                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts          191980                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts          33949                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts         12777                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass          815      0.40%      0.40% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu       143889     70.26%     70.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult           14      0.01%     70.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv         1170      0.57%     71.24% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd         5456      2.66%     73.90% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt           16      0.01%     73.91% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd          286      0.14%     74.05% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu         1871      0.91%     74.97% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt          630      0.31%     75.27% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc         1204      0.59%     75.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift           81      0.04%     75.90% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd         1024      0.50%     76.40% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt          576      0.28%     76.68% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.68% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.68% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult         1024      0.50%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead        30609     14.95%     92.13% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite        10841      5.29%     97.42% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total       204782                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl        17422                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl        16535                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl          875                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl        15208                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl         2202                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall          624                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn          620                       # Class of control type instructions committed (Count)
system.cpu12.decode.idleCycles                 101372                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles              233594                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                   36232                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles                6072                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                 1812                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved              10370                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                 433                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts               296137                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                2208                       # Number of squashed instructions handled by decode (Count)
system.cpu12.executeStats0.numInsts            254366                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches          20243                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts         43572                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts        15773                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate          0.497608                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numCCRegReads       113476                       # Number of times the CC registers were read (Count)
system.cpu12.executeStats0.numCCRegWrites        89803                       # Number of times the CC registers were written (Count)
system.cpu12.executeStats0.numFpRegReads        20122                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites        16939                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntRegReads       303889                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites       182156                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs           59345                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads       103924                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numMiscRegWrites            9                       # Number of times the Misc registers were written (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.predictedBranches            11970                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                      242918                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                  4474                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                536                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles          776                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles        57901                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                   19456                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                 959                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples           379082                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.836829                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.321239                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                 331178     87.36%     87.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                   1531      0.40%     87.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                   1886      0.50%     88.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                   2292      0.60%     88.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                   3385      0.89%     89.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                   2685      0.71%     90.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                   4389      1.16%     91.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                   2139      0.56%     92.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                  29597      7.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total             379082                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetchStats0.numInsts              178386                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           0.348971                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches            28089                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.054950                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.icacheStallCycles        74714                       # ICache total stall cycles (Cycle)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                    1812                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                   140662                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                   7360                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts               279381                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                298                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                  44548                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                 17687                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  10                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                     650                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                   6393                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents           84                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect          348                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect         1569                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts               1917                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                 251374                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount                250138                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                  190739                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                  310543                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.489337                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.614211                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                      8059                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                 10599                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                 26                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                84                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                 4910                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                  685                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples            33949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           64.477127                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         182.516049                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9                28819     84.89%     84.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19                  8      0.02%     84.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                  9      0.03%     84.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                 20      0.06%     85.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49                 15      0.04%     85.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59                 60      0.18%     85.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                 40      0.12%     85.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                 40      0.12%     85.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                 25      0.07%     85.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                 26      0.08%     85.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109               22      0.06%     85.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119               19      0.06%     85.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129               14      0.04%     85.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139               12      0.04%     85.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149               58      0.17%     85.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159               69      0.20%     86.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169               81      0.24%     86.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179              117      0.34%     86.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189              147      0.43%     87.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199              123      0.36%     87.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209              109      0.32%     87.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219              140      0.41%     88.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229              151      0.44%     88.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239              156      0.46%     89.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249              139      0.41%     89.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259              139      0.41%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269              125      0.37%     90.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279              120      0.35%     90.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289              142      0.42%     91.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299              134      0.39%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows           2870      8.45%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           2095                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total              33949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses                 41688                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                 15774                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                     904                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                     183                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                 19566                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                     428                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                 1812                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                 104197                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles                172932                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles         3957                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                   38894                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles               57290                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts               289822                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents                 518                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents                 8214                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents                 1687                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents                46164                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands            523473                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                    976417                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups                 365110                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                   25070                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps              377435                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                 146038                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                    51                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                32                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                   28704                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                         630641                       # The number of ROB reads (Count)
system.cpu12.rob.writes                        567246                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                 117336                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                   204782                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.workload.numSyscalls                  30                       # Number of system calls (Count)
system.cpu13.numCycles                        4862356                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                             0.826821                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             1.209452                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      11536058                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                    127                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     11105616                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                 1895                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined            1214389                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined         2697764                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                10                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples           4667976                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             2.379107                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            2.545021                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                 1779478     38.12%     38.12% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                  524544     11.24%     49.36% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                  472203     10.12%     59.47% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  385453      8.26%     67.73% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  434833      9.32%     77.05% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  349510      7.49%     84.53% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  303565      6.50%     91.04% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  175085      3.75%     94.79% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                  243305      5.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total             4667976                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                 56641     44.51%     44.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     44.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     44.51% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                1077      0.85%     45.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     45.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     45.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     45.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     45.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     45.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     45.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     45.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    3      0.00%     45.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     45.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                  171      0.13%     45.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     45.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                 1015      0.80%     46.29% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   5      0.00%     46.30% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     46.30% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     46.30% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0      0.00%     46.30% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                 58      0.05%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              3      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0      0.00%     46.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                40990     32.21%     78.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                9796      7.70%     86.25% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead           17299     13.59%     99.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite            193      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass        38654      0.35%      0.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu      6509590     58.62%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult         4161      0.04%     59.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv        37042      0.33%     59.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       788224      7.10%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt          230      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd         7102      0.06%     66.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu       317127      2.86%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            6      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt        14883      0.13%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc        67707      0.61%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift          796      0.01%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd       351759      3.17%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt        96055      0.86%     74.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv        22542      0.20%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult       320158      2.88%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead      1153190     10.38%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       497436      4.48%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead       714057      6.43%     98.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite       164897      1.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     11105616                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       2.283999                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                            127251                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.011458                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               20601452                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites               9474617                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses       7837460                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                 6406902                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                3276261                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses        3156784                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                   7980768                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                    3213445                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                   28878                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.timesIdled                          1283                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                        194380                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.MemDepUnit__0.insertedLoads      1859562                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores       693155                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads       522287                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores       160097                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch          483      0.06%      0.06% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return        36989      4.56%      4.62% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect        40705      5.02%      9.65% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect          893      0.11%      9.76% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond       606176     74.80%     84.56% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond        96984     11.97%     96.53% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0      0.00%     96.53% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond        28120      3.47%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total       810350                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch          441      0.31%      0.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return         2674      1.88%      2.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect         6763      4.76%      6.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect          516      0.36%      7.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond       111159     78.24%     85.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond        18599     13.09%     98.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0      0.00%     98.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond         1917      1.35%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total       142069                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch          111      0.67%      0.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return           11      0.07%      0.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect          273      1.65%      2.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect          177      1.07%      3.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond        15361     92.60%     96.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond          310      1.87%     97.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0      0.00%     97.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond          345      2.08%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total        16588                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch           42      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return        34315      5.13%      5.14% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect        33942      5.08%     10.22% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect          377      0.06%     10.28% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond       495016     74.07%     84.35% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond        78385     11.73%     96.08% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0      0.00%     96.08% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond        26203      3.92%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total       668280                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch           42      0.28%      0.28% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0      0.00%      0.28% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect          161      1.06%      1.34% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect          158      1.04%      2.39% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond        14286     94.45%     96.84% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond          164      1.08%     97.92% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.92% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond          314      2.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total        15125                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget       368238     45.44%     45.44% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB       378238     46.68%     92.12% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS        36981      4.56%     96.68% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect        26893      3.32%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total       810350                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch         9165     60.65%     60.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return         5900     39.04%     99.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect           11      0.07%     99.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect           35      0.23%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total        15111                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted          606659                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken       242766                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect           16588                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss          778                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted        10095                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted         6493                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups             810350                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates               9451                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                536695                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.662300                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted          1305                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups         29013                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits            26893                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses           2120                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch          483      0.06%      0.06% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return        36989      4.56%      4.62% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect        40705      5.02%      9.65% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect          893      0.11%      9.76% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond       606176     74.80%     84.56% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond        96984     11.97%     96.53% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0      0.00%     96.53% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond        28120      3.47%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total       810350                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch          113      0.04%      0.04% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return        36982     13.51%     13.56% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect          373      0.14%     13.69% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect          887      0.32%     14.02% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond       206773     75.56%     89.58% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond          407      0.15%     89.72% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0      0.00%     89.72% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond        28120     10.28%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total       273655                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect          273      2.89%      2.89% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0      0.00%      2.89% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond         8868     93.83%     96.72% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond          310      3.28%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total         9451                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect          273      2.89%      2.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond         8868     93.83%     96.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond          310      3.28%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total         9451                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups        29013                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits        26893                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses         2120                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords          522                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords        29535                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.ras.pushes              44272                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops                44268                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes             9953                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used                34315                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct             34315                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.commit.commitSquashedInsts       1209214                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           117                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts           16269                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples      4504565                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     2.291407                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     3.057668                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0       2127891     47.24%     47.24% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1        721325     16.01%     63.25% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        184977      4.11%     67.36% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        302029      6.70%     74.06% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        122573      2.72%     76.78% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5         89474      1.99%     78.77% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6         69868      1.55%     80.32% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7        123870      2.75%     83.07% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        762558     16.93%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total      4504565                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls               34319                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass        33776      0.33%      0.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu      5965534     57.80%     58.12% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult         4123      0.04%     58.16% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv        34686      0.34%     58.50% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       777828      7.54%     66.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     66.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt          208      0.00%     66.04% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd         6392      0.06%     66.10% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.10% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu       310613      3.01%     69.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            6      0.00%     69.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt        12964      0.13%     69.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc        65105      0.63%     69.86% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift          399      0.00%     69.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd       349405      3.39%     73.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt        95359      0.92%     74.18% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     74.40% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult       319220      3.09%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead      1029072      9.97%     87.46% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       461950      4.48%     91.93% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead       669580      6.49%     98.42% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite       163042      1.58%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     10321790                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       762558                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commitStats0.numInsts            5880785                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps             10321790                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP      5880785                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP       10321790                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                0.826821                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                1.209452                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs          2323644                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts          3112437                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts         8059966                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts        1698652                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts        624992                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass        33776      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu      5965534     57.80%     58.12% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult         4123      0.04%     58.16% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv        34686      0.34%     58.50% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd       777828      7.54%     66.03% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     66.03% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt          208      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd         6392      0.06%     66.10% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.10% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu       310613      3.01%     69.11% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            6      0.00%     69.11% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt        12964      0.13%     69.23% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc        65105      0.63%     69.86% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift          399      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd       349405      3.39%     73.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt        95359      0.92%     74.18% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     74.40% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.40% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult       319220      3.09%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead      1029072      9.97%     87.46% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite       461950      4.48%     91.93% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead       669580      6.49%     98.42% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite       163042      1.58%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total     10321790                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl       668280                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl       607343                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl        60895                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl       495016                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl       173222                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall        34319                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn        34315                       # Class of control type instructions committed (Count)
system.cpu13.decode.idleCycles                 742962                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles             2246848                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                 1322907                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              338298                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                16961                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved             363928                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                 649                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             11749354                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                3218                       # Number of squashed instructions handled by decode (Count)
system.cpu13.executeStats0.numInsts          11076738                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches         703504                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts       1859924                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts       659900                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate          2.278060                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numCCRegReads      3566894                       # Number of times the CC registers were read (Count)
system.cpu13.executeStats0.numCCRegWrites      3249012                       # Number of times the CC registers were written (Count)
system.cpu13.executeStats0.numFpRegReads      3869290                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites      2907442                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntRegReads     11284499                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites      6285314                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs         2519824                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads      4245137                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numMiscRegWrites          117                       # Number of times the Misc registers were written (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.predictedBranches           442112                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                     3918165                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                 35196                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                598                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles         2453                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles        57055                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                  595592                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                3510                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples          4667976                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            2.585391                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           3.464016                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                2804153     60.07%     60.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                  79617      1.71%     61.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                  99302      2.13%     63.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                  99845      2.14%     66.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                  93422      2.00%     68.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                 135053      2.89%     70.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                 154750      3.32%     74.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                 101337      2.17%     76.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                1100497     23.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total            4667976                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetchStats0.numInsts             6905494                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           1.420195                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches           810350                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.166658                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.icacheStallCycles       672107                       # ICache total stall cycles (Cycle)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                   16961                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                  1021377                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                  42477                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             11536185                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                610                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                1859562                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                693155                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                 123                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                   10576                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                  27396                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents          314                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect         7162                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect        11285                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts              18447                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               11000634                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              10994244                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                 8210219                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                14119610                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      2.261094                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.581476                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                    371376                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                160910                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                133                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation               314                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                68163                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads              65497                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                 1036                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          1698652                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean            6.645871                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev          28.835854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              1624863     95.66%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19              20941      1.23%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29              11364      0.67%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39               2681      0.16%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49               1218      0.07%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59               7490      0.44%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69               1382      0.08%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                257      0.02%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                217      0.01%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                305      0.02%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109              444      0.03%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119              769      0.05%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129             1401      0.08%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139             3356      0.20%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149             4649      0.27%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159             3492      0.21%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169             3037      0.18%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179             3363      0.20%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189             1678      0.10%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199              770      0.05%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209              697      0.04%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219              389      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229              274      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239              210      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249              158      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259              194      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269              163      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279              160      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289              110      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299              157      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows           2463      0.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           2363                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            1698652                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               1857394                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                659909                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    2956                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                     405                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                595942                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                     843                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                16961                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 831064                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles               1360064                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles         7007                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 1561701                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles              891179                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             11650291                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents               10026                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents               613976                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents                36888                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents               198084                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.fullRegistersEvents           228                       # Number of times there has been no free registers (Count)
system.cpu13.rename.renamedOperands          19338093                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  35902386                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               12383564                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                 3960756                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            16736791                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                2601293                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                   178                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing               150                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 1396204                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       15267304                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      23225636                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                5880785                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 10321790                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu14.numCycles                         727028                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             1.596951                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             0.626193                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                        881127                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                      2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                       845070                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                  338                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined             125074                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined          210035                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                 2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples            567393                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             1.489391                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            2.418553                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                  376541     66.36%     66.36% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                   18509      3.26%     69.63% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                   21130      3.72%     73.35% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                   27737      4.89%     78.24% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                   32350      5.70%     83.94% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                   31796      5.60%     89.54% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                   22105      3.90%     93.44% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                   17720      3.12%     96.56% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                   19505      3.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total              567393                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  3872     73.13%     73.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                   36      0.68%     73.81% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     73.81% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                   26      0.49%     74.30% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   3      0.06%     74.35% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     74.35% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     74.35% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0      0.00%     74.35% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                 15      0.28%     74.64% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     74.64% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     74.64% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     74.64% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               1      0.02%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                  950     17.94%     92.60% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                 336      6.35%     98.94% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead              32      0.60%     99.55% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite             24      0.45%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass         6535      0.77%      0.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu       517896     61.28%     62.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           24      0.00%     62.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv         1604      0.19%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd        57965      6.86%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd          625      0.07%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu        15066      1.78%     70.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            6      0.00%     70.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt         1539      0.18%     71.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc         5399      0.64%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift          394      0.05%     71.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     71.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     71.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd        34405      4.07%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt         5463      0.65%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            5      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult        20045      2.37%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead        96776     11.45%     90.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite        26610      3.15%     93.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead        48787      5.77%     99.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite         5926      0.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total       845070                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       1.162362                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                              5295                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.006266                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads                1807580                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites                759113                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses        607323                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                  455586                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                 247263                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses         225288                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                    615987                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                     227843                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                    5754                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.timesIdled                           940                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                        159635                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.MemDepUnit__0.insertedLoads       146452                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores        34670                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads        11945                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores          616                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch          364      0.66%      0.66% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return         3221      5.82%      6.48% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect         3428      6.20%     12.68% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect          338      0.61%     13.29% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond        42294     76.45%     89.74% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond         3130      5.66%     95.39% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0      0.00%     95.39% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond         2549      4.61%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total        55324                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch          341      2.03%      2.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return          768      4.58%      6.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect         1061      6.32%     12.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect          248      1.48%     14.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond        12622     75.22%     89.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond         1004      5.98%     95.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0      0.00%     95.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond          737      4.39%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total        16781                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch           74      2.40%      2.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            6      0.19%      2.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect          231      7.50%     10.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect           94      3.05%     13.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond         2225     72.22%     85.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond          258      8.37%     93.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0      0.00%     93.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond          193      6.26%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total         3081                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch           23      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return         2453      6.36%      6.42% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect         2367      6.14%     12.57% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect           90      0.23%     12.80% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond        29672     76.98%     89.78% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond         2126      5.52%     95.30% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0      0.00%     95.30% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond         1812      4.70%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total        38543                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch           23      0.92%      0.92% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0      0.00%      0.92% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect          128      5.10%      6.02% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect           88      3.51%      9.52% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond         1979     78.84%     88.37% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond          126      5.02%     93.39% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.39% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond          166      6.61%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total         2510                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget        28848     52.14%     52.14% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB        21471     38.81%     90.95% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS         3217      5.81%     96.77% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect         1788      3.23%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total        55324                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch         2162     75.28%     75.28% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return          690     24.03%     99.30% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            6      0.21%     99.51% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect           14      0.49%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total         2872                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted           42658                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken        16660                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect            3081                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss          646                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted         2368                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted          713                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups              55324                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates               2001                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                 28445                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.514153                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted          1088                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups          2887                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits             1788                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses           1099                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch          364      0.66%      0.66% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return         3221      5.82%      6.48% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect         3428      6.20%     12.68% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect          338      0.61%     13.29% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond        42294     76.45%     89.74% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond         3130      5.66%     95.39% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0      0.00%     95.39% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond         2549      4.61%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total        55324                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch           82      0.31%      0.31% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return         3218     11.97%     12.28% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect          310      1.15%     13.43% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect          336      1.25%     14.68% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond        20049     74.59%     89.27% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond          335      1.25%     90.52% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0      0.00%     90.52% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond         2549      9.48%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total        26879                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect          231     11.54%     11.54% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0      0.00%     11.54% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond         1512     75.56%     87.11% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond          258     12.89%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total         2001                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect          231     11.54%     11.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond         1512     75.56%     87.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond          258     12.89%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total         2001                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups         2887                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits         1788                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses         1099                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords          287                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords         3174                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.ras.pushes               4534                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops                 4530                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes             2077                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used                 2453                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct              2453                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.commit.commitSquashedInsts        123212                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.branchMispredicts            2889                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples       549315                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     1.376360                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     2.712456                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0        398321     72.51%     72.51% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1         31664      5.76%     78.28% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2         14872      2.71%     80.98% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3         12905      2.35%     83.33% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4          6825      1.24%     84.58% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5         11715      2.13%     86.71% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6          5319      0.97%     87.68% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7          3409      0.62%     88.30% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8         64285     11.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total       549315                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls                2457                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass         4395      0.58%      0.58% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu       458796     60.68%     61.26% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           17      0.00%     61.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv         1433      0.19%     61.46% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd        55512      7.34%     68.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd          486      0.06%     68.86% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.86% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu        13610      1.80%     70.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            6      0.00%     70.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt         1080      0.14%     70.81% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc         5141      0.68%     71.49% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift          149      0.02%     71.51% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd        34198      4.52%     76.03% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt         5274      0.70%     76.73% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            4      0.00%     76.73% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.73% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult        19912      2.63%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead        82490     10.91%     90.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite        22400      2.96%     93.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead        45493      6.02%     99.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite         5659      0.75%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total       756055                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples        64285                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commitStats0.numInsts             455260                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps               756055                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP       455260                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP         756055                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                1.596951                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                0.626193                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs           156042                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts           217049                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts          589727                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts         127983                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts         28059                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass         4395      0.58%      0.58% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu       458796     60.68%     61.26% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult           17      0.00%     61.27% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv         1433      0.19%     61.46% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd        55512      7.34%     68.80% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd          486      0.06%     68.86% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.86% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu        13610      1.80%     70.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            6      0.00%     70.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt         1080      0.14%     70.81% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc         5141      0.68%     71.49% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift          149      0.02%     71.51% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd        34198      4.52%     76.03% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt         5274      0.70%     76.73% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            4      0.00%     76.73% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.73% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult        19912      2.63%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead        82490     10.91%     90.27% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite        22400      2.96%     93.23% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead        45493      6.02%     99.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite         5659      0.75%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total       756055                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl        38543                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl        34165                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl         4355                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl        29672                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl         8848                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall         2457                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn         2453                       # Class of control type instructions committed (Count)
system.cpu14.decode.idleCycles                 157922                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles              274190                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                  123614                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles                8475                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                 3192                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved              20721                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                 510                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts               912244                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                2534                       # Number of squashed instructions handled by decode (Count)
system.cpu14.executeStats0.numInsts            839316                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches          43372                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts        144375                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts        32093                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate          1.154448                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numCCRegReads       231896                       # Number of times the CC registers were read (Count)
system.cpu14.executeStats0.numCCRegWrites       230164                       # Number of times the CC registers were written (Count)
system.cpu14.executeStats0.numFpRegReads       287311                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites       213231                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntRegReads       828318                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites       511547                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs          176468                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads       312041                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.predictedBranches            26476                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                      352255                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                  7384                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                527                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles         3598                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.icacheWaitRetryStallCycles        87162                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu14.fetch.cacheLines                   57299                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                1228                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples           567393                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            1.665005                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           3.068771                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                 426381     75.15%     75.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                   4777      0.84%     75.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                   3809      0.67%     76.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                   8844      1.56%     78.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                   5725      1.01%     79.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                  10702      1.89%     81.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                   8789      1.55%     82.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                  10287      1.81%     84.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                  88079     15.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total             567393                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetchStats0.numInsts              557409                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           0.766695                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches            55324                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.076096                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.icacheStallCycles       120159                       # ICache total stall cycles (Cycle)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                    3192                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                   145898                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                  12111                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts               881129                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                294                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                 146452                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                 34670                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                   2                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                     816                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                  10911                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents          181                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect          824                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect         2542                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts               3366                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                 834554                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount                832611                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                  649084                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                 1032364                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      1.145225                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.628736                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                     20920                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                 18469                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                 47                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation               181                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                 6611                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                917                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                  755                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples           127983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           25.364447                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         146.102175                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9               121796     95.17%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19                460      0.36%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 25      0.02%     95.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 20      0.02%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                 28      0.02%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                 19      0.01%     95.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                174      0.14%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                 69      0.05%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                 26      0.02%     95.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                 21      0.02%     95.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109               14      0.01%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119               26      0.02%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129               14      0.01%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139               16      0.01%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149               63      0.05%     95.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159              164      0.13%     96.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169              177      0.14%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179              200      0.16%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189              172      0.13%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199              164      0.13%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209              161      0.13%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219              165      0.13%     96.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229              128      0.10%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239               91      0.07%     97.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249               98      0.08%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259              114      0.09%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269               92      0.07%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279               94      0.07%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289               89      0.07%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299               60      0.05%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows           3243      2.53%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           6100                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total             127983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses                142374                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                 32096                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    1043                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                     178                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                 57628                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                     780                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                 3192                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                 162052                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles                194175                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles         3393                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                  126981                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles               77600                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts               900471                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents                1176                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents                10961                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents                 1966                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents                63277                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands           1457847                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                   2650436                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups                 922743                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                  303591                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps             1220376                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                 237471                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                    43                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                24                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                   39191                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                        1362321                       # The number of ROB reads (Count)
system.cpu14.rob.writes                       1776679                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                 455260                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                   756055                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.workload.numSyscalls                  40                       # Number of system calls (Count)
system.cpu15.numCycles                         553381                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                             4.718018                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                             0.211953                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                        279796                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                     10                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                       257738                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                  225                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined              75115                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined          136147                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                 1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples            403253                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.639147                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.670530                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                  336294     83.40%     83.40% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                   11408      2.83%     86.22% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                   10008      2.48%     88.71% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                   10258      2.54%     91.25% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                   10039      2.49%     93.74% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                    8990      2.23%     95.97% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                    7383      1.83%     97.80% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                    4848      1.20%     99.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                    4025      1.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total              403253                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  2667     58.36%     58.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                   14      0.31%     58.67% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     58.67% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                   21      0.46%     59.12% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   1      0.02%     59.15% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     59.15% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     59.15% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0      0.00%     59.15% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  6      0.13%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0      0.00%     59.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                 1547     33.85%     93.13% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                 268      5.86%     98.99% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead              24      0.53%     99.52% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite             22      0.48%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass         2052      0.80%      0.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu       180394     69.99%     70.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           21      0.01%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv         1305      0.51%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd         5696      2.21%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt           16      0.01%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd          368      0.14%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu         2332      0.90%     74.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     74.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt          900      0.35%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc         1329      0.52%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift          205      0.08%     75.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd         1026      0.40%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt          579      0.22%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult         1025      0.40%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead        40378     15.67%     92.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite        13871      5.38%     97.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead         4075      1.58%     99.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite         2166      0.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total       257738                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.465751                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                              4570                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.017731                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads                 883624                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites                329441                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses        230942                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                   39900                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                  25562                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses          19461                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                    240273                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                      19983                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                    2926                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.timesIdled                           816                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                        150128                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.MemDepUnit__0.insertedLoads        44646                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores        17610                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads         6186                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores         1540                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch          146      0.52%      0.52% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return         1062      3.76%      4.27% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect         1233      4.36%      8.64% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect          234      0.83%      9.46% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond        23522     83.21%     92.68% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond         1432      5.07%     97.74% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0      0.00%     97.74% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond          638      2.26%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total        28267                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch          134      1.23%      1.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return          442      4.07%      5.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect          673      6.20%     11.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect          170      1.57%     13.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond         8322     76.67%     89.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond          665      6.13%     95.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0      0.00%     95.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond          449      4.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total        10855                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch           39      1.97%      1.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            1      0.05%      2.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect          204     10.31%     12.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect           67      3.39%     15.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond         1323     66.85%     82.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond          214     10.81%     93.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0      0.00%     93.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond          131      6.62%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total         1979                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch           12      0.07%      0.07% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return          620      3.56%      3.63% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect          560      3.22%      6.85% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect           64      0.37%      7.21% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond        15200     87.30%     94.51% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond          767      4.41%     98.91% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0      0.00%     98.91% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond          189      1.09%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total        17412                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch           12      0.76%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0      0.00%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect          121      7.70%      8.47% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect           63      4.01%     12.48% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond         1158     73.71%     86.19% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond          108      6.87%     93.06% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.06% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond          109      6.94%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total         1571                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget        16325     57.75%     57.75% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB        10769     38.10%     95.85% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS         1056      3.74%     99.59% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect          117      0.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total        28267                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch         1541     83.57%     83.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return          296     16.05%     99.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            1      0.05%     99.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect            6      0.33%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total         1844                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted           23668                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken         9643                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect            1979                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss          561                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted         1668                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted          311                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups              28267                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates               1430                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                 14175                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.501468                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted           936                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups           872                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits              117                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            755                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch          146      0.52%      0.52% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return         1062      3.76%      4.27% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect         1233      4.36%      8.64% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect          234      0.83%      9.46% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond        23522     83.21%     92.68% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond         1432      5.07%     97.74% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0      0.00%     97.74% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond          638      2.26%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total        28267                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch           46      0.33%      0.33% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return         1060      7.52%      7.85% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect          260      1.85%      9.69% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect          232      1.65%     11.34% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond        11577     82.15%     93.49% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond          279      1.98%     95.47% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0      0.00%     95.47% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond          638      4.53%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total        14092                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect          204     14.27%     14.27% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0      0.00%     14.27% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond         1012     70.77%     85.03% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond          214     14.97%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total         1430                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect          204     14.27%     14.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond         1012     70.77%     85.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond          214     14.97%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total         1430                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups          872                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits          117                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses          755                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords          198                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords         1070                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.ras.pushes               1909                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops                 1905                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes             1285                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used                  620                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct               620                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.commit.commitSquashedInsts         74239                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls             9                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts            1662                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples       392388                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.521655                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.725573                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0        345128     87.96%     87.96% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1         11257      2.87%     90.82% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2          6199      1.58%     92.40% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3          7421      1.89%     94.30% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4          2550      0.65%     94.95% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5          1886      0.48%     95.43% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6          1123      0.29%     95.71% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7          2187      0.56%     96.27% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8         14637      3.73%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total       392388                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls                 624                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass          812      0.40%      0.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu       143811     70.26%     70.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           14      0.01%     70.66% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv         1170      0.57%     71.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd         5456      2.67%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt           16      0.01%     73.91% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd          286      0.14%     74.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu         1869      0.91%     74.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     74.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt          630      0.31%     75.27% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc         1204      0.59%     75.85% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift           75      0.04%     75.89% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd         1024      0.50%     76.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt          576      0.28%     76.67% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.67% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.67% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult         1024      0.50%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead        30607     14.95%     92.13% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite        10841      5.30%     97.42% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total       204691                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples        14637                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commitStats0.numInsts             117291                       # Number of instructions committed (thread level) (Count)
system.cpu15.commitStats0.numOps               204691                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP       117291                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP         204691                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                4.718018                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                0.211953                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs            46724                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts            17576                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts          191902                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts          33947                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts         12777                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass          812      0.40%      0.40% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu       143811     70.26%     70.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult           14      0.01%     70.66% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv         1170      0.57%     71.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd         5456      2.67%     73.90% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt           16      0.01%     73.91% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd          286      0.14%     74.05% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu         1869      0.91%     74.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0      0.00%     74.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt          630      0.31%     75.27% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc         1204      0.59%     75.85% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift           75      0.04%     75.89% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd         1024      0.50%     76.39% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.39% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.39% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt          576      0.28%     76.67% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.67% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.67% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult         1024      0.50%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead        30607     14.95%     92.13% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite        10841      5.30%     97.42% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total       204691                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedControl::IsControl        17412                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsDirectControl        16527                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsIndirectControl          873                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCondControl        15200                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsUncondControl         2200                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCall          624                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsReturn          620                       # Class of control type instructions committed (Count)
system.cpu15.decode.idleCycles                 106649                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles              252404                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                   36172                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles                6193                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                 1835                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved              10341                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                 435                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts               296768                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                2216                       # Number of squashed instructions handled by decode (Count)
system.cpu15.executeStats0.numInsts            254812                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches          20324                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts         43765                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts        15753                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate          0.460464                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numCCRegReads       113980                       # Number of times the CC registers were read (Count)
system.cpu15.executeStats0.numCCRegWrites        89982                       # Number of times the CC registers were written (Count)
system.cpu15.executeStats0.numFpRegReads        20024                       # Number of times the floating registers were read (Count)
system.cpu15.executeStats0.numFpRegWrites        16885                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numIntRegReads       304415                       # Number of times the integer registers were read (Count)
system.cpu15.executeStats0.numIntRegWrites       182330                       # Number of times the integer registers were written (Count)
system.cpu15.executeStats0.numMemRefs           59518                       # Number of memory refs (Count)
system.cpu15.executeStats0.numMiscRegReads       104226                       # Number of times the Misc registers were read (Count)
system.cpu15.executeStats0.numMiscRegWrites            9                       # Number of times the Misc registers were written (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.predictedBranches            11942                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                      246112                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                  4526                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                322                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles          871                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.icacheWaitRetryStallCycles        78040                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu15.fetch.cacheLines                   19518                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                 947                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples           403253                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.789604                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           2.262848                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                 355160     88.07%     88.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                   1529      0.38%     88.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                   1889      0.47%     88.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                   2321      0.58%     89.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                   3421      0.85%     90.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                   2697      0.67%     91.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                   4389      1.09%     92.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                   2139      0.53%     92.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                  29708      7.37%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total             403253                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetchStats0.numInsts              178840                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate           0.323177                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.numBranches            28267                       # Number of branches fetched (Count)
system.cpu15.fetchStats0.branchRate          0.051081                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.icacheStallCycles        75645                       # ICache total stall cycles (Cycle)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                    1835                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                   138673                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                  10159                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts               279806                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                302                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                  44646                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                 17610                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  10                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                     652                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                   9183                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents           84                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect          351                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect         1587                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts               1938                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                 251654                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount                250403                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                  190829                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                  310875                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.452497                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.613845                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                      8066                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                 10699                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                 23                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                84                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                 4833                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                  729                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples            33947                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           81.305358                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         260.782696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9                28814     84.88%     84.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19                 11      0.03%     84.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                  5      0.01%     84.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                  6      0.02%     84.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49                 16      0.05%     84.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                 13      0.04%     85.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                 64      0.19%     85.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                 73      0.22%     85.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                 13      0.04%     85.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                 17      0.05%     85.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109               14      0.04%     85.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119                8      0.02%     85.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129               12      0.04%     85.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139               16      0.05%     85.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149               25      0.07%     85.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159               74      0.22%     85.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169              102      0.30%     86.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179              113      0.33%     86.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189               97      0.29%     86.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199               96      0.28%     87.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209              114      0.34%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219              121      0.36%     87.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229              149      0.44%     88.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239              125      0.37%     88.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249              152      0.45%     89.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259              134      0.39%     89.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269              107      0.32%     89.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279               74      0.22%     90.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289               92      0.27%     90.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299              121      0.36%     90.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows           3169      9.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           4541                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total              33947                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses                 41739                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                 15756                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                     943                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                     175                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                 19644                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                     484                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                 1835                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 109485                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles                180390                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles         4255                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                   38934                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles               68354                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts               290289                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents                 536                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents                 9581                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                 2390                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents                56362                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands            524644                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                    978226                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups                 365615                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                   25049                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps              377247                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                 147397                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                    50                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                32                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                   29015                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                         655368                       # The number of ROB reads (Count)
system.cpu15.rob.writes                        568770                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                 117291                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                   204691                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.workload.numSyscalls                  30                       # Number of system calls (Count)
system.cpu2.numCycles                          594797                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              1.306500                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.765404                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                         878955                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                       2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                        843214                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   371                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined              122902                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined           206687                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                  2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples             466488                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              1.807579                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.558241                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                   276906     59.36%     59.36% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                    17853      3.83%     63.19% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                    20829      4.47%     67.65% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                    27536      5.90%     73.55% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                    32113      6.88%     80.44% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                    31722      6.80%     87.24% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                    22212      4.76%     92.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                    17775      3.81%     95.81% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    19542      4.19%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total               466488                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   3893     73.65%     73.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     73.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     73.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     73.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     73.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     73.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     73.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     73.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     73.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     73.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     73.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     73.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     73.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                    35      0.66%     74.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     74.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                    22      0.42%     74.73% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    4      0.08%     74.80% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     74.80% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     74.80% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     74.80% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                  13      0.25%     75.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     75.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     75.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     75.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                1      0.02%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     75.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   921     17.42%     92.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                  333      6.30%     98.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead               35      0.66%     99.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite              29      0.55%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass         6493      0.77%      0.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu       516699     61.28%     62.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           24      0.00%     62.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv         1591      0.19%     62.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd        57958      6.87%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd          615      0.07%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu        15049      1.78%     70.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            6      0.00%     70.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt         1515      0.18%     71.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc         5387      0.64%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift          386      0.05%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd        34405      4.08%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt         5464      0.65%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            5      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult        20046      2.38%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead        96311     11.42%     90.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        26556      3.15%     93.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead        48762      5.78%     99.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite         5942      0.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total        843214                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        1.417650                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                               5286                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.006269                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                 1703160                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                 755052                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses         605791                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                   455413                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                  246975                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses          225181                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                     614249                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                      227758                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                     5770                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                            908                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                         128309                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads        146154                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores        34628                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        11942                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores          618                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch          334      0.61%      0.61% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return         3193      5.81%      6.42% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect         3387      6.17%     12.59% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect          340      0.62%     13.21% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond        42025     76.50%     89.71% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond         3124      5.69%     95.40% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     95.40% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond         2529      4.60%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total         54932                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch          311      1.90%      1.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return          740      4.52%      6.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect         1020      6.22%     12.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect          250      1.53%     14.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond        12353     75.37%     89.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond          998      6.09%     95.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     95.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond          717      4.37%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total        16389                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch           73      2.37%      2.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            3      0.10%      2.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect          233      7.57%     10.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect           96      3.12%     13.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond         2221     72.16%     85.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond          259      8.41%     93.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     93.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond          193      6.27%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total         3078                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch           23      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return         2453      6.36%      6.42% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect         2367      6.14%     12.57% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect           90      0.23%     12.80% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond        29672     76.98%     89.78% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond         2126      5.52%     95.30% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     95.30% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond         1812      4.70%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total        38543                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch           23      0.91%      0.91% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      0.91% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect          127      5.05%      5.96% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect           88      3.50%      9.46% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond         1984     78.86%     88.31% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond          127      5.05%     93.36% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.36% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond          167      6.64%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total         2516                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget        28565     52.00%     52.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB        21386     38.93%     90.93% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS         3189      5.81%     96.74% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect         1792      3.26%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total        54932                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch         2160     75.24%     75.24% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return          694     24.17%     99.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            3      0.10%     99.51% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect           14      0.49%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total         2871                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted            42359                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken        16598                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect             3078                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           650                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted         2361                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted          717                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups               54932                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                1996                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                  28258                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.514418                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted           1091                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups           2869                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits              1792                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            1077                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch          334      0.61%      0.61% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return         3193      5.81%      6.42% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect         3387      6.17%     12.59% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect          340      0.62%     13.21% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond        42025     76.50%     89.71% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond         3124      5.69%     95.40% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     95.40% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond         2529      4.60%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total        54932                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch           78      0.29%      0.29% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return         3190     11.96%     12.25% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          305      1.14%     13.40% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect          338      1.27%     14.66% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond        19903     74.62%     89.28% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond          331      1.24%     90.52% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     90.52% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond         2529      9.48%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total        26674                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect          233     11.67%     11.67% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%     11.67% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond         1504     75.35%     87.02% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond          259     12.98%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total         1996                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect          233     11.67%     11.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond         1504     75.35%     87.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond          259     12.98%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total         1996                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups         2869                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits         1792                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses         1077                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords          289                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords         3158                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                4467                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                  4463                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes              2010                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                  2453                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct               2453                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.commitSquashedInsts         121080                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.branchMispredicts             2902                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples       448694                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     1.685013                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.912415                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0         297582     66.32%     66.32% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1          31732      7.07%     73.39% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2          14895      3.32%     76.71% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3          12920      2.88%     79.59% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4           6847      1.53%     81.12% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5          11731      2.61%     83.73% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6           5376      1.20%     84.93% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7           3414      0.76%     85.69% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8          64197     14.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total       448694                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                 2457                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass         4395      0.58%      0.58% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu       458796     60.68%     61.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           17      0.00%     61.27% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv         1433      0.19%     61.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd        55512      7.34%     68.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd          486      0.06%     68.86% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.86% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu        13610      1.80%     70.66% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            6      0.00%     70.66% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt         1080      0.14%     70.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc         5141      0.68%     71.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift          149      0.02%     71.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd        34198      4.52%     76.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt         5274      0.70%     76.73% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            4      0.00%     76.73% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.73% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult        19912      2.63%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead        82490     10.91%     90.27% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        22400      2.96%     93.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead        45493      6.02%     99.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite         5659      0.75%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total       756055                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples        64197                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numInsts              455260                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                756055                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP        455260                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP          756055                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 1.306500                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.765404                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs            156042                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts            217049                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts           589727                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts          127983                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts          28059                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass         4395      0.58%      0.58% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu       458796     60.68%     61.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult           17      0.00%     61.27% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv         1433      0.19%     61.46% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd        55512      7.34%     68.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd          486      0.06%     68.86% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.86% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu        13610      1.80%     70.66% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            6      0.00%     70.66% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt         1080      0.14%     70.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc         5141      0.68%     71.49% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift          149      0.02%     71.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd        34198      4.52%     76.03% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt         5274      0.70%     76.73% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            4      0.00%     76.73% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.73% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult        19912      2.63%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead        82490     10.91%     90.27% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite        22400      2.96%     93.23% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead        45493      6.02%     99.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite         5659      0.75%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total       756055                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl        38543                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl        34165                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl         4355                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl        29672                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl         8848                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall         2457                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn         2453                       # Class of control type instructions committed (Count)
system.cpu2.decode.idleCycles                  125686                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles               205705                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                   123845                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                 8049                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                  3203                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved               20671                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  512                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts                910147                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 2540                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts             837444                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches           43260                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts         143862                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts         32032                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           1.407949                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads        231367                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites       229948                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads        287154                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites       213138                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads       826458                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites       510297                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs           175894                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads       311127                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches             26367                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                       312597                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                   7412                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 572                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         3731                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles        33756                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                    57128                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 1223                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples            466488                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             2.017846                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            3.271556                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                  326046     69.89%     69.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                    4749      1.02%     70.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                    3766      0.81%     71.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                    8778      1.88%     73.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                    5653      1.21%     74.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   10672      2.29%     77.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                    8810      1.89%     78.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                   10258      2.20%     81.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                   87756     18.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total              466488                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts               555953                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.934694                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches             54932                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.092354                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles       112126                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                     3203                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    109939                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                   10037                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                878957                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                 289                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                  146154                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                  34628                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                    2                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      749                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                    8950                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           176                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           826                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect         2551                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                3377                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                  832979                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                 830972                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                   648074                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                  1030546                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       1.397068                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.628865                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                      20943                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                  18171                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  55                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                176                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                  6569                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                 918                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                   635                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples            127983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            13.791472                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           60.779067                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                121900     95.25%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                 456      0.36%     95.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                  23      0.02%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                  23      0.02%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                  53      0.04%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                 170      0.13%     95.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                  76      0.06%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  44      0.03%     95.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  27      0.02%     95.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  20      0.02%     95.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                18      0.01%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                16      0.01%     95.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                97      0.08%     96.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               178      0.14%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149               215      0.17%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159               217      0.17%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169               314      0.25%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               294      0.23%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               312      0.24%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199               382      0.30%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               338      0.26%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               314      0.25%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               222      0.17%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               207      0.16%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               231      0.18%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               157      0.12%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269               117      0.09%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               114      0.09%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               122      0.10%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299                95      0.07%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows            1231      0.96%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2844                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total              127983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                 142133                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  32035                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      946                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                      195                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                  57477                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      786                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                  3203                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  129664                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                 153606                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles          3461                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                   126974                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles                49580                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts                898344                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                  936                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                  9437                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1089                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                 37054                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands            1454631                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                    2643586                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                  920288                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                   303319                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps              1220376                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                  234255                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     43                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 24                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                    36669                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                         1259656                       # The number of ROB reads (Count)
system.cpu2.rob.writes                        1772131                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                  455260                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                    756055                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   40                       # Number of system calls (Count)
system.cpu3.numCycles                          425634                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              3.628872                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.275568                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                         279694                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                      10                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                        257342                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   220                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               75013                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined           136636                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                  1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples             304838                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.844193                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.876523                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                   238237     78.15%     78.15% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                    11191      3.67%     81.82% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                     9918      3.25%     85.08% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                    10160      3.33%     88.41% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                    10057      3.30%     91.71% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                     8984      2.95%     94.66% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                     7428      2.44%     97.09% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                     4785      1.57%     98.66% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     4078      1.34%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total               304838                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2640     58.36%     58.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                    15      0.33%     58.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     58.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                    15      0.33%     59.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    1      0.02%     59.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     59.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     59.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%     59.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   6      0.13%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     59.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                  1534     33.91%     93.08% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                  274      6.06%     99.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead               20      0.44%     99.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite              19      0.42%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass         2066      0.80%      0.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu       180184     70.02%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           21      0.01%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv         1298      0.50%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd         5693      2.21%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           16      0.01%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd          360      0.14%     73.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu         2351      0.91%     74.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     74.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt          892      0.35%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc         1319      0.51%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift          199      0.08%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd         1026      0.40%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt          579      0.22%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult         1025      0.40%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead        40201     15.62%     92.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        13934      5.41%     97.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead         4020      1.56%     99.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite         2158      0.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total        257342                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.604609                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                               4524                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.017580                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                  784534                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                 329502                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses         230775                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                    39732                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                   25304                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses           19413                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                     239906                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                       19894                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                     2950                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                            818                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                         120796                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads         44644                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores        17721                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads         6203                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores         1554                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch          129      0.46%      0.46% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return         1049      3.71%      4.17% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect         1244      4.40%      8.58% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect          232      0.82%      9.40% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond        23539     83.34%     92.74% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond         1417      5.02%     97.76% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     97.76% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond          634      2.24%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total         28244                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch          117      1.08%      1.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return          429      3.96%      5.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect          684      6.31%     11.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect          168      1.55%     12.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond         8339     76.98%     89.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond          650      6.00%     95.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     95.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond          445      4.11%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total        10832                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch           39      1.98%      1.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            1      0.05%      2.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect          204     10.38%     12.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect           65      3.31%     15.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond         1311     66.72%     82.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond          217     11.04%     93.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     93.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond          128      6.51%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total         1965                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch           12      0.07%      0.07% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return          620      3.56%      3.63% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect          560      3.22%      6.85% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect           64      0.37%      7.21% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond        15200     87.30%     94.51% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond          767      4.41%     98.91% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     98.91% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond          189      1.09%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total        17412                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch           12      0.77%      0.77% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      0.77% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect          119      7.60%      8.37% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect           63      4.03%     12.40% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond         1155     73.80%     86.20% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond          107      6.84%     93.04% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.04% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond          109      6.96%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total         1565                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget        16332     57.82%     57.82% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB        10754     38.08%     95.90% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS         1043      3.69%     99.59% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect          115      0.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total        28244                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch         1532     83.58%     83.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return          294     16.04%     99.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            1      0.05%     99.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            6      0.33%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total         1833                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted            23668                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken         9700                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect             1965                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           567                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted         1656                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted          309                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups               28244                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                1423                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                  14096                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.499079                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted            940                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups            866                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits               115                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             751                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch          129      0.46%      0.46% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return         1049      3.71%      4.17% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect         1244      4.40%      8.58% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect          232      0.82%      9.40% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond        23539     83.34%     92.74% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond         1417      5.02%     97.76% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     97.76% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond          634      2.24%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total        28244                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch           44      0.31%      0.31% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return         1046      7.39%      7.70% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect          261      1.84%      9.55% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect          230      1.63%     11.17% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond        11652     82.36%     93.53% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond          281      1.99%     95.52% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     95.52% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond          634      4.48%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total        14148                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect          204     14.34%     14.34% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%     14.34% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond         1002     70.41%     84.75% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond          217     15.25%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total         1423                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect          204     14.34%     14.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond         1002     70.41%     84.75% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond          217     15.25%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total         1423                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups          866                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits          115                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses          751                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords          193                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords         1059                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                1905                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                  1901                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes              1281                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                   620                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                620                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commit.commitSquashedInsts          74055                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls              9                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts             1680                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples       293973                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.696292                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.962610                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0         246719     83.93%     83.93% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1          11208      3.81%     87.74% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2           6242      2.12%     89.86% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3           7435      2.53%     92.39% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4           2530      0.86%     93.25% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5           1905      0.65%     93.90% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6           1115      0.38%     94.28% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7           2193      0.75%     95.02% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8          14626      4.98%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total       293973                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                  624                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          812      0.40%      0.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu       143811     70.26%     70.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           14      0.01%     70.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv         1170      0.57%     71.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd         5456      2.67%     73.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.01%     73.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd          286      0.14%     74.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu         1869      0.91%     74.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     74.96% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt          630      0.31%     75.27% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc         1204      0.59%     75.85% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift           75      0.04%     75.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd         1024      0.50%     76.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt          576      0.28%     76.67% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.67% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.67% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult         1024      0.50%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead        30607     14.95%     92.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        10841      5.30%     97.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total       204691                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples        14626                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numInsts              117291                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                204691                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP        117291                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP          204691                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 3.628872                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.275568                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs             46724                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts             17576                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts           191902                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts           33947                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts          12777                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass          812      0.40%      0.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu       143811     70.26%     70.65% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult           14      0.01%     70.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv         1170      0.57%     71.23% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd         5456      2.67%     73.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt           16      0.01%     73.91% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd          286      0.14%     74.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu         1869      0.91%     74.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     74.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt          630      0.31%     75.27% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc         1204      0.59%     75.85% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift           75      0.04%     75.89% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd         1024      0.50%     76.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt          576      0.28%     76.67% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.67% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.67% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult         1024      0.50%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead        30607     14.95%     92.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite        10841      5.30%     97.42% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total       204691                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl        17412                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl        16527                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl          873                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl        15200                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl         2200                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall          624                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn          620                       # Class of control type instructions committed (Count)
system.cpu3.decode.idleCycles                   86687                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles               173919                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                    36378                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles                 5996                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                  1858                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved               10350                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  437                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts                296671                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 2228                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts             254392                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches           20283                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts          43531                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts         15803                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           0.597678                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads        113670                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites        89817                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads         19968                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites        16852                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads       303769                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites       182188                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs            59334                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads       104041                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            9                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches             11912                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                       194666                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                   4576                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 360                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         1101                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles        34936                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                    19481                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                  942                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples            304838                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             1.043302                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.550038                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                  256815     84.25%     84.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                    1520      0.50%     84.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                    1909      0.63%     85.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                    2318      0.76%     86.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                    3359      1.10%     87.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                    2705      0.89%     88.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                    4391      1.44%     89.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                    2129      0.70%     90.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                   29692      9.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total              304838                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts               178743                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.419945                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches             28244                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.066357                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles        71487                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                     1858                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                     94348                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                    6563                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                279704                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                 294                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                   44644                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                  17721                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   10                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      609                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                    5658                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents            91                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           349                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect         1609                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                1958                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                  251514                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                 250188                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                   190683                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                   310638                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.587801                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.613843                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                       8081                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                  10697                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                  23                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                 91                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                  4944                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                   650                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples             33947                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            44.115769                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          121.286101                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                 28828     84.92%     84.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  20      0.06%     84.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                  18      0.05%     85.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                  16      0.05%     85.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                  19      0.06%     85.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                  94      0.28%     85.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  84      0.25%     85.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  61      0.18%     85.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  22      0.06%     85.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  14      0.04%     85.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                 6      0.02%     85.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                 6      0.02%     85.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                26      0.08%     86.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139               125      0.37%     86.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149               227      0.67%     87.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159               228      0.67%     87.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169               172      0.51%     88.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               205      0.60%     88.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               284      0.84%     89.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199               291      0.86%     90.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               306      0.90%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               246      0.72%     92.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               221      0.65%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               192      0.57%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               185      0.54%     93.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               150      0.44%     94.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269               119      0.35%     94.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279               107      0.32%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                94      0.28%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               100      0.29%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows            1481      4.36%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total               33947                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                  41751                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                  15806                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                      787                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      171                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                  19643                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      457                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                  1858                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                   89461                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                 124255                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles          5227                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                    39046                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles                44991                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts                290232                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                  522                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                  8076                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  1969                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                 33791                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands             524036                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                     977669                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                  365408                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                    24809                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps               377247                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                  146789                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     50                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 32                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                    28073                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                          556780                       # The number of ROB reads (Count)
system.cpu3.rob.writes                         568406                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                  117291                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                    204691                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   30                       # Number of system calls (Count)
system.cpu4.numCycles                          428163                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              3.649034                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.274045                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                         279572                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                      10                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                        257529                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                   220                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               74800                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined           135965                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                  1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples             310359                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.829778                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.862673                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                   243600     78.49%     78.49% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                    11264      3.63%     82.12% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                     9992      3.22%     85.34% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                    10161      3.27%     88.61% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                    10137      3.27%     91.88% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                     8929      2.88%     94.76% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                     7389      2.38%     97.14% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                     4825      1.55%     98.69% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                     4062      1.31%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total               310359                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2625     58.02%     58.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     58.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                    15      0.33%     58.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                    18      0.40%     58.75% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    1      0.02%     58.78% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     58.78% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     58.78% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%     58.78% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                  11      0.24%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                  1547     34.20%     93.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                  267      5.90%     99.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead               21      0.46%     99.58% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite              19      0.42%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass         2024      0.79%      0.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu       180204     69.97%     70.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           21      0.01%     70.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv         1290      0.50%     71.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd         5709      2.22%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt           16      0.01%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd          371      0.14%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu         2370      0.92%     74.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     74.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt          918      0.36%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc         1326      0.51%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift          211      0.08%     75.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd         1026      0.40%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt          578      0.22%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult         1026      0.40%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead        40321     15.66%     92.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite        13883      5.39%     97.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead         4084      1.59%     99.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite         2151      0.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total        257529                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.601474                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                               4524                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.017567                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                  790114                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                 328755                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses         230670                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                    40047                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                   25706                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses           19533                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                     239975                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                       20054                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                     2970                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                            811                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                         117804                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads         44597                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores        17672                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads         6186                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores         1537                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch          187      0.66%      0.66% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return         1040      3.70%      4.36% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect         1224      4.35%      8.71% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect          231      0.82%      9.53% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond        23447     83.30%     92.83% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond         1411      5.01%     97.85% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     97.85% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond          606      2.15%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total         28146                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch          175      1.63%      1.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return          420      3.92%      5.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect          664      6.19%     11.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect          167      1.56%     13.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond         8239     76.83%     90.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond          644      6.01%     96.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     96.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond          415      3.87%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total        10724                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch           41      2.08%      2.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            1      0.05%      2.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect          202     10.24%     12.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect           65      3.29%     15.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond         1323     67.06%     82.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond          213     10.80%     93.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%     93.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond          128      6.49%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total         1973                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch           12      0.07%      0.07% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return          620      3.56%      3.63% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect          560      3.21%      6.84% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect           64      0.37%      7.21% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond        15208     87.29%     94.50% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond          767      4.40%     98.90% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     98.90% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond          191      1.10%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total        17422                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch           12      0.76%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect          118      7.50%      8.26% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect           63      4.00%     12.26% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond         1164     73.95%     86.21% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond          106      6.73%     92.95% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.95% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond          111      7.05%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total         1574                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget        16195     57.54%     57.54% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB        10804     38.39%     95.92% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS         1034      3.67%     99.60% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect          113      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total        28146                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch         1536     83.61%     83.61% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return          295     16.06%     99.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            1      0.05%     99.73% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect            5      0.27%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total         1837                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted            23634                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken         9729                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect             1973                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss           561                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted         1662                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted          311                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups               28146                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                1427                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                  14162                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.503162                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted            939                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups            837                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits               113                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             724                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch          187      0.66%      0.66% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return         1040      3.70%      4.36% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect         1224      4.35%      8.71% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect          231      0.82%      9.53% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond        23447     83.30%     92.83% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond         1411      5.01%     97.85% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     97.85% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond          606      2.15%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total        28146                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch           52      0.37%      0.37% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return         1037      7.42%      7.79% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect          254      1.82%      9.60% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect          229      1.64%     11.24% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond        11534     82.48%     93.72% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond          272      1.95%     95.67% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     95.67% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond          606      4.33%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total        13984                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect          202     14.16%     14.16% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%     14.16% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond         1012     70.92%     85.07% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond          213     14.93%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total         1427                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect          202     14.16%     14.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond         1012     70.92%     85.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond          213     14.93%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total         1427                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups          837                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits          113                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses          724                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords          193                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords         1030                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.ras.pushes                1875                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                  1871                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes              1251                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                   620                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct                620                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.commit.commitSquashedInsts          73635                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls              9                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts             1658                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples       299596                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.683527                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.947923                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0         252386     84.24%     84.24% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1          11198      3.74%     87.98% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2           6214      2.07%     90.05% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3           7416      2.48%     92.53% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4           2511      0.84%     93.37% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5           1895      0.63%     94.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6           1115      0.37%     94.37% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7           2189      0.73%     95.10% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8          14672      4.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total       299596                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls                  624                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass          815      0.40%      0.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu       143889     70.26%     70.66% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           14      0.01%     70.67% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv         1170      0.57%     71.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd         5456      2.66%     73.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt           16      0.01%     73.91% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd          286      0.14%     74.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu         1871      0.91%     74.97% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt          630      0.31%     75.27% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc         1204      0.59%     75.86% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift           81      0.04%     75.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd         1024      0.50%     76.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt          576      0.28%     76.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult         1024      0.50%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead        30609     14.95%     92.13% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite        10841      5.29%     97.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total       204782                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples        14672                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commitStats0.numInsts              117336                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps                204782                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP        117336                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP          204782                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 3.649034                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.274045                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs             46726                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts             17584                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts           191980                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts           33949                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts          12777                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass          815      0.40%      0.40% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu       143889     70.26%     70.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult           14      0.01%     70.67% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv         1170      0.57%     71.24% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd         5456      2.66%     73.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt           16      0.01%     73.91% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd          286      0.14%     74.05% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu         1871      0.91%     74.97% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt          630      0.31%     75.27% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc         1204      0.59%     75.86% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift           81      0.04%     75.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd         1024      0.50%     76.40% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt          576      0.28%     76.68% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.68% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.68% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult         1024      0.50%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead        30609     14.95%     92.13% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite        10841      5.29%     97.42% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total       204782                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl        17422                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl        16535                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl          875                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl        15208                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl         2202                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall          624                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn          620                       # Class of control type instructions committed (Count)
system.cpu4.decode.idleCycles                   83523                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles               182652                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                    36279                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles                 6077                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                  1828                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved               10351                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                  434                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts                296545                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 2227                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts             254559                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches           20260                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts          43707                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts         15750                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           0.594538                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads        113618                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites        89871                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads         20152                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites        16971                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads       304003                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites       182135                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs            59457                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads       104083                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites            9                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches             11951                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                       198453                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                   4504                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                 409                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles          884                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles        38147                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                    19440                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                  941                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples            310359                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             1.023192                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.529192                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                  262402     84.55%     84.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                    1516      0.49%     85.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                    1892      0.61%     85.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                    2316      0.75%     86.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                    3403      1.10%     87.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                    2681      0.86%     88.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                    4393      1.42%     89.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                    2114      0.68%     90.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                   29642      9.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total              310359                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts               178427                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.416727                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches             28146                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.065737                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles        70214                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                     1828                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                    104364                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                    5813                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts                279582                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                 285                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                   44597                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                  17672                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   10                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      636                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                    4862                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents            81                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           349                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect         1588                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                1937                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                  251449                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount                 250203                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                   190723                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                   310553                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.584364                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.614140                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                       8095                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                  10648                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                  24                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                 81                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                  4895                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                   707                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples             33949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            45.972753                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          122.189284                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                 28808     84.86%     84.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                  26      0.08%     84.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                  15      0.04%     84.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                  11      0.03%     85.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                  16      0.05%     85.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                  36      0.11%     85.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                  40      0.12%     85.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                  51      0.15%     85.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                  33      0.10%     85.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                  47      0.14%     85.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                35      0.10%     85.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119                14      0.04%     85.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129                35      0.10%     85.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139                92      0.27%     86.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149               131      0.39%     86.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159               150      0.44%     87.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169               171      0.50%     87.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179               202      0.60%     88.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189               272      0.80%     88.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199               245      0.72%     89.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209               260      0.77%     90.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219               230      0.68%     91.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229               265      0.78%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               242      0.71%     92.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249               168      0.49%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259               150      0.44%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269               163      0.48%     93.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279               163      0.48%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289                84      0.25%     94.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299                98      0.29%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows            1696      5.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            1437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total               33949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                  41737                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                  15752                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                      753                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      176                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                  19564                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      398                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                  1828                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                   86349                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                 132196                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles          4485                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                    38945                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles                46556                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts                290125                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                  529                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                  8078                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  2301                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents                 34821                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands             524165                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                     977567                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                  365311                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                    25186                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps               377435                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                  146730                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                     52                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                 32                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                    28748                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                          562028                       # The number of ROB reads (Count)
system.cpu4.rob.writes                         567642                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                  117336                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                    204782                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.workload.numSyscalls                   30                       # Number of system calls (Count)
system.cpu5.numCycles                         4686352                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              0.796892                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              1.254875                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       11531109                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     127                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      11102125                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                  2008                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined             1209446                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined          2688551                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 10                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples            4530642                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              2.450453                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             2.550974                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                  1647688     36.37%     36.37% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   521138     11.50%     47.87% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   469867     10.37%     58.24% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   384968      8.50%     66.74% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   434789      9.60%     76.33% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   348875      7.70%     84.03% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   303953      6.71%     90.74% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   175812      3.88%     94.62% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                   243552      5.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total              4530642                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  56850     44.64%     44.64% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     44.64% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     44.64% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                 1074      0.84%     45.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     45.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     45.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     45.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     45.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     45.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     45.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     45.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     3      0.00%     45.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     45.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                   171      0.13%     45.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                   990      0.78%     46.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    6      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                  58      0.05%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                1      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               3      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     46.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                 40921     32.13%     78.59% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                 9788      7.69%     86.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead            17294     13.58%     99.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite             188      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass        38665      0.35%      0.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu      6507441     58.61%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult         4158      0.04%     59.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv        36996      0.33%     59.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       787848      7.10%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt          230      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd         7093      0.06%     66.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu       317126      2.86%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            6      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt        14868      0.13%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc        67679      0.61%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift          792      0.01%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       351716      3.17%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt        96055      0.87%     74.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv        22541      0.20%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       320096      2.88%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      1152925     10.38%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       497284      4.48%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead       713801      6.43%     98.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite       164805      1.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      11102125                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        2.369034                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                             127347                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.011471                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                20459158                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                9466467                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses        7834723                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                  6405089                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 3274527                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         3155921                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                    7978298                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     3212509                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                    28938                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                           1259                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                         155710                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads       1858771                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores       692929                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       522054                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       160967                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch          474      0.06%      0.06% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return        36947      4.57%      4.62% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect        40672      5.03%      9.65% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect          874      0.11%      9.76% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond       605266     74.79%     84.55% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond        96925     11.98%     96.53% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     96.53% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond        28100      3.47%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total        809258                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch          432      0.31%      0.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return         2632      1.87%      2.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect         6730      4.77%      6.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect          497      0.35%      7.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond       110250     78.20%     85.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond        18540     13.15%     98.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     98.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond         1897      1.35%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total       140978                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch          111      0.67%      0.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return           11      0.07%      0.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect          274      1.65%      2.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect          174      1.05%      3.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond        15323     92.55%     96.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond          310      1.87%     97.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     97.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond          353      2.13%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total        16556                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch           42      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return        34315      5.13%      5.14% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect        33942      5.08%     10.22% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect          377      0.06%     10.28% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond       495016     74.07%     84.35% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond        78385     11.73%     96.08% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     96.08% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond        26203      3.92%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total       668280                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch           42      0.28%      0.28% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      0.28% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect          159      1.05%      1.33% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect          158      1.04%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond        14289     94.46%     96.83% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond          164      1.08%     97.92% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.92% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond          315      2.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total        15127                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget       367673     45.43%     45.43% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB       377759     46.68%     92.11% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS        36937      4.56%     96.68% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect        26889      3.32%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total       809258                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch         9130     60.54%     60.54% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return         5907     39.17%     99.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect           11      0.07%     99.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect           34      0.23%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total        15082                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted           605740                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken       242369                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect            16556                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss           776                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted        10057                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted         6499                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups              809258                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                9408                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                 536052                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.662399                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted           1305                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups          28974                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits             26889                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses            2085                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch          474      0.06%      0.06% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return        36947      4.57%      4.62% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect        40672      5.03%      9.65% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect          874      0.11%      9.76% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond       605266     74.79%     84.55% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond        96925     11.98%     96.53% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     96.53% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond        28100      3.47%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total       809258                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch          113      0.04%      0.04% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return        36940     13.52%     13.56% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect          375      0.14%     13.70% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect          867      0.32%     14.02% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond       206404     75.55%     89.57% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond          407      0.15%     89.71% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     89.71% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond        28100     10.29%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total       273206                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect          274      2.91%      2.91% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%      2.91% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond         8824     93.79%     96.70% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond          310      3.30%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total         9408                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect          274      2.91%      2.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond         8824     93.79%     96.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond          310      3.30%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total         9408                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups        28974                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits        26889                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses         2085                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords          527                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords        29501                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.ras.pushes               44178                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                 44174                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes              9859                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                 34315                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct              34315                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.commit.commitSquashedInsts        1204264                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            117                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts            16239                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples      4368080                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     2.363004                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     3.077653                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0        1991609     45.59%     45.59% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1         720846     16.50%     62.10% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         185198      4.24%     66.34% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         301936      6.91%     73.25% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         122735      2.81%     76.06% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5          89563      2.05%     78.11% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          69896      1.60%     79.71% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         123767      2.83%     82.54% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         762530     17.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total      4368080                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls                34319                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass        33776      0.33%      0.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu      5965534     57.80%     58.12% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult         4123      0.04%     58.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv        34686      0.34%     58.50% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       777828      7.54%     66.03% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     66.03% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt          208      0.00%     66.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd         6392      0.06%     66.10% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.10% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu       310613      3.01%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            6      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt        12964      0.13%     69.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc        65105      0.63%     69.86% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift          399      0.00%     69.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       349405      3.39%     73.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt        95359      0.92%     74.18% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     74.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       319220      3.09%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead      1029072      9.97%     87.46% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       461950      4.48%     91.93% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead       669580      6.49%     98.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       163042      1.58%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     10321790                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       762530                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commitStats0.numInsts             5880785                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps              10321790                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP       5880785                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP        10321790                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 0.796892                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 1.254875                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs           2323644                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts           3112437                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts          8059966                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts         1698652                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts         624992                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass        33776      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu      5965534     57.80%     58.12% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult         4123      0.04%     58.16% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv        34686      0.34%     58.50% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd       777828      7.54%     66.03% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     66.03% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt          208      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd         6392      0.06%     66.10% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.10% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu       310613      3.01%     69.11% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            6      0.00%     69.11% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt        12964      0.13%     69.23% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc        65105      0.63%     69.86% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift          399      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd       349405      3.39%     73.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt        95359      0.92%     74.18% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     74.40% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.40% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult       319220      3.09%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead      1029072      9.97%     87.46% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite       461950      4.48%     91.93% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead       669580      6.49%     98.42% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite       163042      1.58%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total     10321790                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl       668280                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl       607343                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl        60895                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl       495016                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl       173222                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall        34319                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn        34315                       # Class of control type instructions committed (Count)
system.cpu5.decode.idleCycles                  735455                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles              2117309                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  1324478                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               336463                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                 16937                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved              363724                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                  650                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              11744354                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 3212                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts           11073187                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches          703294                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts        1859365                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts        659666                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           2.362859                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads       3565948                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites      3248557                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads       3868786                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites      2906681                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads     11281381                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites      6282973                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs          2519031                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads      4243696                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites          117                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches            441585                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                      3793398                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                  35150                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                 831                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         2497                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles        47070                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                   594894                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 3461                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples           4530642                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             2.661493                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            3.486084                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                 2668987     58.91%     58.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                   79390      1.75%     60.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                   98941      2.18%     62.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                   99650      2.20%     65.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                   93114      2.06%     67.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  134860      2.98%     70.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  154678      3.41%     73.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  100950      2.23%     75.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1100072     24.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total             4530642                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts              6900242                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            1.472412                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches            809258                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.172684                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles       669271                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                    16937                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    940344                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                   36490                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              11531236                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                 607                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 1858771                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                 692929                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                  123                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                    10443                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                   21746                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents           321                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect          7159                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect        11226                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts               18385                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                10997110                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               10990644                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                  8209066                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 14119236                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       2.345245                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.581410                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                     371010                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                 160119                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                 142                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                321                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                 67937                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads               65483                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                  1057                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           1698652                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean             6.304735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev           24.891029                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1625722     95.71%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               21071      1.24%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               11572      0.68%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                3045      0.18%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                6124      0.36%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                2276      0.13%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                 317      0.02%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                 241      0.01%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                 291      0.02%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                 331      0.02%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109               640      0.04%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119              1178      0.07%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129              2470      0.15%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139              4627      0.27%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149              3676      0.22%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159              2985      0.18%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169              3525      0.21%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179              1995      0.12%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189               814      0.05%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199               890      0.05%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209               654      0.04%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219               430      0.03%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229               348      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               307      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249               326      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259               284      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269               268      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279               219      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289               219      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299               180      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows            1627      0.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1498                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             1698652                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                1856724                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 659675                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     3011                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                      428                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 595250                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      882                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                 16937                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                  823053                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                1263322                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles          6213                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  1562235                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles               858882                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              11645794                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                 9570                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                609462                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                 35002                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents                171928                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents            202                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands           19329499                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   35886815                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                12378354                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  3960355                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             16736791                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                 2592708                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                    172                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                150                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  1386196                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        15125962                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       23214878                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                 5880785                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  10321790                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu6.numCycles                          636819                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              1.398803                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.714897                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                         878845                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                       2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                        843175                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   345                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined              122792                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined           207134                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                  2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples             495438                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              1.701878                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             2.517503                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                   305573     61.68%     61.68% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                    18122      3.66%     65.34% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                    20906      4.22%     69.55% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                    27564      5.56%     75.12% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                    32153      6.49%     81.61% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                    31698      6.40%     88.01% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                    22090      4.46%     92.46% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                    17749      3.58%     96.05% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    19583      3.95%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total               495438                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   3919     74.04%     74.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     74.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     74.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     74.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     74.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     74.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     74.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     74.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     74.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     74.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     74.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     74.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     74.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                    33      0.62%     74.66% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     74.66% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                    21      0.40%     75.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    3      0.06%     75.12% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     75.12% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     75.12% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%     75.12% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                  16      0.30%     75.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     75.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     75.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     75.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                1      0.02%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%     75.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   913     17.25%     92.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                  332      6.27%     98.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead               33      0.62%     99.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite              22      0.42%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass         6471      0.77%      0.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu       516716     61.28%     62.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           24      0.00%     62.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv         1589      0.19%     62.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd        57972      6.88%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd          613      0.07%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu        15046      1.78%     70.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            6      0.00%     70.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt         1505      0.18%     71.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc         5381      0.64%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift          404      0.05%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd        34406      4.08%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt         5463      0.65%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            5      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult        20045      2.38%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead        96385     11.43%     90.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite        26473      3.14%     93.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead        48758      5.78%     99.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite         5913      0.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total        843175                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        1.324042                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                               5293                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.006277                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                 1732064                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                 754755                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses         605723                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                   455362                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                  247057                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses          225171                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                     614269                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                      227728                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                     5731                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                            936                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                         141381                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads        146094                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores        34479                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads        11963                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores          612                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch          361      0.66%      0.66% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return         3197      5.81%      6.46% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect         3390      6.16%     12.62% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect          341      0.62%     13.24% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond        42095     76.47%     89.71% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond         3143      5.71%     95.42% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%     95.42% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond         2522      4.58%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total         55049                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch          338      2.05%      2.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return          744      4.51%      6.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect         1023      6.20%     12.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect          251      1.52%     14.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond        12423     75.26%     89.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond         1017      6.16%     95.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     95.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond          710      4.30%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total        16506                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch           78      2.54%      2.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            5      0.16%      2.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect          230      7.48%     10.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect           94      3.06%     13.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond         2218     72.15%     85.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond          260      8.46%     93.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%     93.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond          189      6.15%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total         3074                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch           23      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return         2453      6.36%      6.42% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect         2367      6.14%     12.57% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect           90      0.23%     12.80% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond        29672     76.98%     89.78% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond         2126      5.52%     95.30% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%     95.30% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond         1812      4.70%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total        38543                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch           23      0.92%      0.92% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      0.92% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect          128      5.10%      6.01% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect           88      3.50%      9.51% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond         1981     78.86%     88.38% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond          126      5.02%     93.39% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.39% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond          166      6.61%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total         2512                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget        28651     52.05%     52.05% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB        21420     38.91%     90.96% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS         3193      5.80%     96.76% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect         1785      3.24%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total        55049                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch         2149     75.11%     75.11% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return          692     24.19%     99.30% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            5      0.17%     99.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect           15      0.52%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total         2861                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted            42456                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken        16592                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect             3074                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss           649                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted         2359                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted          715                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups               55049                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                1993                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                  28313                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.514324                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted           1086                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups           2863                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits              1785                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses            1078                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch          361      0.66%      0.66% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return         3197      5.81%      6.46% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect         3390      6.16%     12.62% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect          341      0.62%     13.24% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond        42095     76.47%     89.71% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond         3143      5.71%     95.42% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%     95.42% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond         2522      4.58%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total        55049                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch           96      0.36%      0.36% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return         3194     11.95%     12.31% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect          309      1.16%     13.46% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect          339      1.27%     14.73% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond        19940     74.58%     89.31% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond          336      1.26%     90.57% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%     90.57% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond         2522      9.43%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total        26736                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect          230     11.54%     11.54% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%     11.54% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond         1503     75.41%     86.95% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond          260     13.05%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total         1993                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect          230     11.54%     11.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond         1503     75.41%     86.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond          260     13.05%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total         1993                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups         2863                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits         1785                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses         1078                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords          283                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords         3146                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.ras.pushes                4475                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                  4471                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes              2018                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                  2453                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct               2453                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.commit.commitSquashedInsts         120926                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.branchMispredicts             2876                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples       477732                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     1.582592                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     2.851787                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0         326759     68.40%     68.40% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1          31657      6.63%     75.02% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2          14830      3.10%     78.13% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3          12874      2.69%     80.82% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4           6864      1.44%     82.26% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5          11729      2.46%     84.72% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6           5356      1.12%     85.84% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7           3425      0.72%     86.55% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8          64238     13.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total       477732                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls                 2457                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass         4395      0.58%      0.58% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu       458796     60.68%     61.26% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           17      0.00%     61.27% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv         1433      0.19%     61.46% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd        55512      7.34%     68.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd          486      0.06%     68.86% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.86% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu        13610      1.80%     70.66% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            6      0.00%     70.66% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt         1080      0.14%     70.81% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc         5141      0.68%     71.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift          149      0.02%     71.51% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     71.51% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd        34198      4.52%     76.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt         5274      0.70%     76.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            4      0.00%     76.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult        19912      2.63%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     79.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead        82490     10.91%     90.27% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite        22400      2.96%     93.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead        45493      6.02%     99.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite         5659      0.75%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total       756055                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples        64238                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commitStats0.numInsts              455260                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps                756055                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP        455260                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP          756055                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 1.398803                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.714897                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs            156042                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts            217049                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts           589727                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts          127983                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts          28059                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass         4395      0.58%      0.58% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu       458796     60.68%     61.26% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult           17      0.00%     61.27% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv         1433      0.19%     61.46% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd        55512      7.34%     68.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd          486      0.06%     68.86% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.86% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu        13610      1.80%     70.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            6      0.00%     70.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt         1080      0.14%     70.81% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc         5141      0.68%     71.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift          149      0.02%     71.51% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd        34198      4.52%     76.03% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt         5274      0.70%     76.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            4      0.00%     76.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult        19912      2.63%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     79.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead        82490     10.91%     90.27% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite        22400      2.96%     93.23% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead        45493      6.02%     99.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite         5659      0.75%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total       756055                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl        38543                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl        34165                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl         4355                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl        29672                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl         8848                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall         2457                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn         2453                       # Class of control type instructions committed (Count)
system.cpu6.decode.idleCycles                  135652                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles               224766                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                   123690                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles                 8150                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                  3180                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved               20683                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                  510                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts                909841                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 2533                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts             837444                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches           43256                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts         143952                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts         31933                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           1.315042                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads        231319                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites       229924                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads        287136                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites       213142                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads       826291                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites       510296                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs           175885                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads       311114                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches             26398                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                       329628                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                   7362                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                 477                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles         3267                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles        42609                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                    57124                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 1223                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples            495438                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             1.900698                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            3.210060                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                  354931     71.64%     71.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                    4752      0.96%     72.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                    3784      0.76%     73.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                    8793      1.77%     75.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                    5639      1.14%     76.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   10675      2.15%     78.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                    8805      1.78%     80.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                   10254      2.07%     82.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                   87805     17.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total              495438                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts               555919                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.872962                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches             55049                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.086444                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles       115776                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                     3180                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    123414                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                    9238                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts                878847                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                 327                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                  146094                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                  34479                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                    2                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      778                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                    8114                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents           181                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           823                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect         2520                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                3343                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                  832847                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount                 830894                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                   648067                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                  1030484                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       1.304757                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.628896                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                      20911                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                  18111                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                  52                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                181                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                  6420                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                 917                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                   672                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples            127983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            16.073604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev           75.633704                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                121902     95.25%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                 458      0.36%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                  18      0.01%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                  18      0.01%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                  35      0.03%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                  92      0.07%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                  74      0.06%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  51      0.04%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                  44      0.03%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  20      0.02%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                15      0.01%     95.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                16      0.01%     95.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                18      0.01%     95.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139                39      0.03%     95.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149                65      0.05%     96.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159               143      0.11%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169               160      0.13%     96.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179               202      0.16%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               233      0.18%     96.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199               281      0.22%     96.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209               300      0.23%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219               265      0.21%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229               287      0.22%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               259      0.20%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249               233      0.18%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259               224      0.18%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269               192      0.15%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279               171      0.13%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289               134      0.10%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299               126      0.10%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows            1908      1.49%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2491                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total              127983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                 142099                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                  31936                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                      972                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      193                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                  57450                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      765                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                  3180                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  139646                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                 169318                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles          2769                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                   126886                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles                53639                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts                898031                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                 1178                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                  9496                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  2319                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents                 39649                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands            1454198                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                    2642391                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                  919440                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                   303404                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps              1220376                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                  233822                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                     41                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                 24                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                    37248                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                         1288499                       # The number of ROB reads (Count)
system.cpu6.rob.writes                        1771736                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                  455260                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                    756055                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.workload.numSyscalls                   40                       # Number of system calls (Count)
system.cpu7.numCycles                          455048                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              3.879650                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.257755                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                         278788                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                      10                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                        256840                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   210                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               74107                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined           134865                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                  1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples             327493                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.784261                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.820634                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                   260877     79.66%     79.66% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                    11289      3.45%     83.11% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                     9943      3.04%     86.14% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                    10230      3.12%     89.27% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                     9958      3.04%     92.31% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                     8903      2.72%     95.02% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                     7462      2.28%     97.30% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                     4792      1.46%     98.77% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                     4039      1.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total               327493                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   2639     58.36%     58.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     58.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                    14      0.31%     58.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     58.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                    15      0.33%     59.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    1      0.02%     59.02% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     59.02% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   6      0.13%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     59.16% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                  1540     34.06%     93.21% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                  265      5.86%     99.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead               20      0.44%     99.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite              22      0.49%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass         2073      0.81%      0.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu       179795     70.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           20      0.01%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv         1290      0.50%     71.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd         5694      2.22%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt           16      0.01%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd          360      0.14%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu         2327      0.91%     74.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     74.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt          886      0.34%     74.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc         1312      0.51%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift          201      0.08%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd         1026      0.40%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt          579      0.23%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult         1025      0.40%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead        40164     15.64%     92.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite        13876      5.40%     97.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead         4024      1.57%     99.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite         2172      0.85%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total        256840                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.564424                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                               4522                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.017606                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                  806207                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                 327741                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses         230223                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                    39698                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                   25250                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses           19378                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                     239411                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                       19878                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                     2936                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                            833                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                         127555                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads         44486                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores        17653                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads         6190                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores         1555                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch          140      0.50%      0.50% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return         1038      3.69%      4.19% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect         1219      4.34%      8.53% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect          232      0.83%      9.35% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond        23441     83.40%     92.75% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond         1417      5.04%     97.79% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%     97.79% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond          620      2.21%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total         28107                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch          128      1.20%      1.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return          418      3.91%      5.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect          659      6.16%     11.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect          168      1.57%     12.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond         8241     77.05%     89.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond          650      6.08%     95.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     95.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond          431      4.03%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total        10695                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch           39      1.99%      1.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            2      0.10%      2.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect          202     10.29%     12.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect           65      3.31%     15.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond         1310     66.70%     82.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond          216     11.00%     93.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     93.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond          130      6.62%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total         1964                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch           12      0.07%      0.07% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return          620      3.56%      3.63% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect          560      3.22%      6.85% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect           64      0.37%      7.21% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond        15200     87.30%     94.51% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond          767      4.41%     98.91% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%     98.91% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond          189      1.09%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total        17412                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch           12      0.76%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect          121      7.70%      8.47% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect           63      4.01%     12.48% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond         1159     73.77%     86.25% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond          107      6.81%     93.06% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.06% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond          109      6.94%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total         1571                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget        16218     57.70%     57.70% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB        10741     38.21%     95.92% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS         1032      3.67%     99.59% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect          116      0.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total        28107                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch         1529     83.55%     83.55% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return          293     16.01%     99.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            2      0.11%     99.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect            6      0.33%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total         1830                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted            23581                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken         9665                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect             1964                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss           565                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted         1656                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted          308                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups               28107                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                1420                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                  14096                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.501512                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted            935                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups            852                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits               116                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             736                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch          140      0.50%      0.50% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return         1038      3.69%      4.19% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect         1219      4.34%      8.53% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect          232      0.83%      9.35% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond        23441     83.40%     92.75% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond         1417      5.04%     97.79% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%     97.79% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond          620      2.21%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total        28107                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch           42      0.30%      0.30% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return         1035      7.39%      7.69% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect          260      1.86%      9.54% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect          230      1.64%     11.18% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond        11543     82.39%     93.57% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond          281      2.01%     95.57% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     95.57% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond          620      4.43%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total        14011                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect          202     14.23%     14.23% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%     14.23% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond         1002     70.56%     84.79% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond          216     15.21%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total         1420                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect          202     14.23%     14.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond         1002     70.56%     84.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond          216     15.21%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total         1420                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups          852                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits          116                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses          736                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords          195                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords         1047                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.ras.pushes                1869                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                  1865                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes              1245                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                   620                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct                620                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.commit.commitSquashedInsts          73156                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls              9                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts             1701                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples       316793                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.646135                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.900322                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0         269599     85.10%     85.10% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1          11213      3.54%     88.64% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2           6195      1.96%     90.60% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3           7412      2.34%     92.94% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4           2513      0.79%     93.73% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5           1894      0.60%     94.33% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6           1104      0.35%     94.68% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7           2198      0.69%     95.37% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8          14665      4.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total       316793                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls                  624                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass          812      0.40%      0.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu       143811     70.26%     70.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           14      0.01%     70.66% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv         1170      0.57%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd         5456      2.67%     73.90% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt           16      0.01%     73.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd          286      0.14%     74.05% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu         1869      0.91%     74.96% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     74.96% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt          630      0.31%     75.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc         1204      0.59%     75.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift           75      0.04%     75.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd         1024      0.50%     76.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt          576      0.28%     76.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult         1024      0.50%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead        30607     14.95%     92.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite        10841      5.30%     97.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total       204691                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples        14665                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commitStats0.numInsts              117291                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps                204691                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP        117291                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP          204691                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 3.879650                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.257755                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs             46724                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts             17576                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts           191902                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts           33947                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts          12777                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass          812      0.40%      0.40% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu       143811     70.26%     70.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult           14      0.01%     70.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv         1170      0.57%     71.23% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd         5456      2.67%     73.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt           16      0.01%     73.91% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd          286      0.14%     74.05% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu         1869      0.91%     74.96% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     74.96% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt          630      0.31%     75.27% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc         1204      0.59%     75.85% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift           75      0.04%     75.89% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd         1024      0.50%     76.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt          576      0.28%     76.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult         1024      0.50%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     77.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead        30607     14.95%     92.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite        10841      5.30%     97.42% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total       204691                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl        17412                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl        16527                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl          873                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl        15200                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl         2200                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall          624                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn          620                       # Class of control type instructions committed (Count)
system.cpu7.decode.idleCycles                   91471                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles               191889                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                    36252                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles                 6004                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                  1877                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved               10329                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                  434                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts                295574                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 2208                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts             253904                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches           20228                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts          43497                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts         15758                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           0.557972                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads        113527                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites        89744                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads         19902                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites        16806                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads       303416                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites       181754                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs            59255                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads       103779                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites            9                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches             11889                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                       208892                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                   4610                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                 560                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         1223                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles        43448                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                    19430                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                  932                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples            327493                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.967899                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.470641                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                  279609     85.38%     85.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                    1530      0.47%     85.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                    1893      0.58%     86.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                    2313      0.71%     87.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                    3361      1.03%     88.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                    2700      0.82%     88.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                    4400      1.34%     90.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                    2115      0.65%     90.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                   29572      9.03%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total              327493                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts               178294                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.391814                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches             28107                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.061767                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles        71065                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                     1877                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    109210                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                    6633                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts                278798                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                 311                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                   44486                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                  17653                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   10                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      624                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                    5698                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents            88                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           349                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect         1626                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                1975                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                  250909                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount                 249601                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                   190331                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                   309828                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.548516                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.614312                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                       8059                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                  10539                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                  20                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                 88                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                  4876                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                   689                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples             33947                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            51.553392                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          142.191159                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                 28824     84.91%     84.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                  10      0.03%     84.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                  15      0.04%     84.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                  13      0.04%     85.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                  15      0.04%     85.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                  14      0.04%     85.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                  45      0.13%     85.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                  44      0.13%     85.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                  21      0.06%     85.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  32      0.09%     85.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                17      0.05%     85.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                15      0.04%     85.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                29      0.09%     85.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                31      0.09%     85.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149                68      0.20%     86.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159                94      0.28%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169               120      0.35%     86.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179               158      0.47%     87.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               173      0.51%     87.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199               202      0.60%     88.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209               244      0.72%     88.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219               231      0.68%     89.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229               209      0.62%     90.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               186      0.55%     90.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249               195      0.57%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259               230      0.68%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269               187      0.55%     92.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279               180      0.53%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289               153      0.45%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299               157      0.46%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows            2035      5.99%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2084                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total               33947                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                  41620                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                  15761                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                      787                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      180                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                  19612                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      461                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                  1877                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                   94239                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                 142116                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles          4404                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                    38910                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles                45947                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts                289224                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                  526                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                  8898                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  2246                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents                 34421                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands             522562                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                     974499                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                  364369                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                    24728                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps               377247                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                  145315                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                     47                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                 31                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                    28239                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                          578662                       # The number of ROB reads (Count)
system.cpu7.rob.writes                         566439                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                  117291                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                    204691                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.workload.numSyscalls                   30                       # Number of system calls (Count)
system.cpu8.numCycles                          469969                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              4.005327                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.249668                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                         279858                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                      10                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                        257594                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                   228                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined               75086                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined           136043                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                  1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples             339884                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.757888                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.795799                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                   273089     80.35%     80.35% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                    11314      3.33%     83.68% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                     9976      2.94%     86.61% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                    10266      3.02%     89.63% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                     9976      2.94%     92.57% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                     8918      2.62%     95.19% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                     7458      2.19%     97.39% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                     4808      1.41%     98.80% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                     4079      1.20%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total               339884                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   2655     58.53%     58.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%     58.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%     58.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%     58.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%     58.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%     58.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%     58.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%     58.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%     58.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%     58.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%     58.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%     58.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     58.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                    14      0.31%     58.84% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     58.84% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                    22      0.49%     59.33% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    1      0.02%     59.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     59.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     59.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%     59.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                  12      0.26%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%     59.61% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                  1522     33.55%     93.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                  266      5.86%     99.03% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead               24      0.53%     99.56% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite              20      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass         2115      0.82%      0.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu       180280     69.99%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           21      0.01%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv         1305      0.51%     71.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd         5710      2.22%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt           16      0.01%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd          379      0.15%     73.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu         2355      0.91%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt          935      0.36%     74.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc         1326      0.51%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift          215      0.08%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd         1026      0.40%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt          578      0.22%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult         1025      0.40%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead        40118     15.57%     92.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite        13923      5.41%     97.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead         4119      1.60%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite         2148      0.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total        257594                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.548108                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                               4536                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.017609                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                  819687                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                 329170                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses         230855                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                    40149                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                   25870                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses           19552                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                     239911                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                       20104                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                     2961                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.timesIdled                            825                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                         130085                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads         44633                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores        17681                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads         6187                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores         1535                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch          183      0.65%      0.65% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return         1039      3.69%      4.34% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect         1232      4.37%      8.71% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect          229      0.81%      9.52% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond        23482     83.30%     92.82% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond         1415      5.02%     97.84% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%     97.84% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond          608      2.16%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total         28188                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch          171      1.59%      1.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return          419      3.89%      5.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect          672      6.24%     11.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect          165      1.53%     13.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond         8274     76.85%     90.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond          648      6.02%     96.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%     96.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond          417      3.87%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total        10766                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch           43      2.18%      2.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            1      0.05%      2.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect          200     10.12%     12.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect           65      3.29%     15.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond         1321     66.82%     82.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond          215     10.88%     93.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%     93.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond          132      6.68%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total         1977                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch           12      0.07%      0.07% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return          620      3.56%      3.63% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect          560      3.21%      6.84% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect           64      0.37%      7.21% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond        15208     87.29%     94.50% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond          767      4.40%     98.90% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%     98.90% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond          191      1.10%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total        17422                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch           12      0.76%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0      0.00%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect          119      7.54%      8.30% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect           63      3.99%     12.29% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond         1166     73.89%     86.19% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond          107      6.78%     92.97% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.97% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond          111      7.03%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total         1578                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget        16228     57.57%     57.57% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB        10813     38.36%     95.93% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS         1033      3.66%     99.60% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect          114      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total        28188                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch         1541     83.80%     83.80% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return          292     15.88%     99.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            1      0.05%     99.73% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect            5      0.27%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total         1839                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted            23665                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken         9706                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect             1977                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss           560                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted         1669                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted          308                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups               28188                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                1428                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                  14211                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.504151                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted            939                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups            837                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits               114                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses             723                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch          183      0.65%      0.65% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return         1039      3.69%      4.34% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect         1232      4.37%      8.71% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect          229      0.81%      9.52% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond        23482     83.30%     92.82% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond         1415      5.02%     97.84% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%     97.84% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond          608      2.16%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total        28188                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch           60      0.43%      0.43% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return         1036      7.41%      7.84% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect          252      1.80%      9.64% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect          227      1.62%     11.27% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond        11516     82.39%     93.66% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond          278      1.99%     95.65% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%     95.65% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond          608      4.35%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total        13977                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect          200     14.01%     14.01% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%     14.01% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond         1013     70.94%     84.94% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond          215     15.06%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total         1428                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect          200     14.01%     14.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond         1013     70.94%     84.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond          215     15.06%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total         1428                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups          837                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits          114                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses          723                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords          197                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords         1034                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.ras.pushes                1880                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                  1876                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes              1256                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                   620                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct                620                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.commit.commitSquashedInsts          74001                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls              9                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts             1720                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples       328976                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.622483                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.869615                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0         281787     85.66%     85.66% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1          11215      3.41%     89.06% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2           6191      1.88%     90.95% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3           7378      2.24%     93.19% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4           2533      0.77%     93.96% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5           1884      0.57%     94.53% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6           1113      0.34%     94.87% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7           2179      0.66%     95.53% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8          14696      4.47%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total       328976                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls                  624                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass          815      0.40%      0.40% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu       143889     70.26%     70.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           14      0.01%     70.67% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv         1170      0.57%     71.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd         5456      2.66%     73.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt           16      0.01%     73.91% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     73.91% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd          286      0.14%     74.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu         1871      0.91%     74.97% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt          630      0.31%     75.27% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc         1204      0.59%     75.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift           81      0.04%     75.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd         1024      0.50%     76.40% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.40% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.40% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt          576      0.28%     76.68% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.68% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.68% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult         1024      0.50%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead        30609     14.95%     92.13% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite        10841      5.29%     97.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total       204782                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples        14696                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commitStats0.numInsts              117336                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps                204782                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP        117336                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP          204782                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 4.005327                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.249668                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs             46726                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts             17584                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts           191980                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts           33949                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts          12777                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass          815      0.40%      0.40% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu       143889     70.26%     70.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult           14      0.01%     70.67% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv         1170      0.57%     71.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd         5456      2.66%     73.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt           16      0.01%     73.91% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.91% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd          286      0.14%     74.05% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu         1871      0.91%     74.97% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt          630      0.31%     75.27% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc         1204      0.59%     75.86% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift           81      0.04%     75.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd         1024      0.50%     76.40% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt          576      0.28%     76.68% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.68% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.68% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult         1024      0.50%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead        30609     14.95%     92.13% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite        10841      5.29%     97.42% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead         3340      1.63%     99.05% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite         1936      0.95%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total       204782                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl        17422                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl        16535                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl          875                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl        15208                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl         2202                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall          624                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn          620                       # Class of control type instructions committed (Count)
system.cpu8.decode.idleCycles                   91657                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles               203915                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                    36451                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles                 5964                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                  1897                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved               10352                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                  431                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts                296706                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                 2195                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts             254633                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches           20266                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts          43532                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts         15778                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           0.541808                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads        113716                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites        89904                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads         20191                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites        16988                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads       304195                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites       182312                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs            59310                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads       103916                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites            9                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches             11960                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                       222424                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                   4640                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                 234                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles         1205                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles        43467                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                    19491                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                  962                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples            339884                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.935987                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.436065                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                  291844     85.87%     85.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                    1534      0.45%     86.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                    1909      0.56%     86.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                    2311      0.68%     87.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                    3348      0.99%     88.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                    2704      0.80%     89.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                    4393      1.29%     90.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                    2156      0.63%     91.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                   29685      8.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total              339884                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts               178785                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            0.380419                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches             28188                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.059978                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles        70234                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                     1897                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                    119162                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                    6327                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts                279868                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                 324                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                   44633                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                  17681                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   10                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                      621                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                    5413                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents            88                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect           347                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect         1649                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                1996                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                  251717                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount                 250407                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                   191021                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                   311058                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.532816                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.614101                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                       8097                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                  10684                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                  22                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                 88                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                  4904                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                   652                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples             33949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            54.516716                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          153.117899                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9                 28796     84.82%     84.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                  11      0.03%     84.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                  11      0.03%     84.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                  17      0.05%     84.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                  21      0.06%     85.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                  44      0.13%     85.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                  35      0.10%     85.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                  23      0.07%     85.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                  35      0.10%     85.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                  22      0.06%     85.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109                15      0.04%     85.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119                21      0.06%     85.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                37      0.11%     85.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139                56      0.16%     85.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149                73      0.22%     86.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159                79      0.23%     86.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169                92      0.27%     86.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179               140      0.41%     86.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189               165      0.49%     87.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199               180      0.53%     87.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209               189      0.56%     88.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219               233      0.69%     89.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229               217      0.64%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239               222      0.65%     90.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249               196      0.58%     91.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259               179      0.53%     91.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269               198      0.58%     92.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279               163      0.48%     92.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289               168      0.49%     93.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299               118      0.35%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows            2193      6.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2638                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total               33949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                  41745                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                  15779                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                      797                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                      174                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                  19673                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                      460                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                  1897                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                   94436                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                 153175                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles          5112                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                    39067                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles                46197                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts                290311                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                  535                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                  8057                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                  2485                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents                 34538                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands             524321                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                     977977                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                  365531                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                    25322                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps               377435                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                  146886                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                     49                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                 32                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                    28186                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                          591750                       # The number of ROB reads (Count)
system.cpu8.rob.writes                         568525                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                  117336                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                    204782                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.workload.numSyscalls                   30                       # Number of system calls (Count)
system.cpu9.numCycles                         4813006                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              0.818429                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              1.221853                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       11539682                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                     127                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      11108252                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                  1881                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined             1218019                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined          2701507                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 10                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples            4639351                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              2.394355                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             2.545063                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                  1748149     37.68%     37.68% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                   526231     11.34%     49.02% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                   472621     10.19%     59.21% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   386494      8.33%     67.54% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   434998      9.38%     76.92% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   348976      7.52%     84.44% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   303633      6.54%     90.98% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   175365      3.78%     94.76% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                   242884      5.24%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total              4639351                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                  56558     44.57%     44.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     44.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     44.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                 1107      0.87%     45.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     45.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%     45.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     45.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     45.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     45.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     45.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     45.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     3      0.00%     45.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     45.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                   167      0.13%     45.58% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                   987      0.78%     46.35% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    5      0.00%     46.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     46.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     46.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0      0.00%     46.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                  62      0.05%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                1      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               2      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0      0.00%     46.41% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                 40799     32.15%     78.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                 9782      7.71%     86.27% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead            17236     13.58%     99.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite             189      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass        38711      0.35%      0.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu      6510344     58.61%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult         4164      0.04%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv        37042      0.33%     59.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       788877      7.10%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt          230      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd         7106      0.06%     66.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu       317365      2.86%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            6      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt        14892      0.13%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc        67712      0.61%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift          795      0.01%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd       351899      3.17%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt        96110      0.87%     74.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv        22552      0.20%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult       320245      2.88%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead      1153263     10.38%     87.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       497596      4.48%     92.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead       714472      6.43%     98.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite       164871      1.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      11108252                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        2.307966                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                             126898                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.011424                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                20574108                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                9476401                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses        7838065                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                  6410526                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                 3281733                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses         3158531                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                    7981217                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                     3215222                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                    28968                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.timesIdled                           1259                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                         173655                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.MemDepUnit__0.insertedLoads       1860067                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores       693470                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads       525561                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores       162925                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch          484      0.06%      0.06% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return        36987      4.56%      4.62% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect        40752      5.03%      9.65% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect          879      0.11%      9.76% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond       606080     74.80%     84.56% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond        96971     11.97%     96.53% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0      0.00%     96.53% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond        28155      3.47%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total        810308                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch          442      0.31%      0.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return         2672      1.88%      2.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect         6810      4.79%      6.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect          502      0.35%      7.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond       111064     78.20%     85.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond        18586     13.09%     98.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0      0.00%     98.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond         1952      1.37%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total       142028                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch          111      0.67%      0.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return           11      0.07%      0.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect          272      1.64%      2.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect          176      1.06%      3.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond        15335     92.60%     96.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond          311      1.88%     97.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0      0.00%     97.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond          345      2.08%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total        16561                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch           42      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return        34315      5.13%      5.14% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect        33942      5.08%     10.22% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect          377      0.06%     10.28% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond       495016     74.07%     84.35% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond        78385     11.73%     96.08% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0      0.00%     96.08% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond        26203      3.92%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total       668280                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch           42      0.28%      0.28% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0      0.00%      0.28% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect          162      1.07%      1.35% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect          157      1.04%      2.39% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond        14294     94.44%     96.83% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond          167      1.10%     97.93% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.93% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond          313      2.07%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total        15135                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget       368211     45.44%     45.44% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB       378194     46.67%     92.11% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS        36979      4.56%     96.68% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect        26924      3.32%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total       810308                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch         9129     60.52%     60.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return         5909     39.17%     99.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect           11      0.07%     99.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect           35      0.23%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total        15084                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted           606564                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken       242660                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect            16561                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss           777                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted        10060                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted         6501                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups              810308                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                9417                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                 536610                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.662230                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted           1306                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups          29034                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits             26924                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses            2110                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch          484      0.06%      0.06% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return        36987      4.56%      4.62% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect        40752      5.03%      9.65% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect          879      0.11%      9.76% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond       606080     74.80%     84.56% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond        96971     11.97%     96.53% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0      0.00%     96.53% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond        28155      3.47%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total       810308                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch          115      0.04%      0.04% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return        36980     13.51%     13.55% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect          372      0.14%     13.69% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect          873      0.32%     14.01% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond       206797     75.56%     89.56% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond          406      0.15%     89.71% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0      0.00%     89.71% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond        28155     10.29%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total       273698                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect          272      2.89%      2.89% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0      0.00%      2.89% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond         8834     93.81%     96.70% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond          311      3.30%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total         9417                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect          272      2.89%      2.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond         8834     93.81%     96.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond          311      3.30%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total         9417                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups        29034                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits        26924                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses         2110                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords          521                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords        29555                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.ras.pushes               44303                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                 44299                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes              9984                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                 34315                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct              34315                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.commit.commitSquashedInsts        1212533                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            117                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts            16269                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples      4475607                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     2.306232                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     3.061239                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0        2096678     46.85%     46.85% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1         724358     16.18%     63.03% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         184118      4.11%     67.15% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         302042      6.75%     73.89% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         122850      2.74%     76.64% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5          89639      2.00%     78.64% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6          69950      1.56%     80.20% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7         124001      2.77%     82.98% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         761971     17.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total      4475607                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls                34319                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass        33776      0.33%      0.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu      5965534     57.80%     58.12% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult         4123      0.04%     58.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv        34686      0.34%     58.50% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       777828      7.54%     66.03% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     66.03% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt          208      0.00%     66.04% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     66.04% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd         6392      0.06%     66.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.10% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu       310613      3.01%     69.11% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            6      0.00%     69.11% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt        12964      0.13%     69.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc        65105      0.63%     69.86% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.86% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift          399      0.00%     69.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     69.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd       349405      3.39%     73.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt        95359      0.92%     74.18% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     74.40% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult       319220      3.09%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead      1029072      9.97%     87.46% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       461950      4.48%     91.93% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead       669580      6.49%     98.42% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite       163042      1.58%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     10321790                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       761971                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commitStats0.numInsts             5880785                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps              10321790                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP       5880785                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP        10321790                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 0.818429                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 1.221853                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs           2323644                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts           3112437                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts          8059966                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts         1698652                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts         624992                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass        33776      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu      5965534     57.80%     58.12% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult         4123      0.04%     58.16% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv        34686      0.34%     58.50% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd       777828      7.54%     66.03% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     66.03% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt          208      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.04% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd         6392      0.06%     66.10% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.10% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu       310613      3.01%     69.11% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            6      0.00%     69.11% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt        12964      0.13%     69.23% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc        65105      0.63%     69.86% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.86% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift          399      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.87% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd       349405      3.39%     73.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt        95359      0.92%     74.18% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     74.40% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.40% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult       319220      3.09%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead      1029072      9.97%     87.46% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite       461950      4.48%     91.93% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead       669580      6.49%     98.42% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite       163042      1.58%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total     10321790                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl       668280                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl       607343                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl        60895                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl       495016                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl       173222                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall        34319                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn        34315                       # Class of control type instructions committed (Count)
system.cpu9.decode.idleCycles                  744160                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles              2216880                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                  1321334                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               339983                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                 16994                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved              363929                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                  647                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              11752712                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                 3201                       # Number of squashed instructions handled by decode (Count)
system.cpu9.executeStats0.numInsts           11079284                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches          703513                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts        1860385                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts        660046                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate           2.301947                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numCCRegReads       3566772                       # Number of times the CC registers were read (Count)
system.cpu9.executeStats0.numCCRegWrites      3248764                       # Number of times the CC registers were written (Count)
system.cpu9.executeStats0.numFpRegReads       3871071                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites      2909189                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntRegReads     11285040                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites      6285868                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs          2520431                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads      4246085                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numMiscRegWrites          117                       # Number of times the Misc registers were written (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.predictedBranches            442097                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                      3884487                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                  35262                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                 702                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles         2608                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles        61030                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                   595743                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                 3468                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples           4639351                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             2.602014                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            3.468802                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                 2774839     59.81%     59.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                   79746      1.72%     61.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                   99408      2.14%     63.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                   99934      2.15%     65.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                   93436      2.01%     67.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                  135113      2.91%     70.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                  154823      3.34%     74.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                  101370      2.19%     76.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                 1100682     23.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total             4639351                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetchStats0.numInsts              6907219                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            1.435115                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches            810308                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.168358                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.icacheStallCycles       672893                       # ICache total stall cycles (Cycle)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                    16994                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                    996620                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                   39645                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              11539809                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                 608                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 1860067                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                 693470                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                  123                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                    10847                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                   24239                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents           314                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect          7173                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect        11268                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts               18441                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                11003097                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               10996596                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                  8210948                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 14121307                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       2.284767                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.581458                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                     369884                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                 161415                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                 138                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                314                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                 68478                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads               65510                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                  1071                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           1698652                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean             6.631146                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev           29.017473                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               1624864     95.66%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19               20923      1.23%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29               11402      0.67%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                2850      0.17%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                1430      0.08%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                7831      0.46%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                 621      0.04%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                 276      0.02%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                 241      0.01%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                 299      0.02%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109               547      0.03%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119              1016      0.06%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129              1998      0.12%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139              4339      0.26%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149              4299      0.25%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159              2765      0.16%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169              3219      0.19%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179              2674      0.16%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189              1096      0.06%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199               758      0.04%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209               569      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219               278      0.02%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229               222      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239               198      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249               207      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259               267      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269               218      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279               205      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289               125      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299               124      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows            2791      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            1563                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             1698652                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                1857762                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                 660054                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     2959                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      407                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                 596122                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                      872                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                 16994                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                  832719                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                1333631                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles          7025                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  1561349                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles               887633                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              11653965                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                 9555                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                617101                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                 39262                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents                189074                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.fullRegistersEvents            193                       # Number of times there has been no free registers (Count)
system.cpu9.rename.renamedOperands           19340723                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   35909028                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                12384769                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                  3964367                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             16736791                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                 2603932                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                    175                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                149                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  1405925                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        15241940                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       23232609                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                 5880785                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  10321790                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples      5050.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.001661606500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState              10581                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                66                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                       4959                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                        95                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                     4959                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                      95                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     15.29                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                 4959                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                  95                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                   4106                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                    670                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    143                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean   1226.250000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean   405.054235                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev  2071.235119                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-255            2     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::256-511            1     25.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::4096-4351            1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     17.500000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    17.477704                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev            1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16               1     25.00%     25.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18               3     75.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                    256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                 317376                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                6080                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             130544149.90267064                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             2500845.78357607                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                   2430081000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                    480823.31                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0       317120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::ruby.dir_cntrl0         4480                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 130438851.132835850120                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::ruby.dir_cntrl0 1842728.472108680056                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0         4959                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::ruby.dir_cntrl0           95                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0    158497500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::ruby.dir_cntrl0  22234276000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     31961.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::ruby.dir_cntrl0 234045010.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0       317376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total        317376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::ruby.dir_cntrl0         6080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total         6080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0         4959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total           4959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::ruby.dir_cntrl0           95                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total            95                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0    130544150                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        130544150                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::ruby.dir_cntrl0      2500846                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total         2500846                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0    133044996                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       133044996                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                4955                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                 70                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0          334                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1          370                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2          320                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3          280                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4          297                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5          314                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6          328                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7          330                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8          371                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9          290                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10          309                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11          293                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12          256                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13          239                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14          269                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15          355                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            6                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            1                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            3                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            4                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            5                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            4                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6           11                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            4                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            5                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            2                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            6                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            4                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            6                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            6                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat               65591250                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat             24775000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat         158497500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               13237.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          31987.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits               2766                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                32                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           55.82                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          45.71                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples         2225                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   144.481798                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   104.740185                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   163.210587                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127         1312     58.97%     58.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255          571     25.66%     84.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383          168      7.55%     92.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511           78      3.51%     95.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           34      1.53%     97.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767           15      0.67%     97.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895           10      0.45%     98.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            4      0.18%     98.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           33      1.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total         2225                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.dramBytesRead           317120                       # Total bytes read (Byte)
system.mem_ctrls0.dram.dramBytesWritten          4480                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             130.438851                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW               1.842728                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   1.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               1.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              55.68                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy        8553720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy        4538820                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy      18371220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy       198360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy    622788840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy    409118400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy   1255337040                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   516.349399                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   1058116750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   1291940750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy        7347060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy        3905055                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy      17007480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy       167040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy    632803170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy    400685280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy   1253682765                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   515.668957                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE   1035786250                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT   1314271250                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples      5150.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.001378092500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState              10754                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                68                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                       5052                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                        98                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                     5052                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                      98                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     14.74                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                 5052                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                  98                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                   4164                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                    710                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean          1246                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean   503.528277                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev  1994.811938                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-255            2     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::256-511            1     25.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::4096-4351            1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18               4    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                 323328                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                6272                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             132992346.30132930                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             2579819.86095215                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                   2430511500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                    471943.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1       323328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::ruby.dir_cntrl1         4608                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 132992346.301329299808                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::ruby.dir_cntrl1 1895377.857026070822                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1         5052                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::ruby.dir_cntrl1           98                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1    161946000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::ruby.dir_cntrl1  17705416750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     32055.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::ruby.dir_cntrl1 180667517.86                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1       323328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total        323328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::ruby.dir_cntrl1         6272                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total         6272                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1         5052                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total           5052                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::ruby.dir_cntrl1           98                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total            98                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1    132992346                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        132992346                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::ruby.dir_cntrl1      2579820                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total         2579820                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1    135572166                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       135572166                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                5052                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                 72                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0          348                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1          363                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2          321                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3          285                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4          308                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5          315                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6          330                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7          333                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8          379                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9          296                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10          326                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11          297                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12          270                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13          256                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14          268                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15          357                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            3                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            6                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4           11                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            7                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            6                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            7                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            5                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            4                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            4                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            4                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            3                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            1                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            5                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat               67221000                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat             25260000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat         161946000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               13305.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          32055.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits               2817                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                37                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           55.76                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          51.39                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples         2268                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   144.507937                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   104.572852                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   164.341526                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127         1342     59.17%     59.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255          578     25.49%     84.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383          176      7.76%     92.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511           69      3.04%     95.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           42      1.85%     97.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767           10      0.44%     97.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895           12      0.53%     98.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023            6      0.26%     98.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           33      1.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total         2268                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.dramBytesRead           323328                       # Total bytes read (Byte)
system.mem_ctrls1.dram.dramBytesWritten          4608                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             132.992346                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW               1.895378                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   1.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               1.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              55.70                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy        8460900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy        4489485                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy      18585420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy       234900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy    601799730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy    426793440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy   1252131555                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   515.030908                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   1104128500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   1245929000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy        7746900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy        4117575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy      17485860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy       140940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy    631385010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy    401879520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy   1254523485                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   516.014764                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE   1038848750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT   1311208750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples      4996.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.002141791500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState             10459                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState               68                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                      4908                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                       91                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                    4908                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                     91                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                    3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                    18.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6                4908                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                 91                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                  4062                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                   652                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                   143                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                    38                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::mean         1218                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::gmean   426.862001                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::stdev  2031.708476                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::0-255            3     75.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::4096-4351            1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::18              4    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.bytesReadWrQ                   192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys                314112                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys               5824                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            129201590.58727716                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys            2395547.01374128                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                  2429733000                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                   486043.81                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10       313920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorWriteBytes::ruby.dir_cntrl10         4608                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 129122616.509901076555                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorWriteRate::ruby.dir_cntrl10 1895377.857026070822                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10         4908                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorWriteAccesses::ruby.dir_cntrl10           91                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10    153040000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorWriteTotalLat::ruby.dir_cntrl10  32286154500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     31181.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorWriteAvgLat::ruby.dir_cntrl10 354792906.59                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10       314112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total       314112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::ruby.dir_cntrl10         5824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::total         5824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10         4908                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total          4908                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::ruby.dir_cntrl10           91                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::total           91                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10    129201591                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       129201591                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::ruby.dir_cntrl10      2395547                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::total        2395547                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10    131597138                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      131597138                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts               4905                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts                72                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0          356                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1          358                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2          318                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3          284                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4          277                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5          322                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6          346                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7          337                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::8          381                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::9          297                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::10          307                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::11          296                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::12          237                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::13          232                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::14          228                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::15          329                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0            7                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1            5                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2            8                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3            5                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4            3                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5            7                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6            7                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7            6                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::8            3                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::9            2                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::10            2                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::11            5                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::12            2                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::13            2                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::15            7                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat              61071250                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat            24525000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat        153040000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              12450.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         31200.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits              2762                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits               36                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          56.31                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate         50.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples         2177                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean   146.256316                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean   103.600665                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev   173.706211                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::0-127         1323     60.77%     60.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-255          516     23.70%     84.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-383          156      7.17%     91.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-511           76      3.49%     95.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::512-639           33      1.52%     96.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::640-767           13      0.60%     97.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::768-895           16      0.73%     97.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::896-1023           11      0.51%     98.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::1024-1151           33      1.52%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total         2177                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.dramBytesRead          313920                       # Total bytes read (Byte)
system.mem_ctrls10.dram.dramBytesWritten         4608                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            129.122617                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW              1.895378                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  1.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              1.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             56.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy       8410920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy       4466715                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy     18549720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy       250560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy    620125800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy    411360960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy   1254932355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower   516.182942                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE   1063830750                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT   1286226750                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.actEnergy       7147140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preEnergy       3795000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.readEnergy     16471980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.writeEnergy       125280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actBackEnergy    636931680                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preBackEnergy    397208640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.totalEnergy   1253447400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.averagePower   515.572146                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::IDLE   1026783750                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT   1323273750                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples      4974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.001733134500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState             10409                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState               68                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                      4883                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                       95                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                    4883                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                     95                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                    4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                    15.15                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6                4883                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                 95                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                  4028                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                   661                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                   144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                    35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                    10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::mean  1205.750000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::gmean   460.702917                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::stdev  1959.357612                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::0-255            2     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::256-511            1     25.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::4096-4351            1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::18              4    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.bytesReadWrQ                   256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys                312512                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys               6080                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            128543473.27580978                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys            2500845.78357607                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                  2430446500                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                   488237.55                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11       312256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorWriteBytes::ruby.dir_cntrl11         4608                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 128438174.505974993110                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorWriteRate::ruby.dir_cntrl11 1895377.857026070822                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11         4883                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorWriteAccesses::ruby.dir_cntrl11           95                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11    151876750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorWriteTotalLat::ruby.dir_cntrl11  18494656000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     31103.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorWriteAvgLat::ruby.dir_cntrl11 194680589.47                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11       312512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total       312512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::ruby.dir_cntrl11         6080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::total         6080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11         4883                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total          4883                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::ruby.dir_cntrl11           95                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::total           95                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11    128543473                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       128543473                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::ruby.dir_cntrl11      2500846                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::total        2500846                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11    131044319                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      131044319                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts               4879                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts                72                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0          342                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1          345                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2          320                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3          281                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4          279                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5          328                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6          348                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7          332                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::8          376                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::9          296                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::10          308                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::11          288                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::12          236                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::13          231                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::14          244                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::15          325                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0            8                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1            1                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2            7                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3            2                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4            4                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5            8                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6            6                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7            9                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::8            4                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::9            2                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::11            6                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::12            1                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::13            2                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::15           10                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat              60395500                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat            24395000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat        151876750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              12378.66                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         31128.66                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits              2751                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits               40                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          56.38                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate         55.56                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples         2159                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean   146.734599                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean   104.594731                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev   170.228020                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::0-127         1295     59.98%     59.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-255          537     24.87%     84.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-383          143      6.62%     91.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-511           72      3.33%     94.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::512-639           42      1.95%     96.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::640-767           19      0.88%     97.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::768-895           12      0.56%     98.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::896-1023            7      0.32%     98.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::1024-1151           32      1.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total         2159                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.dramBytesRead          312256                       # Total bytes read (Byte)
system.mem_ctrls11.dram.dramBytesWritten         4608                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            128.438175                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW              1.895378                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  1.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              1.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             56.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy       8139600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy       4322505                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy     18385500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy       234900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy    616027500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy    414812160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy   1253689845                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   515.671869                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE   1072798250                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT   1277259250                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.actEnergy       7282800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preEnergy       3870900                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.readEnergy     16450560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.writeEnergy       140940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actBackEnergy    638846310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preBackEnergy    395596320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.totalEnergy   1253955510                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.averagePower   515.781143                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::IDLE   1022482250                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT   1327575250                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples      5055.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.002278843500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState             10589                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState               51                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                      4972                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                       84                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                    4972                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                     84                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                    1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                    18.59                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6                4972                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                 84                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                  4174                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                   621                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                   130                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                    35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::mean  1612.333333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::gmean   732.393522                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::stdev  2257.161123                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::256-511            2     66.67%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::4096-4351            1     33.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::18              3    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.bytesReadWrQ                    64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys                318208                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys               5376                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            130886370.90463367                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys            2211274.16653042                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                  2429510500                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                   480520.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12       318144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorWriteBytes::ruby.dir_cntrl12         3456                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 130860046.212174981833                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorWriteRate::ruby.dir_cntrl12 1421533.392769553233                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12         4972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorWriteAccesses::ruby.dir_cntrl12           84                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12    154252250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorWriteTotalLat::ruby.dir_cntrl12  21655668000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     31024.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorWriteAvgLat::ruby.dir_cntrl12 257805571.43                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12       318208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total       318208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::ruby.dir_cntrl12         5376                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::total         5376                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12         4972                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total          4972                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::ruby.dir_cntrl12           84                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::total           84                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12    130886371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       130886371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::ruby.dir_cntrl12      2211274                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::total        2211274                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12    133097645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      133097645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts               4971                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts                54                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0          335                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1          366                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2          318                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3          292                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4          294                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5          326                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6          336                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7          337                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::8          381                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::9          292                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::10          322                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::11          287                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::12          248                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::13          245                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::14          247                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::15          345                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0            3                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1            2                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2            4                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3            5                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4            6                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5            6                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6            5                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7            7                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::8            4                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::9            3                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::11            4                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::13            1                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat              61046000                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat            24855000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat        154252250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              12280.43                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         31030.43                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits              2818                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits               27                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          56.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate         50.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples         2179                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean   147.561267                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean   105.458752                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev   168.863424                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-127         1294     59.39%     59.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-255          534     24.51%     83.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-383          170      7.80%     91.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-511           74      3.40%     95.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-639           42      1.93%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::640-767           12      0.55%     97.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::768-895           16      0.73%     98.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::896-1023            7      0.32%     98.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::1024-1151           30      1.38%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total         2179                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.dramBytesRead          318144                       # Total bytes read (Byte)
system.mem_ctrls12.dram.dramBytesWritten         3456                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            130.860046                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW              1.421533                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  1.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              1.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             56.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy       8260980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy       4387020                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy     18592560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy       198360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy    614178420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy    416369280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy   1253754300                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   515.698381                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE   1076966500                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT   1273091000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.actEnergy       7304220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preEnergy       3882285                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.readEnergy     16900380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.writeEnergy        83520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actBackEnergy    637312440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preBackEnergy    396888000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.totalEnergy   1254138525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.averagePower   515.856421                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::IDLE   1025990750                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT   1324066750                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples      5031.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.002052258500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState             10565                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState               34                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                      4970                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                       65                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                    4970                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                     65                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                    4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                    15.80                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6                4970                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                 65                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                  4134                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                   661                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                   131                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                    34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::mean  2370.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::gmean  1057.595386                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::stdev  3000.254073                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::0-255            1     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::4352-4607            1     50.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::18              2    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.bytesReadWrQ                   256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys                318080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys               4160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            130833721.51971628                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys            1711105.00981520                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                  2429664000                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                   482554.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13       317824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorWriteBytes::ruby.dir_cntrl13         2304                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 130728422.749881491065                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorWriteRate::ruby.dir_cntrl13 947688.928513035411                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13         4970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorWriteAccesses::ruby.dir_cntrl13           65                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13    158906750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorWriteTotalLat::ruby.dir_cntrl13  11411924500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     31973.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorWriteAvgLat::ruby.dir_cntrl13 175568069.23                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13       318080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total       318080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::ruby.dir_cntrl13         4160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::total         4160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13         4970                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total          4970                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::ruby.dir_cntrl13           65                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::total           65                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13    130833722                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       130833722                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::ruby.dir_cntrl13      1711105                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::total        1711105                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13    132544827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      132544827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts               4966                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts                36                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0          346                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1          360                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2          333                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3          295                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4          293                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5          325                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6          350                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7          344                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::8          377                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::9          289                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::10          311                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::11          278                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::12          256                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::13          226                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::14          246                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::15          337                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0            3                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1            1                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3            1                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4            3                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5            3                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6            2                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7            2                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::8            2                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::11            5                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::12            2                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::13            2                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::15            7                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat              65794250                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat            24830000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat        158906750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              13248.94                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         31998.94                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits              2775                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits               18                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          55.88                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate         50.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples         2208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean   144.956522                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean   103.929285                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev   166.057725                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-127         1344     60.87%     60.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-255          508     23.01%     83.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-383          164      7.43%     91.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-511          101      4.57%     95.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-639           31      1.40%     97.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::640-767           11      0.50%     97.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::768-895            9      0.41%     98.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::896-1023            8      0.36%     98.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::1024-1151           32      1.45%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total         2208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.dramBytesRead          317824                       # Total bytes read (Byte)
system.mem_ctrls13.dram.dramBytesWritten         2304                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            130.728423                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW              0.947689                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  1.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              1.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             55.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy       8389500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy       4455330                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy     18892440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy        88740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy    615178200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy    415527360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy   1254299250                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower   515.922531                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE   1074867000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT   1275190500                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.actEnergy       7382760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preEnergy       3924030                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.readEnergy     16564800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.writeEnergy        99180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actBackEnergy    659296770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preBackEnergy    378374880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.totalEnergy   1257410100                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.averagePower   517.202097                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::IDLE    977571000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT   1372486500                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_ruby.dir_cntrl14::samples      5024.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.001631160500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState             10513                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState               51                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                      4946                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                       82                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                    4946                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                     82                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                    4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                    15.73                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6                4946                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                 82                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                  4075                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                   670                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                   131                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                    41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                    16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::mean  1602.666667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::gmean   610.987223                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::stdev  2371.883710                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::0-255            1     33.33%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::256-511            1     33.33%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::4096-4351            1     33.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::18              3    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.bytesReadWrQ                   256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys                316544                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys               5248                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            130201928.90070759                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys            2158624.78161303                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                  2429014500                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                   483097.55                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::ruby.dir_cntrl14       316288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorWriteBytes::ruby.dir_cntrl14         3456                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls14.requestorReadRate::ruby.dir_cntrl14 130096630.130872800946                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorWriteRate::ruby.dir_cntrl14 1421533.392769553233                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::ruby.dir_cntrl14         4946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorWriteAccesses::ruby.dir_cntrl14           82                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::ruby.dir_cntrl14    155525750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorWriteTotalLat::ruby.dir_cntrl14  15872704000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::ruby.dir_cntrl14     31444.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorWriteAvgLat::ruby.dir_cntrl14 193569560.98                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::ruby.dir_cntrl14       316544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total       316544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::ruby.dir_cntrl14         5248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::total         5248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.numReads::ruby.dir_cntrl14         4946                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total          4946                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::ruby.dir_cntrl14           82                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::total           82                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::ruby.dir_cntrl14    130201929                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       130201929                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::ruby.dir_cntrl14      2158625                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::total        2158625                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::ruby.dir_cntrl14    132360554                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      132360554                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts               4942                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts                54                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0          342                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1          350                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2          327                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3          281                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4          305                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5          327                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6          328                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7          315                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::8          377                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::9          293                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::10          315                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::11          297                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::12          246                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::13          230                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::14          268                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::15          341                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3            4                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4            7                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5            2                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6            2                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7            3                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::8            6                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::9            2                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::11            6                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::12            2                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::15           13                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat              62863250                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat            24710000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat        155525750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              12720.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         31470.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits              2747                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits               26                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          55.58                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate         48.15                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples         2222                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean   143.870387                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean   103.253635                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev   165.479814                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-127         1356     61.03%     61.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-255          525     23.63%     84.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-383          154      6.93%     91.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-511           92      4.14%     95.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-639           30      1.35%     97.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::640-767           18      0.81%     97.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::768-895           10      0.45%     98.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::896-1023            6      0.27%     98.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::1024-1151           31      1.40%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total         2222                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.dramBytesRead          316288                       # Total bytes read (Byte)
system.mem_ctrls14.dram.dramBytesWritten         3456                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            130.096630                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW              1.421533                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  1.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              1.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             55.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy       8253840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy       4383225                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy     18385500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy       125280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy    621671640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy    410059200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy   1254646365                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower   516.065308                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE   1060467000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT   1289590500                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.actEnergy       7618380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preEnergy       4049265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.readEnergy     16900380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.writeEnergy       156600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actBackEnergy    645009720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preBackEnergy    390406080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.totalEnergy   1255908105                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.averagePower   516.584291                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::IDLE   1008913500                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT   1341144000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_ruby.dir_cntrl15::samples      5008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.001915814500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState             10511                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState               34                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                      4953                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                       56                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                    4953                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                     56                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                    1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                    11.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6                4953                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                 56                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                  4087                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                   683                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                   142                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                    34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::mean         2444                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::gmean   949.543048                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::stdev  3184.808942                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::0-255            1     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::4608-4863            1     50.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::18              2    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.bytesReadWrQ                    64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys                316992                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys               3584                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            130386201.74791846                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys            1474182.77768694                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                  2429566500                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                   485040.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::ruby.dir_cntrl15       316928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorWriteBytes::ruby.dir_cntrl15         2304                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls15.requestorReadRate::ruby.dir_cntrl15 130359877.055459767580                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorWriteRate::ruby.dir_cntrl15 947688.928513035411                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::ruby.dir_cntrl15         4953                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorWriteAccesses::ruby.dir_cntrl15           56                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::ruby.dir_cntrl15    153550000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorWriteTotalLat::ruby.dir_cntrl15  12609095500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::ruby.dir_cntrl15     31001.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorWriteAvgLat::ruby.dir_cntrl15 225162419.64                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::ruby.dir_cntrl15       316992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total       316992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::ruby.dir_cntrl15         3584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::total         3584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.numReads::ruby.dir_cntrl15         4953                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total          4953                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::ruby.dir_cntrl15           56                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::total           56                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::ruby.dir_cntrl15    130386202                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       130386202                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::ruby.dir_cntrl15      1474183                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::total        1474183                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::ruby.dir_cntrl15    131860385                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      131860385                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts               4952                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts                36                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0          350                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1          348                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2          327                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3          284                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4          302                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5          338                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6          330                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7          330                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::8          370                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::9          289                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::10          320                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::11          286                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::12          248                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::13          220                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::14          257                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::15          353                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0            2                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2            4                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3            2                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4            2                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5            2                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7            1                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::8            2                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::9            3                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::11            3                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::13            1                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::15           10                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat              60700000                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat            24760000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat        153550000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              12257.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         31007.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits              2757                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits               17                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          55.67                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate         47.22                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples         2213                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean   144.224130                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean   103.239059                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev   167.628821                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-127         1346     60.82%     60.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-255          536     24.22%     85.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-383          150      6.78%     91.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-511           73      3.30%     95.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-639           38      1.72%     96.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::640-767           19      0.86%     97.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::768-895           11      0.50%     98.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::896-1023            9      0.41%     98.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::1024-1151           31      1.40%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total         2213                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.dramBytesRead          316928                       # Total bytes read (Byte)
system.mem_ctrls15.dram.dramBytesWritten         2304                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            130.359877                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW              0.947689                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  1.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              1.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             55.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy       8568000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy       4550205                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy     18628260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy        83520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy    628089270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy    404654880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy   1256341815                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower   516.762686                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE   1046377250                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT   1303680250                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.actEnergy       7239960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preEnergy       3848130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.readEnergy     16729020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.writeEnergy       104400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actBackEnergy    637404780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preBackEnergy    396810240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.totalEnergy   1253904210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.averagePower   515.760042                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::IDLE   1025653250                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT   1324404250                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples      5094.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.001640269500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState              10678                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState                66                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                       5005                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                        94                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                     5005                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                      94                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                     5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     15.63                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                 5005                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                  94                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                   4167                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                    674                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                    128                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                     24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean   1227.750000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean   467.034299                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev  1995.508686                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-255            2     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::256-511            1     25.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::4096-4351            1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     17.500000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    17.477704                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev            1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16               1     25.00%     25.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18               3     75.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                    320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                 320320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys                6016                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             131755085.75577062                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             2474521.09111737                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                   2430555000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                    476672.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2       320000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::ruby.dir_cntrl2         4480                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 131623462.293477147818                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::ruby.dir_cntrl2 1842728.472108680056                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2         5005                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::ruby.dir_cntrl2           94                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2    158739250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::ruby.dir_cntrl2  19846729500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     31716.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::ruby.dir_cntrl2 211135420.21                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2       320320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total        320320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::ruby.dir_cntrl2         6016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total         6016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2         5005                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total           5005                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::ruby.dir_cntrl2           94                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total            94                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2    131755086                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        131755086                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::ruby.dir_cntrl2      2474521                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total         2474521                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2    134229607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       134229607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts                5000                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts                 70                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0          333                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1          366                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2          319                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3          293                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4          310                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5          320                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6          347                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7          336                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8          387                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9          290                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10          325                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11          291                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12          238                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13          242                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14          260                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15          343                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0            4                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1            4                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2            4                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3            3                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4            9                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5            9                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6            7                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7            3                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8            6                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11            3                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12            1                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13            2                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15           11                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat               64989250                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat             25000000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat         158739250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               12997.85                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          31747.85                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits               2770                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits                37                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           55.40                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          52.86                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples         2262                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   143.391689                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   103.418558                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   164.179548                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127         1371     60.61%     60.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255          533     23.56%     84.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383          188      8.31%     92.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511           67      2.96%     95.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639           38      1.68%     97.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767           16      0.71%     97.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895           13      0.57%     98.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023            3      0.13%     98.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151           33      1.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total         2262                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.dramBytesRead           320000                       # Total bytes read (Byte)
system.mem_ctrls2.dram.dramBytesWritten          4480                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             131.623462                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW               1.842728                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   1.04                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               1.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              55.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy        8675100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy        4607130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy      18735360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy       224460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy    633395400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy    400186560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy   1257591690                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   517.276789                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE   1034673500                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT   1315384000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.actEnergy        7482720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preEnergy        3977160                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.readEnergy      16964640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.writeEnergy       140940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actBackEnergy    631409520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preBackEnergy    401858880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.totalEnergy   1253601540                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.averagePower   515.635547                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::IDLE   1038805000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT   1311252500                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples      5105.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.001465041500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState              10680                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState                68                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                       5014                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                        93                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                     5014                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                      93                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                     2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     14.96                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                 5014                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                  93                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                   4122                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                    715                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                    137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                     31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean          1238                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean   417.606665                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev  2070.355203                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-255            2     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::256-511            1     25.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::4096-4351            1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18               4    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                    128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                 320896                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys                5952                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             131992007.98789887                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             2448196.39865867                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                   2430233000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                    475863.13                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3       320768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::ruby.dir_cntrl3         4608                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 131939358.602981492877                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::ruby.dir_cntrl3 1895377.857026070822                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3         5014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::ruby.dir_cntrl3           93                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3    160185750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::ruby.dir_cntrl3  20331115750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     31947.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::ruby.dir_cntrl3 218614147.85                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3       320896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total        320896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::ruby.dir_cntrl3         5952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total         5952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3         5014                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total           5014                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::ruby.dir_cntrl3           93                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total            93                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3    131992008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        131992008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::ruby.dir_cntrl3      2448196                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total         2448196                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3    134440204                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       134440204                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts                5012                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts                 72                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0          345                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1          359                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2          323                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3          286                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4          297                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5          315                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6          330                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7          337                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8          395                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9          292                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10          327                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11          291                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12          255                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13          247                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14          266                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15          347                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0            9                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2            8                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3            8                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4            7                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5            8                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6           11                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7            6                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8            2                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15            5                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat               66210750                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat             25060000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat         160185750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               13210.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          31960.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits               2767                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits                36                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           55.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          50.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples         2279                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   142.687143                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   102.953074                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   165.889721                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127         1384     60.73%     60.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255          552     24.22%     84.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383          174      7.63%     92.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511           75      3.29%     95.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639           31      1.36%     97.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767            9      0.39%     97.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895           11      0.48%     98.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023            4      0.18%     98.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151           39      1.71%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total         2279                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.dramBytesRead           320768                       # Total bytes read (Byte)
system.mem_ctrls3.dram.dramBytesWritten          4608                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             131.939359                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW               1.895378                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   1.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               1.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              55.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy        8596560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy        4561590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy      18506880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy       313200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy    619693740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy    411724800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy   1255164450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   516.278408                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE   1064843500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT   1285214000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.actEnergy        7689780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preEnergy        4087215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.readEnergy      17278800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.writeEnergy        62640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actBackEnergy    634892790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preBackEnergy    398925600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.totalEnergy   1254704505                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.averagePower   516.089222                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::IDLE   1031089750                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT   1318967750                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples      5160.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.001770870500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState              10755                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState                83                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                       5056                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                       109                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                     5056                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                     109                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                     5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                     16.53                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                 5056                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                 109                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                   4137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                    725                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                    144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                     35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::mean    999.800000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::gmean   338.646977                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::stdev  1799.806434                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::0-255            3     60.00%     60.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::256-511            1     20.00%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::4096-4351            1     20.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::total            5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::mean     17.600000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::gmean    17.580936                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::stdev     0.894427                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::16               1     20.00%     20.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::18               4     80.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::total            5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.bytesReadWrQ                    320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                 323584                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys                6976                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             133097645.07116409                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             2869391.47799780                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                   2430648000                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                    470599.81                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4       323264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorWriteBytes::ruby.dir_cntrl4         5632                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 132966021.608870610595                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorWriteRate::ruby.dir_cntrl4 2316572.936365197878                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4         5056                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::ruby.dir_cntrl4          109                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4    157883500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorWriteTotalLat::ruby.dir_cntrl4  27680678250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     31226.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::ruby.dir_cntrl4 253951176.61                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4       323584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total        323584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::ruby.dir_cntrl4         6976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total         6976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4         5056                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total           5056                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::ruby.dir_cntrl4          109                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total           109                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4    133097645                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        133097645                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::ruby.dir_cntrl4      2869391                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total         2869391                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4    135967037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       135967037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts                5051                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts                 88                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0          333                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1          373                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2          315                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3          289                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4          311                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5          329                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6          345                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7          329                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8          374                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9          304                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10          326                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11          304                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12          260                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13          244                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14          264                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15          351                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0            4                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2            7                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3            4                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4            9                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5            9                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6            7                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7            7                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8            5                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9            5                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11            4                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12            2                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13            6                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15           12                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat               63177250                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat             25255000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat         157883500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               12507.87                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          31257.87                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits               2891                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits                46                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           57.24                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate          52.27                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples         2200                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean   149.381818                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean   106.735827                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev   173.803514                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-127         1260     57.27%     57.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-255          594     27.00%     84.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-383          173      7.86%     92.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-511           69      3.14%     95.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-639           29      1.32%     96.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::640-767           13      0.59%     97.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::768-895           16      0.73%     97.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::896-1023            8      0.36%     98.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::1024-1151           38      1.73%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total         2200                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.dramBytesRead           323264                       # Total bytes read (Byte)
system.mem_ctrls4.dram.dramBytesWritten          5632                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             132.966022                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW               2.316573                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   1.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               1.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              57.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy        8182440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy        4345275                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy      18735360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy       261000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy    603512010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy    425351520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy   1252155285                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   515.040669                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE   1100331250                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT   1249726250                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.actEnergy        7539840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preEnergy        4003725                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.readEnergy      17328780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.writeEnergy       198360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actBackEnergy    643149810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preBackEnergy    391972320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.totalEnergy   1255960515                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.averagePower   516.605848                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::IDLE   1013015000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT   1337042500                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples      5094.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.002229859500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState              10624                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState               102                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                       4972                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                       123                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                     4972                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                     123                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                     20.21                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                 4972                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                 123                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                   4076                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                    725                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                    141                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                     21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::mean    824.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::gmean   301.383220                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::stdev  1557.592726                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::0-127            1     16.67%     16.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::128-255            4     66.67%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::3968-4095            1     16.67%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::total            6                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::18               6    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::total            6                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                 318208                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys                7872                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             130886370.90463367                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             3237937.17241954                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                   2430717000                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                    477078.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5       318144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorWriteBytes::ruby.dir_cntrl5         6912                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 130860046.212174981833                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorWriteRate::ruby.dir_cntrl5 2843066.785539106466                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5         4972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::ruby.dir_cntrl5          123                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5    155620500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorWriteTotalLat::ruby.dir_cntrl5  33198956500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     31299.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::ruby.dir_cntrl5 269910215.45                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5       318208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total        318208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::ruby.dir_cntrl5         7872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total         7872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5         4972                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total           4972                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::ruby.dir_cntrl5          123                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total           123                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5    130886371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        130886371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::ruby.dir_cntrl5      3237937                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total         3237937                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5    134124308                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       134124308                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts                4971                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts                108                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0          334                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1          379                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2          311                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3          289                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4          319                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5          338                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6          347                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7          325                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8          372                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9          290                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10          310                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11          283                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12          234                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13          230                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14          245                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15          365                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0            7                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2            8                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3           12                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4           12                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5           11                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6           12                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7           12                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8            5                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9            4                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10            2                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12            3                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13            4                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15           10                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat               62414250                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat             24855000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat         155620500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               12555.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          31305.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits               2839                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits                53                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           57.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate          49.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples         2185                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean   148.679176                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean   106.225478                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev   172.911335                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-127         1269     58.08%     58.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-255          578     26.45%     84.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-383          154      7.05%     91.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-511           89      4.07%     95.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-639           20      0.92%     96.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::640-767           15      0.69%     97.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::768-895           14      0.64%     97.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::896-1023           11      0.50%     98.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::1024-1151           35      1.60%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total         2185                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.dramBytesRead           318144                       # Total bytes read (Byte)
system.mem_ctrls5.dram.dramBytesWritten          6912                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             130.860046                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW               2.843067                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   1.04                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               1.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              56.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy        8325240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy        4421175                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy      18863880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy       401940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy    600279540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy    428073600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy   1252133055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower   515.031525                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE   1107586750                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT   1242470750                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.actEnergy        7289940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preEnergy        3870900                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.readEnergy      16629060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.writeEnergy       161820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actBackEnergy    646735110                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preBackEnergy    388953120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.totalEnergy   1255407630                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.averagePower   516.378434                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::IDLE   1005042000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT   1345015500                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples      5042.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.001808464500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState              10555                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState                68                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                       4948                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                        97                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                     4948                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                      97                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                     3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                     15.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                 4948                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                  97                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                   4072                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                    679                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                    155                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                     32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::mean   1215.250000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::gmean   453.554276                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::stdev  1961.768823                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::0-255            2     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::256-511            1     25.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::4096-4351            1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::18               4    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.bytesReadWrQ                    192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                 316672                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys                6208                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             130254578.28562498                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             2553495.16849346                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                   2431133000                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                    481889.59                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6       316480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorWriteBytes::ruby.dir_cntrl6         4608                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 130175604.208248898387                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorWriteRate::ruby.dir_cntrl6 1895377.857026070822                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6         4948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::ruby.dir_cntrl6           97                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6    156000250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorWriteTotalLat::ruby.dir_cntrl6  19335790500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     31527.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::ruby.dir_cntrl6 199338046.39                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6       316672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total        316672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::ruby.dir_cntrl6         6208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total         6208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6         4948                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total           4948                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::ruby.dir_cntrl6           97                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total            97                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6    130254578                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        130254578                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::ruby.dir_cntrl6      2553495                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total         2553495                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6    132808073                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       132808073                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts                4945                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts                 72                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0          330                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1          349                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2          312                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3          277                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4          302                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5          311                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6          340                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7          322                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8          380                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9          300                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10          315                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11          305                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12          262                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13          244                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14          254                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15          342                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0            4                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3            5                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4            4                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5            9                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6            2                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7            5                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8            8                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9            2                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10            5                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11            5                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12            2                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13            3                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15           12                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat               63281500                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat             24725000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat         156000250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               12797.07                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          31547.07                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits               2792                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits                33                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           56.46                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate          45.83                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples         2191                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean   146.490187                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean   104.787123                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev   170.692896                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-127         1300     59.33%     59.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-255          559     25.51%     84.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-383          160      7.30%     92.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-511           68      3.10%     95.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-639           31      1.41%     96.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::640-767           16      0.73%     97.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::768-895           14      0.64%     98.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::896-1023           10      0.46%     98.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::1024-1151           33      1.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total         2191                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.dramBytesRead           316480                       # Total bytes read (Byte)
system.mem_ctrls6.dram.dramBytesWritten          4608                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             130.175604                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW               1.895378                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   1.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               1.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              56.31                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy        8203860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy        4356660                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy      18157020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy       177480                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy    618538350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy    412697760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy   1253898810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower   515.757821                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE   1067379500                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT   1282678000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.actEnergy        7447020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preEnergy        3958185                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.readEnergy      17150280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.writeEnergy       198360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actBackEnergy    639850080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preBackEnergy    394751040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.totalEnergy   1255122645                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.averagePower   516.261213                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::IDLE   1020456500                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT   1329601000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples      5182.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.001420660750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState              10815                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState                69                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                       5085                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                       102                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                     5085                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                     102                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                     5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                     15.62                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                 5085                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                 102                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                   4171                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                    728                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                    135                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                     36                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::mean   1255.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::gmean   462.389899                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::stdev  2071.117975                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::0-255            3     75.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::4352-4607            1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::mean     18.250000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::gmean    18.244954                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::stdev     0.500000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::18               3     75.00%     75.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::19               1     25.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.bytesReadWrQ                    320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                 325440                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys                6528                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             133861061.15246625                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             2685118.63078693                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                   2429953500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                    468469.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7       325120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorWriteBytes::ruby.dir_cntrl7         4672                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 133729437.690172776580                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorWriteRate::ruby.dir_cntrl7 1921702.549484766321                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7         5085                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::ruby.dir_cntrl7          102                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7    162126500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorWriteTotalLat::ruby.dir_cntrl7  17107259000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     31883.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::ruby.dir_cntrl7 167718225.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7       325440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total        325440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::ruby.dir_cntrl7         6528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total         6528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7         5085                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total           5085                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::ruby.dir_cntrl7          102                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total           102                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7    133861061                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        133861061                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::ruby.dir_cntrl7      2685119                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total         2685119                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7    136546180                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       136546180                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts                5080                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts                 73                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0          341                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1          362                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2          341                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3          277                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4          320                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5          339                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6          343                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7          340                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8          371                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9          291                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10          320                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11          315                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12          259                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13          244                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14          254                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15          363                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0            6                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1            4                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3            4                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4            6                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5           10                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6            5                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7            3                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8            6                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10            2                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11            4                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12            4                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13            2                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15           14                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat               66876500                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat             25400000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat         162126500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               13164.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          31914.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits               2859                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits                36                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           56.28                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate          49.32                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples         2257                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean   146.091272                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean   105.472666                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev   167.091920                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-127         1306     57.86%     57.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-255          610     27.03%     84.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-383          155      6.87%     91.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-511           85      3.77%     95.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-639           31      1.37%     96.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::640-767           20      0.89%     97.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::768-895            9      0.40%     98.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::896-1023            8      0.35%     98.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::1024-1151           33      1.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total         2257                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.dramBytesRead           325120                       # Total bytes read (Byte)
system.mem_ctrls7.dram.dramBytesWritten          4672                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             133.729438                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW               1.921703                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   1.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               1.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              56.18                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy        8453760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy        4489485                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy      19013820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy       208800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy    621471000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy    410228160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy   1255632705                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   516.471013                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE   1060910500                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT   1289147000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.actEnergy        7668360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preEnergy        4075830                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.readEnergy      17257380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.writeEnergy       172260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actBackEnergy    640932510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preBackEnergy    393839520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.totalEnergy   1255713540                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.averagePower   516.504262                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::IDLE   1017922500                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT   1332135000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples      5053.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.001329835750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState              10593                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState                51                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                       4975                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                        79                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                     4975                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                      79                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                     14.63                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                 4975                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                  79                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                   4111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                    684                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                    143                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                     30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::mean   1638.333333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::gmean   808.427253                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::stdev  2219.713120                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::256-511            2     66.67%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::4096-4351            1     33.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::18               3    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                 318400                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys                5056                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             130965344.98200975                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys             2079650.70423694                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                   2430905500                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                    480986.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8       318336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorWriteBytes::ruby.dir_cntrl8         3456                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 130939020.289551064372                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorWriteRate::ruby.dir_cntrl8 1421533.392769553233                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8         4975                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorWriteAccesses::ruby.dir_cntrl8           79                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8    157438250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorWriteTotalLat::ruby.dir_cntrl8  15974161250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     31645.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorWriteAvgLat::ruby.dir_cntrl8 202204572.78                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8       318400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total        318400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::ruby.dir_cntrl8         5056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::total         5056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8         4975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total           4975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::ruby.dir_cntrl8           79                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::total            79                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8    130965345                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        130965345                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::ruby.dir_cntrl8      2079651                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::total         2079651                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8    133044996                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       133044996                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts                4974                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts                 54                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0          339                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1          355                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2          342                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3          285                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4          303                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5          340                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6          354                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7          334                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::8          379                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::9          283                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::10          311                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::11          287                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::12          226                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::13          242                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::14          254                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::15          340                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0            5                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2            3                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3            3                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4            4                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5            3                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6            4                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7            2                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::8            4                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::9            2                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::11            3                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::12            1                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::13            1                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::14            2                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::15           14                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat               64175750                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat             24870000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat         157438250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               12902.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          31652.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits               2786                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits                25                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           56.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate          46.30                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples         2216                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean   145.184116                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean   103.616647                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev   169.602202                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-127         1343     60.60%     60.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-255          538     24.28%     84.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-383          144      6.50%     91.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-511           83      3.75%     95.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-639           47      2.12%     97.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::640-767           11      0.50%     97.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::768-895            7      0.32%     98.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::896-1023            6      0.27%     98.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::1024-1151           37      1.67%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total         2216                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.dramBytesRead           318336                       # Total bytes read (Byte)
system.mem_ctrls8.dram.dramBytesWritten          3456                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             130.939020                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW               1.421533                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   1.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               1.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              55.91                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy        8560860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy        4546410                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy      18935280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy       140940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy    631549170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy    401741280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy   1257241620                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   517.132797                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE   1038936500                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT   1311121000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.actEnergy        7268520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preEnergy        3863310                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.readEnergy      16579080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.writeEnergy       140940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actBackEnergy    634800450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preBackEnergy    399003360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.totalEnergy   1253423340                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.averagePower   515.562249                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::IDLE   1031528750                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT   1318528750                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples      5093.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.002404961500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState              10646                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState                79                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                       4995                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                        99                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                     4995                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                      99                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                     19.34                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                 4995                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                  99                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                   4163                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                    678                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                    114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                     29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::mean           997                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::gmean   368.310114                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::stdev  1775.177315                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::0-255            4     80.00%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::4096-4351            1     20.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::total            5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::mean     16.800000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::gmean    16.771851                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::stdev     1.095445                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::16               3     60.00%     60.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::18               2     40.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::total            5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                 319680                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys                6336                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             131491838.83118367                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys             2606144.55341085                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                   2431002500                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                    477228.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9       319616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorWriteBytes::ruby.dir_cntrl9         5376                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 131465514.138724967837                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorWriteRate::ruby.dir_cntrl9 2211274.166530415881                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9         4995                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorWriteAccesses::ruby.dir_cntrl9           99                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9    157324500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorWriteTotalLat::ruby.dir_cntrl9  33145499250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     31496.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorWriteAvgLat::ruby.dir_cntrl9 334803022.73                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9       319680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total        319680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::ruby.dir_cntrl9         6336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::total         6336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9         4995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total           4995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::ruby.dir_cntrl9           99                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::total            99                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9    131491839                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        131491839                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::ruby.dir_cntrl9      2606145                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::total         2606145                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9    134097983                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       134097983                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts                4994                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts                 84                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0          346                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1          366                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2          337                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3          294                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4          286                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5          329                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6          343                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7          333                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::8          375                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::9          288                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::10          313                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::11          291                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::12          220                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::13          255                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::14          258                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::15          360                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0            7                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2            7                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3            4                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4            5                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5            9                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6            8                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7            4                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::8            6                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::9            6                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::10            4                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::11            3                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::12            2                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::13            3                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::15           13                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat               63687000                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat             24970000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat         157324500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               12752.70                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          31502.70                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits               2832                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits                45                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           56.71                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate          53.57                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples         2200                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean   147.694545                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean   104.844886                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev   173.025995                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-127         1317     59.86%     59.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-255          550     25.00%     84.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-383          146      6.64%     91.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-511           69      3.14%     94.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-639           45      2.05%     96.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::640-767           18      0.82%     97.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::768-895           12      0.55%     98.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::896-1023            7      0.32%     98.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::1024-1151           36      1.64%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total         2200                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.dramBytesRead           319616                       # Total bytes read (Byte)
system.mem_ctrls9.dram.dramBytesWritten          5376                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             131.465514                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW               2.211274                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   1.04                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               1.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              56.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy        8139600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy        4322505                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy      18806760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy       245340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy    610496790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy    419469600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy   1253248275                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   515.490241                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE   1085059500                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT   1264998000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.actEnergy        7575540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preEnergy        4026495                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.readEnergy      16850400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.writeEnergy       193140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actBackEnergy    637590030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preBackEnergy    396654240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.totalEnergy   1254657525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.averagePower   516.069898                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::IDLE   1025339750                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT   1324717750                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples     10766909                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.782034                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.473781                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     1.576236                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |     6406076     59.50%     59.50% |     3571969     33.18%     92.67% |      494953      4.60%     97.27% |      116707      1.08%     98.35% |       80629      0.75%     99.10% |       29457      0.27%     99.38% |       30326      0.28%     99.66% |       17992      0.17%     99.83% |       18800      0.17%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total     10766909                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size         1024                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket        10239                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples       10887047                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          2.875825                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.062355                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        23.888046                       (Unspecified)
system.ruby.m_latencyHistSeqr            |    10886619    100.00%    100.00% |         401      0.00%    100.00% |          20      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total         10887047                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples     10770376                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.011925                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.008090                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.165911                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |    10770296    100.00%    100.00% |           1      0.00%    100.00% |          37      0.00%    100.00% |          41      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total      10770376                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size         1024                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket        10239                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples       116671                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    174.940028                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   134.365132                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev   152.707178                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |      116243     99.63%     99.63% |         401      0.34%     99.98% |          20      0.02%     99.99% |           4      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total       116671                       (Unspecified)
system.ruby.Directory_Controller.GETX    |        1031      6.25%      6.25% |        1066      6.47%     12.72% |        1026      6.22%     18.95% |        1014      6.15%     25.10% |        1051      6.38%     31.47% |        1076      6.53%     38.00% |        1050      6.37%     44.37% |        1062      6.44%     50.82% |        1049      6.36%     57.18% |        1072      6.50%     63.68% |        1020      6.19%     69.87% |        1037      6.29%     76.16% |        1008      6.12%     82.28% |         990      6.01%     88.28% |         973      5.90%     94.19% |         958      5.81%    100.00% (Unspecified)
system.ruby.Directory_Controller.GETX::total        16483                       (Unspecified)
system.ruby.Directory_Controller.GETS    |        3929      6.21%      6.21% |        3987      6.30%     12.50% |        3980      6.29%     18.79% |        4000      6.32%     25.11% |        4011      6.34%     31.45% |        3897      6.16%     37.60% |        3902      6.16%     43.77% |        4028      6.36%     50.13% |        3939      6.22%     56.35% |        3945      6.23%     62.58% |        3912      6.18%     68.76% |        3854      6.09%     74.85% |        3965      6.26%     81.12% |        3980      6.29%     87.40% |        3973      6.28%     93.68% |        4001      6.32%    100.00% (Unspecified)
system.ruby.Directory_Controller.GETS::total        63303                       (Unspecified)
system.ruby.Directory_Controller.PUTX    |          95      6.50%      6.50% |          98      6.70%     13.20% |          94      6.43%     19.63% |          93      6.36%     25.99% |         109      7.46%     33.45% |         123      8.41%     41.86% |          97      6.63%     48.50% |         102      6.98%     55.47% |          79      5.40%     60.88% |          99      6.77%     67.65% |          91      6.22%     73.87% |          95      6.50%     80.37% |          84      5.75%     86.11% |          65      4.45%     90.56% |          82      5.61%     96.17% |          56      3.83%    100.00% (Unspecified)
system.ruby.Directory_Controller.PUTX::total         1462                       (Unspecified)
system.ruby.Directory_Controller.Unblock |        3923      6.21%      6.21% |        3980      6.30%     12.51% |        3974      6.29%     18.80% |        3994      6.32%     25.12% |        4002      6.33%     31.46% |        3888      6.15%     37.61% |        3895      6.17%     43.78% |        4017      6.36%     50.13% |        3933      6.23%     56.36% |        3938      6.23%     62.59% |        3906      6.18%     68.78% |        3850      6.09%     74.87% |        3953      6.26%     81.13% |        3968      6.28%     87.41% |        3965      6.28%     93.68% |        3991      6.32%    100.00% (Unspecified)
system.ruby.Directory_Controller.Unblock::total        63177                       (Unspecified)
system.ruby.Directory_Controller.Last_Unblock |           6      4.80%      4.80% |           7      5.60%     10.40% |           6      4.80%     15.20% |           6      4.80%     20.00% |           9      7.20%     27.20% |           9      7.20%     34.40% |           7      5.60%     40.00% |          11      8.80%     48.80% |           6      4.80%     53.60% |           6      4.80%     58.40% |           6      4.80%     63.20% |           4      3.20%     66.40% |          12      9.60%     76.00% |          12      9.60%     85.60% |           8      6.40%     92.00% |          10      8.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.Last_Unblock::total          125                       (Unspecified)
system.ruby.Directory_Controller.Exclusive_Unblock |        1030      6.28%      6.28% |        1065      6.50%     12.78% |        1025      6.25%     19.04% |        1014      6.19%     25.22% |        1045      6.38%     31.60% |        1075      6.56%     38.16% |        1046      6.38%     44.54% |        1057      6.45%     50.99% |        1036      6.32%     57.31% |        1050      6.41%     63.72% |         996      6.08%     69.79% |        1029      6.28%     76.07% |        1007      6.14%     82.21% |         990      6.04%     88.26% |         973      5.94%     94.19% |         952      5.81%    100.00% (Unspecified)
system.ruby.Directory_Controller.Exclusive_Unblock::total        16390                       (Unspecified)
system.ruby.Directory_Controller.Dirty_Writeback |          95      6.50%      6.50% |          98      6.70%     13.20% |          94      6.43%     19.63% |          93      6.36%     25.99% |         109      7.46%     33.45% |         123      8.41%     41.86% |          97      6.63%     48.50% |         102      6.98%     55.47% |          79      5.40%     60.88% |          99      6.77%     67.65% |          91      6.22%     73.87% |          95      6.50%     80.37% |          84      5.75%     86.11% |          65      4.45%     90.56% |          82      5.61%     96.17% |          56      3.83%    100.00% (Unspecified)
system.ruby.Directory_Controller.Dirty_Writeback::total         1462                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data_Cache |        4959      6.22%      6.22% |        5052      6.34%     12.56% |        5005      6.28%     18.84% |        5014      6.29%     25.13% |        5056      6.34%     31.48% |        4972      6.24%     37.72% |        4948      6.21%     43.93% |        5085      6.38%     50.31% |        4975      6.24%     56.55% |        4995      6.27%     62.82% |        4908      6.16%     68.98% |        4883      6.13%     75.10% |        4972      6.24%     81.34% |        4970      6.24%     87.58% |        4946      6.21%     93.78% |        4953      6.22%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data_Cache::total        79693                       (Unspecified)
system.ruby.Directory_Controller.Memory_Ack |          95      6.50%      6.50% |          98      6.70%     13.20% |          94      6.43%     19.63% |          93      6.36%     25.99% |         109      7.46%     33.45% |         123      8.41%     41.86% |          97      6.63%     48.50% |         102      6.98%     55.47% |          79      5.40%     60.88% |          99      6.77%     67.65% |          91      6.22%     73.87% |          95      6.50%     80.37% |          84      5.75%     86.11% |          65      4.45%     90.56% |          82      5.61%     96.17% |          56      3.83%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack::total         1462                       (Unspecified)
system.ruby.Directory_Controller.I.GETX  |         964      6.48%      6.48% |         989      6.65%     13.14% |         947      6.37%     19.51% |         941      6.33%     25.84% |         942      6.34%     32.17% |         995      6.69%     38.86% |         962      6.47%     45.34% |         964      6.48%     51.82% |         933      6.28%     58.10% |         922      6.20%     64.30% |         893      6.01%     70.30% |         911      6.13%     76.43% |         904      6.08%     82.51% |         884      5.95%     88.46% |         878      5.91%     94.36% |         838      5.64%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.GETX::total        14867                       (Unspecified)
system.ruby.Directory_Controller.I.GETS  |        3923      6.21%      6.21% |        3980      6.30%     12.51% |        3974      6.29%     18.80% |        3994      6.32%     25.12% |        4002      6.33%     31.46% |        3888      6.15%     37.61% |        3895      6.17%     43.77% |        4017      6.36%     50.13% |        3933      6.23%     56.36% |        3939      6.23%     62.59% |        3906      6.18%     68.78% |        3850      6.09%     74.87% |        3953      6.26%     81.13% |        3968      6.28%     87.41% |        3965      6.28%     93.68% |        3991      6.32%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.GETS::total        63178                       (Unspecified)
system.ruby.Directory_Controller.S.GETX  |          66      4.33%      4.33% |          76      4.99%      9.32% |          78      5.12%     14.45% |          73      4.79%     19.24% |         103      6.76%     26.00% |          80      5.25%     31.25% |          84      5.52%     36.77% |          93      6.11%     42.88% |         103      6.76%     49.64% |         128      8.40%     58.04% |         103      6.76%     64.81% |         118      7.75%     72.55% |         103      6.76%     79.32% |         106      6.96%     86.28% |          95      6.24%     92.51% |         114      7.49%    100.00% (Unspecified)
system.ruby.Directory_Controller.S.GETX::total         1523                       (Unspecified)
system.ruby.Directory_Controller.S.GETS  |           6      4.80%      4.80% |           7      5.60%     10.40% |           6      4.80%     15.20% |           6      4.80%     20.00% |           9      7.20%     27.20% |           9      7.20%     34.40% |           7      5.60%     40.00% |          11      8.80%     48.80% |           6      4.80%     53.60% |           6      4.80%     58.40% |           6      4.80%     63.20% |           4      3.20%     66.40% |          12      9.60%     76.00% |          12      9.60%     85.60% |           8      6.40%     92.00% |          10      8.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.S.GETS::total          125                       (Unspecified)
system.ruby.Directory_Controller.M.PUTX  |          95      6.50%      6.50% |          98      6.70%     13.20% |          94      6.43%     19.63% |          93      6.36%     25.99% |         109      7.46%     33.45% |         123      8.41%     41.86% |          97      6.63%     48.50% |         102      6.98%     55.47% |          79      5.40%     60.88% |          99      6.77%     67.65% |          91      6.22%     73.87% |          95      6.50%     80.37% |          84      5.75%     86.11% |          65      4.45%     90.56% |          82      5.61%     96.17% |          56      3.83%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.PUTX::total         1462                       (Unspecified)
system.ruby.Directory_Controller.IS_M.Memory_Data_Cache |        3923      6.21%      6.21% |        3980      6.30%     12.51% |        3974      6.29%     18.80% |        3994      6.32%     25.12% |        4002      6.33%     31.46% |        3888      6.15%     37.61% |        3895      6.17%     43.77% |        4017      6.36%     50.13% |        3933      6.23%     56.36% |        3939      6.23%     62.59% |        3906      6.18%     68.78% |        3850      6.09%     74.87% |        3953      6.26%     81.13% |        3968      6.28%     87.41% |        3965      6.28%     93.68% |        3991      6.32%    100.00% (Unspecified)
system.ruby.Directory_Controller.IS_M.Memory_Data_Cache::total        63178                       (Unspecified)
system.ruby.Directory_Controller.IS.GETX |           1      1.08%      1.08% |           1      1.08%      2.15% |           1      1.08%      3.23% |           0      0.00%      3.23% |           6      6.45%      9.68% |           1      1.08%     10.75% |           4      4.30%     15.05% |           5      5.38%     20.43% |          13     13.98%     34.41% |          22     23.66%     58.06% |          24     25.81%     83.87% |           8      8.60%     92.47% |           1      1.08%     93.55% |           0      0.00%     93.55% |           0      0.00%     93.55% |           6      6.45%    100.00% (Unspecified)
system.ruby.Directory_Controller.IS.GETX::total           93                       (Unspecified)
system.ruby.Directory_Controller.IS.Unblock |        3923      6.21%      6.21% |        3980      6.30%     12.51% |        3974      6.29%     18.80% |        3994      6.32%     25.12% |        4002      6.33%     31.46% |        3888      6.15%     37.61% |        3895      6.17%     43.78% |        4017      6.36%     50.13% |        3933      6.23%     56.36% |        3938      6.23%     62.59% |        3906      6.18%     68.78% |        3850      6.09%     74.87% |        3953      6.26%     81.13% |        3968      6.28%     87.41% |        3965      6.28%     93.68% |        3991      6.32%    100.00% (Unspecified)
system.ruby.Directory_Controller.IS.Unblock::total        63177                       (Unspecified)
system.ruby.Directory_Controller.SS.Last_Unblock |           6      4.80%      4.80% |           7      5.60%     10.40% |           6      4.80%     15.20% |           6      4.80%     20.00% |           9      7.20%     27.20% |           9      7.20%     34.40% |           7      5.60%     40.00% |          11      8.80%     48.80% |           6      4.80%     53.60% |           6      4.80%     58.40% |           6      4.80%     63.20% |           4      3.20%     66.40% |          12      9.60%     76.00% |          12      9.60%     85.60% |           8      6.40%     92.00% |          10      8.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.SS.Last_Unblock::total          125                       (Unspecified)
system.ruby.Directory_Controller.SS.Memory_Data_Cache |           6      4.80%      4.80% |           7      5.60%     10.40% |           6      4.80%     15.20% |           6      4.80%     20.00% |           9      7.20%     27.20% |           9      7.20%     34.40% |           7      5.60%     40.00% |          11      8.80%     48.80% |           6      4.80%     53.60% |           6      4.80%     58.40% |           6      4.80%     63.20% |           4      3.20%     66.40% |          12      9.60%     76.00% |          12      9.60%     85.60% |           8      6.40%     92.00% |          10      8.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.SS.Memory_Data_Cache::total          125                       (Unspecified)
system.ruby.Directory_Controller.MM_M.Memory_Data_Cache |        1030      6.28%      6.28% |        1065      6.50%     12.78% |        1025      6.25%     19.04% |        1014      6.19%     25.22% |        1045      6.38%     31.60% |        1075      6.56%     38.16% |        1046      6.38%     44.54% |        1057      6.45%     50.99% |        1036      6.32%     57.31% |        1050      6.41%     63.72% |         996      6.08%     69.79% |        1029      6.28%     76.07% |        1007      6.14%     82.21% |         990      6.04%     88.26% |         973      5.94%     94.19% |         952      5.81%    100.00% (Unspecified)
system.ruby.Directory_Controller.MM_M.Memory_Data_Cache::total        16390                       (Unspecified)
system.ruby.Directory_Controller.MM.Exclusive_Unblock |        1030      6.28%      6.28% |        1065      6.50%     12.78% |        1025      6.25%     19.04% |        1014      6.19%     25.22% |        1045      6.38%     31.60% |        1075      6.56%     38.16% |        1046      6.38%     44.54% |        1057      6.45%     50.99% |        1036      6.32%     57.31% |        1050      6.41%     63.72% |         996      6.08%     69.79% |        1029      6.28%     76.07% |        1007      6.14%     82.21% |         990      6.04%     88.26% |         973      5.94%     94.19% |         952      5.81%    100.00% (Unspecified)
system.ruby.Directory_Controller.MM.Exclusive_Unblock::total        16390                       (Unspecified)
system.ruby.Directory_Controller.MI.Dirty_Writeback |          95      6.50%      6.50% |          98      6.70%     13.20% |          94      6.43%     19.63% |          93      6.36%     25.99% |         109      7.46%     33.45% |         123      8.41%     41.86% |          97      6.63%     48.50% |         102      6.98%     55.47% |          79      5.40%     60.88% |          99      6.77%     67.65% |          91      6.22%     73.87% |          95      6.50%     80.37% |          84      5.75%     86.11% |          65      4.45%     90.56% |          82      5.61%     96.17% |          56      3.83%    100.00% (Unspecified)
system.ruby.Directory_Controller.MI.Dirty_Writeback::total         1462                       (Unspecified)
system.ruby.Directory_Controller.WBI.Memory_Ack |          95      6.50%      6.50% |          98      6.70%     13.20% |          94      6.43%     19.63% |          93      6.36%     25.99% |         109      7.46%     33.45% |         123      8.41%     41.86% |          97      6.63%     48.50% |         102      6.98%     55.47% |          79      5.40%     60.88% |          99      6.77%     67.65% |          91      6.22%     73.87% |          95      6.50%     80.37% |          84      5.75%     86.11% |          65      4.45%     90.56% |          82      5.61%     96.17% |          56      3.83%    100.00% (Unspecified)
system.ruby.Directory_Controller.WBI.Memory_Ack::total         1462                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |       23642      0.45%      0.45% |     1159587     22.20%     22.65% |       99408      1.90%     24.56% |       23557      0.45%     25.01% |       23605      0.45%     25.46% |     1158481     22.18%     47.64% |       99410      1.90%     49.54% |       23509      0.45%     49.99% |       23623      0.45%     50.44% |     1160277     22.21%     72.65% |       99765      1.91%     74.56% |       23503      0.45%     75.01% |       23655      0.45%     75.47% |     1158325     22.18%     97.64% |       99586      1.91%     99.55% |       23556      0.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total      5223489                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |       19078      0.69%      0.69% |      595170     21.56%     22.26% |       56694      2.05%     24.31% |       19151      0.69%     25.00% |       19114      0.69%     25.70% |      594372     21.53%     47.23% |       56696      2.05%     49.28% |       19116      0.69%     49.98% |       19153      0.69%     50.67% |      595227     21.57%     72.24% |       56907      2.06%     74.30% |       19110      0.69%     74.99% |       19118      0.69%     75.68% |      595077     21.56%     97.24% |       56873      2.06%     99.30% |       19184      0.70%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total      2760040                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |       13251      0.46%      0.46% |      668325     23.01%     23.47% |       31270      1.08%     24.54% |       13244      0.46%     25.00% |       13244      0.46%     25.46% |      668278     23.01%     48.47% |       31281      1.08%     49.54% |       13237      0.46%     50.00% |       13231      0.46%     50.46% |      668371     23.01%     73.47% |       31277      1.08%     74.55% |       13237      0.46%     75.00% |       13241      0.46%     75.46% |      668266     23.01%     98.47% |       31263      1.08%     99.54% |       13240      0.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total      2904256                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |        1796      1.78%      1.78% |       19347     19.17%     20.95% |        2365      2.34%     23.29% |        1821      1.80%     25.09% |        1803      1.79%     26.88% |       18721     18.55%     45.43% |        2375      2.35%     47.78% |        1796      1.78%     49.56% |        1815      1.80%     51.36% |       19541     19.36%     70.72% |        2417      2.39%     73.11% |        1842      1.82%     74.94% |        1801      1.78%     76.72% |       19266     19.09%     95.81% |        2424      2.40%     98.21% |        1808      1.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total       100938                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |        2173      2.47%      2.47% |       14957     17.01%     19.48% |        2543      2.89%     22.37% |        2173      2.47%     24.84% |        2163      2.46%     27.30% |       14900     16.94%     44.25% |        2560      2.91%     47.16% |        2166      2.46%     49.62% |        2170      2.47%     52.09% |       15328     17.43%     69.52% |        2574      2.93%     72.45% |        2193      2.49%     74.94% |        2168      2.47%     77.41% |       15127     17.20%     94.61% |        2566      2.92%     97.53% |        2173      2.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total        87934                       (Unspecified)
system.ruby.L1Cache_Controller.Exclusive_Data |         675      2.35%      2.35% |        5089     17.71%     20.06% |         876      3.05%     23.11% |         696      2.42%     25.53% |         684      2.38%     27.91% |        4692     16.33%     44.24% |         861      3.00%     47.23% |         678      2.36%     49.59% |         690      2.40%     51.99% |        4957     17.25%     69.24% |         866      3.01%     72.26% |         684      2.38%     74.64% |         677      2.36%     76.99% |        5031     17.51%     94.50% |         905      3.15%     97.65% |         676      2.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Exclusive_Data::total        28737                       (Unspecified)
system.ruby.L1Cache_Controller.Writeback_Ack |          53      0.23%      0.23% |        5358     23.45%     23.68% |         121      0.53%     24.21% |          52      0.23%     24.44% |          42      0.18%     24.62% |        5315     23.26%     47.89% |         135      0.59%     48.48% |          50      0.22%     48.70% |          55      0.24%     48.94% |        5726     25.06%     74.00% |         147      0.64%     74.64% |          79      0.35%     74.99% |          36      0.16%     75.15% |        5483     24.00%     99.15% |         149      0.65%     99.80% |          46      0.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Writeback_Ack::total        22847                       (Unspecified)
system.ruby.L1Cache_Controller.Writeback_Ack_Data |        1743      2.28%      2.28% |       13476     17.65%     19.93% |        2244      2.94%     22.87% |        1769      2.32%     25.18% |        1761      2.31%     27.49% |       13066     17.11%     44.60% |        2226      2.91%     47.52% |        1746      2.29%     49.80% |        1760      2.30%     52.11% |       13342     17.47%     69.58% |        2228      2.92%     72.50% |        1763      2.31%     74.80% |        1765      2.31%     77.12% |       13454     17.62%     94.73% |        2260      2.96%     97.69% |        1762      2.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total        76365                       (Unspecified)
system.ruby.L1Cache_Controller.All_acks  |         567      2.64%      2.64% |        3621     16.86%     19.50% |         683      3.18%     22.68% |         573      2.67%     25.35% |         571      2.66%     28.01% |        3482     16.21%     44.22% |         680      3.17%     47.39% |         568      2.64%     50.03% |         571      2.66%     52.69% |        3588     16.71%     69.40% |         677      3.15%     72.55% |         572      2.66%     75.21% |         568      2.64%     77.86% |        3506     16.32%     94.18% |         682      3.18%     97.36% |         568      2.64%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.All_acks::total        21477                       (Unspecified)
system.ruby.L1Cache_Controller.Use_Timeout |         675      2.35%      2.35% |        5089     17.71%     20.06% |         876      3.05%     23.11% |         696      2.42%     25.53% |         684      2.38%     27.91% |        4692     16.33%     44.24% |         861      3.00%     47.23% |         678      2.36%     49.59% |         690      2.40%     51.99% |        4957     17.25%     69.24% |         866      3.01%     72.26% |         684      2.38%     74.64% |         677      2.36%     76.99% |        5031     17.51%     94.50% |         905      3.15%     97.65% |         676      2.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Use_Timeout::total        28737                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        1301      1.70%      1.70% |       14892     19.44%     21.13% |        1582      2.06%     23.20% |        1315      1.72%     24.91% |        1298      1.69%     26.61% |       14586     19.04%     45.64% |        1577      2.06%     47.70% |        1293      1.69%     49.39% |        1304      1.70%     51.09% |       15186     19.82%     70.91% |        1609      2.10%     73.01% |        1321      1.72%     74.73% |        1297      1.69%     76.43% |       15126     19.74%     96.17% |        1640      2.14%     98.31% |        1297      1.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total        76624                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |         980      5.28%      5.28% |        1533      8.25%     13.53% |        1154      6.21%     19.75% |         981      5.28%     25.03% |         978      5.27%     30.29% |        1524      8.21%     38.50% |        1164      6.27%     44.77% |         983      5.29%     50.06% |         985      5.30%     55.37% |        1511      8.14%     63.50% |        1154      6.21%     69.72% |         984      5.30%     75.01% |         980      5.28%     80.29% |        1527      8.22%     88.51% |        1149      6.19%     94.70% |         984      5.30%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total        18571                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         519      2.58%      2.58% |        3422     17.02%     19.60% |         632      3.14%     22.74% |         527      2.62%     25.37% |         524      2.61%     27.97% |        3282     16.32%     44.30% |         630      3.13%     47.43% |         525      2.61%     50.04% |         526      2.62%     52.66% |        3384     16.83%     69.49% |         628      3.12%     72.61% |         529      2.63%     75.24% |         524      2.61%     77.85% |        3301     16.42%     94.27% |         630      3.13%     97.40% |         523      2.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total        20106                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |        6205      0.30%      0.30% |      472846     22.70%     23.00% |       24328      1.17%     24.16% |        6271      0.30%     24.46% |        6169      0.30%     24.76% |      472755     22.69%     47.45% |       24438      1.17%     48.63% |        6154      0.30%     48.92% |        6303      0.30%     49.22% |      518120     24.87%     74.09% |       24392      1.17%     75.27% |        6202      0.30%     75.56% |        6295      0.30%     75.86% |      472218     22.67%     98.53% |       24294      1.17%     99.70% |        6287      0.30%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total      2083277                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |       18094      0.66%      0.66% |      593627     21.65%     22.32% |       55532      2.03%     24.34% |       18164      0.66%     25.00% |       18127      0.66%     25.66% |      592836     21.63%     47.29% |       55521      2.03%     49.32% |       18113      0.66%     49.98% |       18160      0.66%     50.64% |      593702     21.66%     72.30% |       55743      2.03%     74.33% |       18116      0.66%     74.99% |       18127      0.66%     75.65% |      593535     21.65%     97.30% |       55710      2.03%     99.34% |       18192      0.66%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total      2741299                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |          48      3.50%      3.50% |         199     14.51%     18.02% |          51      3.72%     21.74% |          46      3.36%     25.09% |          47      3.43%     28.52% |         200     14.59%     43.11% |          50      3.65%     46.75% |          43      3.14%     49.89% |          45      3.28%     53.17% |         204     14.88%     68.05% |          49      3.57%     71.63% |          43      3.14%     74.76% |          44      3.21%     77.97% |         205     14.95%     92.92% |          52      3.79%     96.72% |          45      3.28%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total         1371                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |        1298      1.74%      1.74% |       14154     19.00%     20.74% |        1707      2.29%     23.04% |        1292      1.73%     24.77% |        1321      1.77%     26.54% |       14095     18.92%     45.47% |        1763      2.37%     47.83% |        1284      1.72%     49.56% |        1298      1.74%     51.30% |       14527     19.50%     70.80% |        1737      2.33%     73.13% |        1338      1.80%     74.93% |        1313      1.76%     76.69% |       14310     19.21%     95.91% |        1711      2.30%     98.20% |        1339      1.80%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total        74487                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |        1737      0.29%      0.29% |      147584     24.89%     25.18% |        7788      1.31%     26.49% |        2972      0.50%     26.99% |        3174      0.54%     27.53% |      150192     25.33%     52.86% |        7194      1.21%     54.07% |        4014      0.68%     54.75% |        3938      0.66%     55.41% |       87589     14.77%     70.18% |        8834      1.49%     71.67% |        3677      0.62%     72.29% |        2358      0.40%     72.69% |      150377     25.36%     98.05% |        7797      1.31%     99.36% |        3783      0.64%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total       593008                       (Unspecified)
system.ruby.L1Cache_Controller.M.Ifetch  |           0      0.00%      0.00% |           2     20.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           2     20.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     20.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           2     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Ifetch::total           10                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |          24      2.72%      2.72% |         153     17.37%     20.09% |          38      4.31%     24.40% |          26      2.95%     27.36% |          31      3.52%     30.87% |         128     14.53%     45.40% |          35      3.97%     49.38% |          21      2.38%     51.76% |          32      3.63%     55.39% |         111     12.60%     67.99% |          38      4.31%     72.30% |          26      2.95%     75.26% |          30      3.41%     78.66% |         125     14.19%     92.85% |          35      3.97%     96.82% |          28      3.18%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total          881                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |          21      0.47%      0.47% |         998     22.56%     23.04% |          75      1.70%     24.73% |          28      0.63%     25.37% |          20      0.45%     25.82% |         836     18.90%     44.72% |          67      1.51%     46.24% |          20      0.45%     46.69% |          18      0.41%     47.09% |         922     20.85%     67.94% |          70      1.58%     69.52% |          27      0.61%     70.13% |          20      0.45%     70.59% |        1171     26.48%     97.06% |         121      2.74%     99.80% |           9      0.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total         4423                       (Unspecified)
system.ruby.L1Cache_Controller.M_W.Load  |          26      0.84%      0.84% |         750     24.32%     25.16% |          25      0.81%     25.97% |          24      0.78%     26.75% |          18      0.58%     27.33% |         640     20.75%     48.09% |          16      0.52%     48.61% |          22      0.71%     49.32% |          15      0.49%     49.81% |         696     22.57%     72.37% |          41      1.33%     73.70% |          17      0.55%     74.25% |          29      0.94%     75.19% |         705     22.86%     98.05% |          32      1.04%     99.09% |          28      0.91%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_W.Load::total         3084                       (Unspecified)
system.ruby.L1Cache_Controller.M_W.Store |           2      0.25%      0.25% |         234     28.96%     29.21% |           1      0.12%     29.33% |           3      0.37%     29.70% |           2      0.25%     29.95% |         157     19.43%     49.38% |           2      0.25%     49.63% |           2      0.25%     49.88% |           2      0.25%     50.12% |         242     29.95%     80.07% |           1      0.12%     80.20% |           2      0.25%     80.45% |           2      0.25%     80.69% |         153     18.94%     99.63% |           1      0.12%     99.75% |           2      0.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_W.Store::total          808                       (Unspecified)
system.ruby.L1Cache_Controller.M_W.L1_Replacement |           0      0.00%      0.00% |         210     32.16%     32.16% |           0      0.00%     32.16% |           0      0.00%     32.16% |           0      0.00%     32.16% |         124     18.99%     51.15% |           0      0.00%     51.15% |           0      0.00%     51.15% |           0      0.00%     51.15% |         202     30.93%     82.08% |           0      0.00%     82.08% |           0      0.00%     82.08% |           0      0.00%     82.08% |         110     16.85%     98.93% |           7      1.07%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_W.L1_Replacement::total          653                       (Unspecified)
system.ruby.L1Cache_Controller.M_W.Use_Timeout |         106      1.64%      1.64% |        1234     19.13%     20.77% |         192      2.98%     23.74% |         120      1.86%     25.60% |         111      1.72%     27.32% |        1053     16.32%     43.65% |         179      2.77%     46.42% |         108      1.67%     48.09% |         117      1.81%     49.91% |        1127     17.47%     67.37% |         188      2.91%     70.29% |         110      1.70%     71.99% |         107      1.66%     73.65% |        1372     21.26%     94.92% |         222      3.44%     98.36% |         106      1.64%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total         6452                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Load   |       14347      0.58%      0.58% |      523331     21.22%     21.80% |       65662      2.66%     24.46% |       12946      0.52%     24.99% |       12926      0.52%     25.51% |      520192     21.09%     46.60% |       66147      2.68%     49.28% |       11979      0.49%     49.77% |       12041      0.49%     50.26% |      538523     21.83%     72.09% |       64789      2.63%     74.72% |       12264      0.50%     75.22% |       13654      0.55%     75.77% |      519701     21.07%     96.84% |       65771      2.67%     99.51% |       12131      0.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Load::total      2466404                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Store  |       11132      0.39%      0.39% |      658617     23.19%     23.59% |       28651      1.01%     24.59% |       11069      0.39%     24.98% |       11119      0.39%     25.38% |      659139     23.21%     48.59% |       28644      1.01%     49.60% |       11189      0.39%     49.99% |       11139      0.39%     50.38% |      658923     23.20%     73.59% |       28740      1.01%     74.60% |       11144      0.39%     74.99% |       11144      0.39%     75.38% |      659078     23.21%     98.59% |       28709      1.01%     99.61% |       11201      0.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Store::total      2839638                       (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement |         477      2.35%      2.35% |        3682     18.14%     20.48% |         583      2.87%     23.36% |         501      2.47%     25.82% |         462      2.28%     28.10% |        3450     16.99%     45.09% |         531      2.62%     47.71% |         492      2.42%     50.13% |         499      2.46%     52.59% |        3619     17.82%     70.41% |         568      2.80%     73.21% |         477      2.35%     75.56% |         468      2.31%     77.87% |        3457     17.03%     94.89% |         577      2.84%     97.73% |         460      2.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement::total        20303                       (Unspecified)
system.ruby.L1Cache_Controller.MM_W.Load |          24      3.89%      3.89% |         113     18.31%     22.20% |          15      2.43%     24.64% |          26      4.21%     28.85% |          17      2.76%     31.60% |          65     10.53%     42.14% |          24      3.89%     46.03% |          34      5.51%     51.54% |          16      2.59%     54.13% |          88     14.26%     68.40% |          24      3.89%     72.29% |          18      2.92%     75.20% |          18      2.92%     78.12% |          83     13.45%     91.57% |          28      4.54%     96.11% |          24      3.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM_W.Load::total          617                       (Unspecified)
system.ruby.L1Cache_Controller.MM_W.Store |        1526      3.69%      3.69% |        5683     13.74%     17.43% |        1897      4.59%     22.02% |        1573      3.80%     25.83% |        1521      3.68%     29.50% |        5358     12.96%     42.46% |        1906      4.61%     47.07% |        1457      3.52%     50.59% |        1487      3.60%     54.19% |        5466     13.22%     67.41% |        1821      4.40%     71.81% |        1493      3.61%     75.42% |        1497      3.62%     79.04% |        5388     13.03%     92.07% |        1836      4.44%     96.52% |        1441      3.48%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM_W.Store::total        41350                       (Unspecified)
system.ruby.L1Cache_Controller.MM_W.L1_Replacement |           0      0.00%      0.00% |         170     31.37%     31.37% |           0      0.00%     31.37% |           0      0.00%     31.37% |           0      0.00%     31.37% |         116     21.40%     52.77% |           0      0.00%     52.77% |           0      0.00%     52.77% |           0      0.00%     52.77% |         155     28.60%     81.37% |           0      0.00%     81.37% |           0      0.00%     81.37% |           0      0.00%     81.37% |         101     18.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM_W.L1_Replacement::total          542                       (Unspecified)
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |         569      2.55%      2.55% |        3855     17.30%     19.85% |         684      3.07%     22.92% |         576      2.58%     25.51% |         573      2.57%     28.08% |        3639     16.33%     44.41% |         682      3.06%     47.47% |         570      2.56%     50.02% |         573      2.57%     52.60% |        3830     17.19%     69.78% |         678      3.04%     72.82% |         574      2.58%     75.40% |         570      2.56%     77.96% |        3659     16.42%     94.38% |         683      3.06%     97.44% |         570      2.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total        22285                       (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement |           0      0.00%      0.00% |          26     28.57%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           2      2.20%     30.77% |          14     15.38%     46.15% |           0      0.00%     46.15% |           0      0.00%     46.15% |           7      7.69%     53.85% |          34     37.36%     91.21% |           0      0.00%     91.21% |           0      0.00%     91.21% |           6      6.59%     97.80% |           2      2.20%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement::total           91                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Exclusive_Data |         519      2.58%      2.58% |        3422     17.02%     19.60% |         632      3.14%     22.74% |         527      2.62%     25.37% |         524      2.61%     27.97% |        3282     16.32%     44.30% |         630      3.13%     47.43% |         525      2.61%     50.04% |         526      2.62%     52.66% |        3384     16.83%     69.49% |         628      3.12%     72.61% |         529      2.63%     75.24% |         524      2.61%     77.85% |        3301     16.42%     94.27% |         630      3.13%     97.40% |         523      2.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total        20106                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           0      0.00%      0.00% |         106     24.20%     24.20% |           0      0.00%     24.20% |           0      0.00%     24.20% |           0      0.00%     24.20% |          98     22.37%     46.58% |           0      0.00%     46.58% |           0      0.00%     46.58% |           0      0.00%     46.58% |         109     24.89%     71.46% |           8      1.83%     73.29% |           0      0.00%     73.29% |           0      0.00%     73.29% |         111     25.34%     98.63% |           6      1.37%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total          438                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data   |        2173      2.47%      2.47% |       14957     17.01%     19.48% |        2543      2.89%     22.37% |        2173      2.47%     24.84% |        2163      2.46%     27.30% |       14900     16.94%     44.25% |        2560      2.91%     47.16% |        2166      2.46%     49.62% |        2170      2.47%     52.09% |       15328     17.43%     69.52% |        2574      2.93%     72.45% |        2193      2.49%     74.94% |        2168      2.47%     77.41% |       15127     17.20%     94.61% |        2566      2.92%     97.53% |        2173      2.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data::total        87934                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Exclusive_Data |         108      1.49%      1.49% |        1468     20.22%     21.71% |         193      2.66%     24.37% |         123      1.69%     26.06% |         113      1.56%     27.62% |        1210     16.67%     44.28% |         181      2.49%     46.78% |         110      1.52%     48.29% |         119      1.64%     49.93% |        1369     18.86%     68.79% |         189      2.60%     71.39% |         112      1.54%     72.93% |         109      1.50%     74.44% |        1525     21.01%     95.44% |         223      3.07%     98.51% |         108      1.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total         7260                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Exclusive_Data |          48      3.50%      3.50% |         199     14.51%     18.02% |          51      3.72%     21.74% |          46      3.36%     25.09% |          47      3.43%     28.52% |         200     14.59%     43.11% |          50      3.65%     46.75% |          43      3.14%     49.89% |          45      3.28%     53.17% |         204     14.88%     68.05% |          49      3.57%     71.63% |          43      3.14%     74.76% |          44      3.21%     77.97% |         205     14.95%     92.92% |          52      3.79%     96.72% |          45      3.28%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total         1371                       (Unspecified)
system.ruby.L1Cache_Controller.OM.L1_Replacement |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.OM.L1_Replacement::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.OM.All_acks |         567      2.64%      2.64% |        3621     16.86%     19.50% |         683      3.18%     22.68% |         573      2.67%     25.35% |         571      2.66%     28.01% |        3482     16.21%     44.22% |         680      3.17%     47.39% |         568      2.64%     50.03% |         571      2.66%     52.69% |        3588     16.71%     69.40% |         677      3.15%     72.55% |         572      2.66%     75.21% |         568      2.64%     77.86% |        3506     16.32%     94.18% |         682      3.18%     97.36% |         568      2.64%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.OM.All_acks::total        21477                       (Unspecified)
system.ruby.L1Cache_Controller.SI.Load   |           0      0.00%      0.00% |          18     11.84%     11.84% |           0      0.00%     11.84% |           0      0.00%     11.84% |           0      0.00%     11.84% |          34     22.37%     34.21% |           0      0.00%     34.21% |           0      0.00%     34.21% |           3      1.97%     36.18% |          38     25.00%     61.18% |           0      0.00%     61.18% |           0      0.00%     61.18% |           0      0.00%     61.18% |          56     36.84%     98.03% |           1      0.66%     98.68% |           2      1.32%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SI.Load::total          152                       (Unspecified)
system.ruby.L1Cache_Controller.SI.Ifetch |           2      4.08%      4.08% |           2      4.08%      8.16% |           0      0.00%      8.16% |           3      6.12%     14.29% |           5     10.20%     24.49% |           4      8.16%     32.65% |           0      0.00%     32.65% |           6     12.24%     44.90% |           3      6.12%     51.02% |           6     12.24%     63.27% |           0      0.00%     63.27% |           5     10.20%     73.47% |           3      6.12%     79.59% |           6     12.24%     91.84% |           0      0.00%     91.84% |           4      8.16%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SI.Ifetch::total           49                       (Unspecified)
system.ruby.L1Cache_Controller.SI.Writeback_Ack |          53      0.23%      0.23% |        5358     23.45%     23.68% |         121      0.53%     24.21% |          52      0.23%     24.44% |          42      0.18%     24.62% |        5315     23.26%     47.89% |         135      0.59%     48.48% |          50      0.22%     48.70% |          55      0.24%     48.94% |        5726     25.06%     74.00% |         147      0.64%     74.64% |          79      0.35%     74.99% |          36      0.16%     75.15% |        5483     24.00%     99.15% |         149      0.65%     99.80% |          46      0.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total        22847                       (Unspecified)
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |        1245      2.41%      2.41% |        8796     17.03%     19.44% |        1586      3.07%     22.52% |        1240      2.40%     24.92% |        1279      2.48%     27.39% |        8780     17.00%     44.40% |        1628      3.15%     47.55% |        1234      2.39%     49.94% |        1243      2.41%     52.35% |        8801     17.04%     69.39% |        1590      3.08%     72.47% |        1259      2.44%     74.91% |        1277      2.47%     77.38% |        8826     17.09%     94.47% |        1562      3.02%     97.50% |        1293      2.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total        51639                       (Unspecified)
system.ruby.L1Cache_Controller.MI.Load   |           2      0.62%      0.62% |          53     16.41%     17.03% |           8      2.48%     19.50% |           3      0.93%     20.43% |           3      0.93%     21.36% |          17      5.26%     26.63% |          14      4.33%     30.96% |          13      4.02%     34.98% |           3      0.93%     35.91% |          37     11.46%     47.37% |          76     23.53%     70.90% |           4      1.24%     72.14% |           4      1.24%     73.37% |          59     18.27%     91.64% |          23      7.12%     98.76% |           4      1.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MI.Load::total          323                       (Unspecified)
system.ruby.L1Cache_Controller.MI.Ifetch |           2      1.80%      1.80% |           6      5.41%      7.21% |           7      6.31%     13.51% |           3      2.70%     16.22% |           4      3.60%     19.82% |           6      5.41%     25.23% |          11      9.91%     35.14% |          14     12.61%     47.75% |           5      4.50%     52.25% |           6      5.41%     57.66% |           9      8.11%     65.77% |           5      4.50%     70.27% |           8      7.21%     77.48% |           7      6.31%     83.78% |          14     12.61%     96.40% |           4      3.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MI.Ifetch::total          111                       (Unspecified)
system.ruby.L1Cache_Controller.MI.Store  |           0      0.00%      0.00% |          17     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |          14     13.73%     30.39% |          14     13.73%     44.12% |           0      0.00%     44.12% |           0      0.00%     44.12% |          41     40.20%     84.31% |           0      0.00%     84.31% |           0      0.00%     84.31% |           0      0.00%     84.31% |          16     15.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MI.Store::total          102                       (Unspecified)
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |         498      2.01%      2.01% |        4680     18.93%     20.94% |         658      2.66%     23.60% |         529      2.14%     25.74% |         482      1.95%     27.69% |        4286     17.33%     45.03% |         598      2.42%     47.44% |         512      2.07%     49.51% |         517      2.09%     51.61% |        4541     18.37%     69.97% |         638      2.58%     72.55% |         504      2.04%     74.59% |         488      1.97%     76.56% |        4628     18.72%     95.28% |         698      2.82%     98.10% |         469      1.90%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total        24726                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS          95338      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX          21638      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX          24726      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTS_only        74486      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.All_Acks         16390      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Data             79693      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_WBCLEANDATA        51639      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA        24726      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Writeback_Ack         1462      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock         110780      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock        28737      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement         6811      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I.L1_GETS        63303      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I.L1_GETX        14869      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ILS.L1_GETX         1261      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only        51639      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ILX.L1_PUTX        24726      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S.L1_GETS        24631      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S.L1_GETX          150      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S.L2_Replacement         5106      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SLS.L1_GETX          110      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only        22847      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SLS.L2_Replacement          243      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS         7260      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX         5087      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement         1462      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IW.L1_GETS           22      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA        51639      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ILXW.L1_GETS          120      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ILXW.L1_GETX           82      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA        24726      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SW.L1_GETS            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SW.Unblock        22847      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IGS.L1_GETX           79      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IGS.Data         63303      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IGS.Unblock        63302      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IGM.Data         15019      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IGMLS.Data         1371      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IGMO.All_Acks        16390      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IGMOU.Exclusive_Unblock        16390      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock         5087      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.Unblock        24631      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock         7260      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MI.Writeback_Ack         1462      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples      5223014                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     3.273943                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.072634                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    25.739844                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |     5220713     99.96%     99.96% |        2048      0.04%    100.00% |         183      0.00%    100.00% |          50      0.00%    100.00% |          14      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total      5223014                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples      5146390                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000229                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000158                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.015236                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     5145222     99.98%     99.98% |        1159      0.02%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total      5146390                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples        76624                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   155.986127                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   117.788422                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev   146.606631                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |       74323     97.00%     97.00% |        2048      2.67%     99.67% |         183      0.24%     99.91% |          50      0.07%     99.97% |          14      0.02%     99.99% |           2      0.00%     99.99% |           0      0.00%     99.99% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total        76624                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size         1024                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket        10239                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples      2712709                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     2.529667                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.066054                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    22.981068                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |     2712595    100.00%    100.00% |         107      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total      2712709                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples      2692377                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.038272                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.026783                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.213019                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |     2692368    100.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total      2692377                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size         1024                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket        10239                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples        20332                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   200.021198                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   153.567594                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   176.526045                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |       20218     99.44%     99.44% |         107      0.53%     99.97% |           4      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total        20332                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples      2759879                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     2.499637                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.036184                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev    21.246512                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |     2755826     99.85%     99.85% |        3303      0.12%     99.97% |         552      0.02%     99.99% |         141      0.01%    100.00% |          38      0.00%    100.00% |          11      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total      2759879                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples      2741309                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000001                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000854                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     2741307    100.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total      2741309                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples        18570                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   223.876467                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   196.876386                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   133.231264                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |       14517     78.17%     78.17% |        3303     17.79%     95.96% |         552      2.97%     98.93% |         141      0.76%     99.69% |          38      0.20%     99.90% |          11      0.06%     99.96% |           6      0.03%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total        18570                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples       191445                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     2.342427                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.114188                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    19.394365                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |      191246     99.90%     99.90% |         151      0.08%     99.97% |          29      0.02%     99.99% |          15      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total       191445                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples       190300                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.127252                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.080932                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.938485                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |      190229     99.96%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           2      0.00%     99.96% |          31      0.02%     99.98% |          37      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total       190300                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         1145                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   204.305677                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   171.467804                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   147.407139                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |         946     82.62%     82.62% |         151     13.19%     95.81% |          29      2.53%     98.34% |          15      1.31%     99.65% |           3      0.26%     99.91% |           0      0.00%     99.91% |           1      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         1145                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count         5149                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.001061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count         5054                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.001039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count         5054                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.001137                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count         5054                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.001402                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count         4959                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.001020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count         5248                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.001081                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count         5150                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.001059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count         5150                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.001160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count         5150                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.001426                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseToDir.m_msg_count         5052                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseToDir.m_buf_msgs     0.001039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count         5090                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.001096                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count         4999                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.001028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.requestToMemory.m_avg_stall_time     0.100020                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count         4999                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.003823                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time      6566500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time  1313.562713                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count         4999                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.001385                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseToDir.m_msg_count         4908                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseToDir.m_buf_msgs     0.001009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count         5073                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.001060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count         4978                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.001024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count         4978                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.001279                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time       383000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time    76.938530                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count         4978                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.001374                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseToDir.m_msg_count         4883                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseToDir.m_buf_msgs     0.001004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count         5140                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.001059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count         5056                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.001040                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count         5056                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.001523                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time       964500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time   190.763449                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count         5056                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.001400                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseToDir.m_msg_count         4972                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseToDir.m_buf_msgs     0.001023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count         5100                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.001049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count         5035                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.001036                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count         5035                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.003374                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time      5523500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time  1097.020854                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count         5035                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.001394                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseToDir.m_msg_count         4970                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseToDir.m_buf_msgs     0.001022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count         5110                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.001051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count         5028                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.001034                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count         5028                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.005191                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time      9902000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time  1969.371519                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count         5028                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.001391                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseToDir.m_msg_count         4946                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseToDir.m_buf_msgs     0.001017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count         5065                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.001054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count         5009                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.001030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count         5009                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.001088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time     0.099820                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count         5009                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.001386                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseToDir.m_msg_count         4953                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseToDir.m_buf_msgs     0.001019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count         5193                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.001070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count         5099                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.001049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count         5099                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.001145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count         5099                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.001412                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseToDir.m_msg_count         5005                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseToDir.m_buf_msgs     0.001029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count         5200                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.001069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count         5107                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.001050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count         5107                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.001146                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count         5107                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.001413                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseToDir.m_msg_count         5014                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseToDir.m_buf_msgs     0.001031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count         5274                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.001097                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count         5165                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.001062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count         5165                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.001174                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count         5165                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.001432                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseToDir.m_msg_count         5056                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseToDir.m_buf_msgs     0.001040                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count         5218                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.001075                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count         5095                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.001048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count         5095                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.001174                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count         5095                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.001410                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseToDir.m_msg_count         4972                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseToDir.m_buf_msgs     0.001023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count         5142                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.001066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count         5045                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.001038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count         5045                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.001137                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count         5045                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.001400                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseToDir.m_msg_count         4948                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseToDir.m_buf_msgs     0.001018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count         5289                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.001098                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count         5187                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.001067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count         5187                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.001184                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time        29500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time     5.687295                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count         5187                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.001439                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseToDir.m_msg_count         5085                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseToDir.m_buf_msgs     0.001046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count         5133                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.001082                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count         5054                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.001039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count         5054                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.001225                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time       253000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time    50.059359                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count         5054                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.001400                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseToDir.m_msg_count         4975                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseToDir.m_buf_msgs     0.001023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count         5193                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.001113                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count         5094                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.001048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count         5094                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.001996                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time      2057000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time   403.808402                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count         5094                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.001412                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseToDir.m_msg_count         4994                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseToDir.m_buf_msgs     0.001027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.fullyBusyCycles             426                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits        35023                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses         1868                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses        36891                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits        18094                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses          980                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses        19074                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count        55965                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.011528                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time        14000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.250156                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count         6387                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.002287                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time      2367500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time   370.674808                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count         2901                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000598                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_stall_time         4500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.responseFromL1Cache.m_avg_stall_time     1.551189                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count         4644                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000955                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.triggerQueue.m_msg_count          567                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.triggerQueue.m_buf_msgs     0.000117                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles           26632                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits      1809311                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses        18513                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses      1827824                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits       593629                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses         1533                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses       595162                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count      2422986                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.499821                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time       612500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.252787                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count        52356                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.017488                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time     16338500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time   312.065475                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count        25404                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.005233                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_stall_time        20000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.responseFromL1Cache.m_avg_stall_time     0.787278                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count        38880                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.007996                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.triggerQueue.m_msg_count         3621                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.triggerQueue.m_buf_msgs     0.000745                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.fullyBusyCycles           2034                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits       128680                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses         2286                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses       130966                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits        55744                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         1154                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses        56898                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count       187864                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.038908                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time        25000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     0.133075                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count         8043                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.005521                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time      9400000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time  1168.718140                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.responseFromL1Cache.m_msg_count         3587                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL1Cache.m_buf_msgs     0.000739                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.responseFromL1Cache.m_avg_stall_time     0.696961                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count         5815                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.001196                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.triggerQueue.m_msg_count          677                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.triggerQueue.m_buf_msgs     0.000139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.fullyBusyCycles            285                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits        34843                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses         1893                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses        36736                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits        18116                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses          984                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses        19100                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count        55836                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.011516                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time         9500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     0.170141                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count         6482                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.003003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time      4060500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time   626.427029                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.responseFromL1Cache.m_msg_count         2956                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL1Cache.m_buf_msgs     0.000652                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_stall_time       108000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.responseFromL1Cache.m_avg_stall_time    36.535859                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count         4719                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.000971                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.triggerQueue.m_msg_count          572                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.triggerQueue.m_buf_msgs     0.000118                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles            416                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits        35027                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses         1865                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses        36892                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits        18127                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses          980                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses        19107                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count        55999                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.011553                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_time        12000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.mandatoryQueue.m_avg_stall_time     0.214290                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count         6411                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.009539                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time     19985000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time  3117.298393                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.responseFromL1Cache.m_msg_count         2881                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL1Cache.m_buf_msgs     0.000593                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.responseFromL1Cache.m_avg_stall_time     0.694203                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count         4646                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.000956                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.triggerQueue.m_msg_count          568                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.triggerQueue.m_buf_msgs     0.000117                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.fullyBusyCycles          26729                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits      1807828                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses        18632                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses      1826460                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits       593537                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         1527                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses       595064                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count      2421524                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.499246                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time       629500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     0.259960                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count        52551                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.018134                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time     17811500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time   338.937413                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.responseFromL1Cache.m_msg_count        25641                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL1Cache.m_buf_msgs     0.005481                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_stall_time       504000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.responseFromL1Cache.m_avg_stall_time    19.656020                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count        39095                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.008040                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.triggerQueue.m_msg_count         3506                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.triggerQueue.m_buf_msgs     0.000721                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.fullyBusyCycles           2044                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits       128503                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses         2322                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses       130825                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits        55710                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         1149                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses        56859                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count       187684                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.038720                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time        29000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     0.154515                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count         8140                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.012011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time     25131000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time  3087.346437                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseFromL1Cache.m_msg_count         3620                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL1Cache.m_buf_msgs     0.000991                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_stall_time       599500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.responseFromL1Cache.m_avg_stall_time   165.607735                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count         5880                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.001209                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.triggerQueue.m_msg_count          682                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.triggerQueue.m_buf_msgs     0.000140                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.fullyBusyCycles            271                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits        34925                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses         1865                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses        36790                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits        18192                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses          984                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses        19176                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count        55966                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.011544                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time        12000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     0.214416                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count         6419                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.002946                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time      3953500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time   615.905904                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.responseFromL1Cache.m_msg_count         2895                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL1Cache.m_buf_msgs     0.001394                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_stall_time      1940500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.responseFromL1Cache.m_avg_stall_time   670.293610                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count         4657                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.000958                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.triggerQueue.m_msg_count          568                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.triggerQueue.m_buf_msgs     0.000117                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles            2055                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits       128405                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses         2265                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses       130670                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits        55533                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         1154                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses        56687                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count       187357                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.038573                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time        24500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     0.130766                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count         8028                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.003091                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time      3500500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time   436.036373                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count         3540                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.responseFromL1Cache.m_avg_stall_time     1.129944                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count         5784                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.001190                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.triggerQueue.m_msg_count          683                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.triggerQueue.m_buf_msgs     0.000140                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles             289                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits        34910                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses         1888                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses        36798                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits        18164                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses          981                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses        19145                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count        55943                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.011528                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     0.160878                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count         6459                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.002007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time      1651000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time   255.612324                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count         2921                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000602                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.responseFromL1Cache.m_avg_stall_time     1.369394                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count         4690                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000965                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.triggerQueue.m_msg_count          573                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.triggerQueue.m_buf_msgs     0.000118                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.fullyBusyCycles             422                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits        34977                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses         1869                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses        36846                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits        18127                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses          978                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses        19105                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count        55951                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.011538                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time        15000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time     0.268092                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count         6411                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.004586                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time      7943500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time  1239.042271                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.responseFromL1Cache.m_msg_count         2889                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL1Cache.m_buf_msgs     0.000595                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.responseFromL1Cache.m_avg_stall_time     0.865351                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count         4650                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.000956                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.triggerQueue.m_msg_count          571                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.triggerQueue.m_buf_msgs     0.000117                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.fullyBusyCycles           26588                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits      1808626                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses        18068                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses      1826694                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits       592838                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         1524                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses       594362                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count      2421056                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.499010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time       576000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     0.237913                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count        51039                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.017471                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time     16955000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time   332.196947                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.responseFromL1Cache.m_msg_count        24907                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL1Cache.m_buf_msgs     0.005132                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_stall_time        23000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.responseFromL1Cache.m_avg_stall_time     0.923435                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count        37973                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.007810                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.triggerQueue.m_msg_count         3482                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.triggerQueue.m_buf_msgs     0.000716                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.fullyBusyCycles            2031                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits       128406                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses         2257                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses       130663                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits        55521                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         1164                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses        56685                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count       187348                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.038648                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_time        22000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.mandatoryQueue.m_avg_stall_time     0.117429                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count         8008                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.004156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time      6099500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time   761.675824                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.responseFromL1Cache.m_msg_count         3556                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL1Cache.m_buf_msgs     0.000733                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.responseFromL1Cache.m_avg_stall_time     0.843645                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count         5782                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.001189                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.triggerQueue.m_msg_count          680                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.triggerQueue.m_buf_msgs     0.000140                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.fullyBusyCycles             279                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits        34872                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses         1861                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses        36733                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits        18113                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses          983                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses        19096                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count        55829                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.011554                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time        11000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     0.197030                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count         6386                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.002677                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time      3314500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time   519.025994                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.responseFromL1Cache.m_msg_count         2894                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL1Cache.m_buf_msgs     0.000596                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.responseFromL1Cache.m_avg_stall_time     0.691085                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count         4640                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.000954                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.triggerQueue.m_msg_count          568                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.triggerQueue.m_buf_msgs     0.000117                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.fullyBusyCycles             417                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits        34973                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses         1875                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses        36848                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits        18160                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses          985                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses        19145                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count        55993                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.011551                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time        15000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time     0.267891                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count         6435                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.006360                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time     12244000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time  1902.719503                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.responseFromL1Cache.m_msg_count         2915                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL1Cache.m_buf_msgs     0.000600                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.responseFromL1Cache.m_avg_stall_time     0.686106                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count         4675                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.000961                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.triggerQueue.m_msg_count          571                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.triggerQueue.m_buf_msgs     0.000117                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.fullyBusyCycles           26575                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits      1809758                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses        18774                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses      1828532                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits       593704                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         1511                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses       595215                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count      2423747                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.499959                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time       606500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     0.250232                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count        52695                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.022425                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time     28171000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time   534.604801                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.responseFromL1Cache.m_msg_count        26011                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL1Cache.m_buf_msgs     0.005423                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_stall_time       179500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.responseFromL1Cache.m_avg_stall_time     6.900927                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count        39353                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.008093                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.triggerQueue.m_msg_count         3588                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.triggerQueue.m_buf_msgs     0.000738                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.m_msg_count        82617                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.m_buf_msgs     0.017020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.m_stall_time        71000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.m_avg_stall_time     0.859387                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count         1371                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000282                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count       292248                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.062764                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      6467000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count          305                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time    22.128466                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits        36978                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        79693                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses       116671                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count       295575                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.249863                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time    108382500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time   366.683583                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count       220672                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.045384                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.triggerQueue.m_msg_count        16390                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.triggerQueue.m_buf_msgs     0.003371                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   2431177500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 13978.491616                       (Unspecified)
system.ruby.network.average_flit_network_latency 12250.188644                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  1728.302973                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |17019.501161                       | 5054.524388                       |10549.269303                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency |  989.546735                       |  500.802577                       | 2150.942650                       (Unspecified)
system.ruby.network.average_hops             2.790852                       (Unspecified)
system.ruby.network.average_packet_latency 12777.432018                       (Unspecified)
system.ruby.network.average_packet_network_latency 11523.984639                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  1253.447378                       (Unspecified)
system.ruby.network.average_packet_vnet_latency |16128.060757                       | 4821.689241                       | 9990.206238                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 1112.240289                       |  500.859387                       | 1453.824429                       (Unspecified)
system.ruby.network.avg_link_utilization     1.958645                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.273494     13.96%     13.96% |    0.154842      7.91%     21.87% |    0.086717      4.43%     26.30% |    0.063632      3.25%     29.55% |    0.074180      3.79%     33.33% |    0.007422      0.38%     33.71% |    0.004690      0.24%     33.95% |    0.004558      0.23%     34.18% |    0.838971     42.83%     77.02% |    0.230616     11.77%     88.79% |    0.122981      6.28%     95.07% |    0.096541      4.93%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       1.958645                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0        11452                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1         5149                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10         5193                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11         5090                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12         5073                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13         5140                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14         5100                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15         5110                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2         5248                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3         5193                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4         5200                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5         5274                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6         5218                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7         5142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8         5289                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9         5133                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0        52356                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0         8043                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0         6482                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0         6411                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0        52551                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0         8140                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0         6419                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0         8028                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0         6459                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0         6411                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0        51039                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0         8008                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0         6386                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0         6435                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0        52695                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0        17507                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1        43839                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10        10809                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11         9627                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12         9529                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13        44067                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14        10850                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15         9603                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2        10836                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3         9695                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4         9664                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5        43029                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6        10754                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7         9588                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8         9760                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9        44328                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0        30458                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0         8681                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0         7955                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0         7859                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0        30697                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0         8655                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0         7923                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0         8690                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0         8020                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0         7996                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0        30072                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0         8651                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0         7939                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0         8102                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0        31065                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.ext_in_link_utilization      1987879                       (Unspecified)
system.ruby.network.ext_out_link_utilization      1987876                       (Unspecified)
system.ruby.network.flit_network_latency | 10172692000                       |   447148500                       | 13732015500                       (Unspecified)
system.ruby.network.flit_queueing_latency |   591460000                       |    44303500                       |  2799888500                       (Unspecified)
system.ruby.network.flits_injected       |      597710     30.07%     30.07% |       88465      4.45%     34.52% |     1301704     65.48%    100.00% (Unspecified)
system.ruby.network.flits_injected::total      1987879                       (Unspecified)
system.ruby.network.flits_received       |      597708     30.07%     30.07% |       88465      4.45%     34.52% |     1301703     65.48%    100.00% (Unspecified)
system.ruby.network.flits_received::total      1987876                       (Unspecified)
system.ruby.network.int_link_utilization      5547874                       (Unspecified)
system.ruby.network.packet_network_latency |  4713393500                       |   398353500                       |  5157414000                       (Unspecified)
system.ruby.network.packet_queueing_latency |   325050000                       |    41379500                       |   750532500                       (Unspecified)
system.ruby.network.packets_injected     |      292250     32.80%     32.80% |       82617      9.27%     42.07% |      516248     57.93%    100.00% (Unspecified)
system.ruby.network.packets_injected::total       891115                       (Unspecified)
system.ruby.network.packets_received     |      292248     32.80%     32.80% |       82617      9.27%     42.07% |      516247     57.93%    100.00% (Unspecified)
system.ruby.network.packets_received::total       891112                       (Unspecified)
system.ruby.network.routers00.buffer_reads      1987876                       (Unspecified)
system.ruby.network.routers00.buffer_writes      1987876                       (Unspecified)
system.ruby.network.routers00.crossbar_activity      1987876                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity      2251096                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity      1987876                       (Unspecified)
system.ruby.network.routers01.buffer_reads       988594                       (Unspecified)
system.ruby.network.routers01.buffer_writes       988594                       (Unspecified)
system.ruby.network.routers01.crossbar_activity       988594                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity       998187                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity       988594                       (Unspecified)
system.ruby.network.routers02.buffer_reads       314289                       (Unspecified)
system.ruby.network.routers02.buffer_writes       314289                       (Unspecified)
system.ruby.network.routers02.crossbar_activity       314289                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity       318396                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity       314289                       (Unspecified)
system.ruby.network.routers03.buffer_reads       147835                       (Unspecified)
system.ruby.network.routers03.buffer_writes       147835                       (Unspecified)
system.ruby.network.routers03.crossbar_activity       147835                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity       148438                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity       147835                       (Unspecified)
system.ruby.network.routers04.buffer_reads       931924                       (Unspecified)
system.ruby.network.routers04.buffer_writes       931924                       (Unspecified)
system.ruby.network.routers04.crossbar_activity       931924                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity      1108597                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity       931924                       (Unspecified)
system.ruby.network.routers05.buffer_reads       628350                       (Unspecified)
system.ruby.network.routers05.buffer_writes       628350                       (Unspecified)
system.ruby.network.routers05.crossbar_activity       628350                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity       637488                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity       628350                       (Unspecified)
system.ruby.network.routers06.buffer_reads       176952                       (Unspecified)
system.ruby.network.routers06.buffer_writes       176952                       (Unspecified)
system.ruby.network.routers06.crossbar_activity       176952                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity       181118                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity       176952                       (Unspecified)
system.ruby.network.routers07.buffer_reads       120621                       (Unspecified)
system.ruby.network.routers07.buffer_writes       120621                       (Unspecified)
system.ruby.network.routers07.crossbar_activity       120621                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity       121192                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity       120621                       (Unspecified)
system.ruby.network.routers08.buffer_reads       623642                       (Unspecified)
system.ruby.network.routers08.buffer_writes       623642                       (Unspecified)
system.ruby.network.routers08.crossbar_activity       623642                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity       731820                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity       623642                       (Unspecified)
system.ruby.network.routers09.buffer_reads       504857                       (Unspecified)
system.ruby.network.routers09.buffer_writes       504857                       (Unspecified)
system.ruby.network.routers09.crossbar_activity       504857                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity       516006                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity       504857                       (Unspecified)
system.ruby.network.routers10.buffer_reads       146989                       (Unspecified)
system.ruby.network.routers10.buffer_writes       146989                       (Unspecified)
system.ruby.network.routers10.crossbar_activity       146989                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity       151579                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity       146989                       (Unspecified)
system.ruby.network.routers11.buffer_reads        94147                       (Unspecified)
system.ruby.network.routers11.buffer_writes        94147                       (Unspecified)
system.ruby.network.routers11.crossbar_activity        94147                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity        94792                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity        94147                       (Unspecified)
system.ruby.network.routers12.buffer_reads       311065                       (Unspecified)
system.ruby.network.routers12.buffer_writes       311065                       (Unspecified)
system.ruby.network.routers12.crossbar_activity       311065                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity       324399                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity       311065                       (Unspecified)
system.ruby.network.routers13.buffer_reads       374016                       (Unspecified)
system.ruby.network.routers13.buffer_writes       374016                       (Unspecified)
system.ruby.network.routers13.crossbar_activity       374016                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity       385283                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity       374016                       (Unspecified)
system.ruby.network.routers14.buffer_reads       116983                       (Unspecified)
system.ruby.network.routers14.buffer_writes       116983                       (Unspecified)
system.ruby.network.routers14.crossbar_activity       116983                       (Unspecified)
system.ruby.network.routers14.sw_input_arbiter_activity       122215                       (Unspecified)
system.ruby.network.routers14.sw_output_arbiter_activity       116983                       (Unspecified)
system.ruby.network.routers15.buffer_reads        67611                       (Unspecified)
system.ruby.network.routers15.buffer_writes        67611                       (Unspecified)
system.ruby.network.routers15.crossbar_activity        67611                       (Unspecified)
system.ruby.network.routers15.sw_input_arbiter_activity        68292                       (Unspecified)
system.ruby.network.routers15.sw_output_arbiter_activity        67611                       (Unspecified)

---------- End Simulation Statistics   ----------
