Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  2 15:26:16 2020
| Host         : LAPTOP-FAE0D0IA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file modulPrincipal_timing_summary_routed.rpt -pb modulPrincipal_timing_summary_routed.pb -rpx modulPrincipal_timing_summary_routed.rpx -warn_on_violation
| Design       : modulPrincipal
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.668        0.000                      0                  208        0.154        0.000                      0                  208        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.668        0.000                      0                  208        0.154        0.000                      0                  208        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 uart_send/Cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/Start_sgn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.180ns (27.448%)  route 3.119ns (72.552%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.726     5.329    uart_send/CLK
    SLICE_X0Y97          FDRE                                         r  uart_send/Cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  uart_send/Cnt_reg[26]/Q
                         net (fo=3, routed)           1.199     6.984    uart_send/uart_tx/Q[26]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.150     7.134 f  uart_send/uart_tx/FSM_sequential_St[0]_i_6/O
                         net (fo=1, routed)           0.654     7.788    uart_send/uart_tx/FSM_sequential_St[0]_i_6_n_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I1_O)        0.326     8.114 r  uart_send/uart_tx/FSM_sequential_St[0]_i_3/O
                         net (fo=2, routed)           0.821     8.935    uart_send/uart_tx_n_3
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.059 r  uart_send/FSM_sequential_St[0]_i_2/O
                         net (fo=2, routed)           0.445     9.504    uart_send/FSM_sequential_St[0]_i_2_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I4_O)        0.124     9.628 r  uart_send/Start_sgn_i_1/O
                         net (fo=1, routed)           0.000     9.628    uart_send/Start_sgn_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  uart_send/Start_sgn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.604    15.027    uart_send/CLK
    SLICE_X1Y92          FDRE                                         r  uart_send/Start_sgn_reg/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.029    15.295    uart_send/Start_sgn_reg
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 uart_send/Cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/FSM_sequential_St_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.180ns (27.609%)  route 3.094ns (72.391%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.726     5.329    uart_send/CLK
    SLICE_X0Y97          FDRE                                         r  uart_send/Cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  uart_send/Cnt_reg[26]/Q
                         net (fo=3, routed)           1.199     6.984    uart_send/uart_tx/Q[26]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.150     7.134 f  uart_send/uart_tx/FSM_sequential_St[0]_i_6/O
                         net (fo=1, routed)           0.654     7.788    uart_send/uart_tx/FSM_sequential_St[0]_i_6_n_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I1_O)        0.326     8.114 r  uart_send/uart_tx/FSM_sequential_St[0]_i_3/O
                         net (fo=2, routed)           0.821     8.935    uart_send/uart_tx_n_3
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.059 r  uart_send/FSM_sequential_St[0]_i_2/O
                         net (fo=2, routed)           0.420     9.479    uart_send/uart_tx/FSM_sequential_St_reg[0]_1
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.603 r  uart_send/uart_tx/FSM_sequential_St[0]_i_1/O
                         net (fo=1, routed)           0.000     9.603    uart_send/uart_tx_n_2
    SLICE_X2Y92          FDRE                                         r  uart_send/FSM_sequential_St_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.604    15.027    uart_send/CLK
    SLICE_X2Y92          FDRE                                         r  uart_send/FSM_sequential_St_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.077    15.343    uart_send/FSM_sequential_St_reg[0]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 uart_send/uart_tx/St_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/TSR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.828ns (19.978%)  route 3.317ns (80.022%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.724     5.327    uart_send/uart_tx/CLK
    SLICE_X3Y92          FDRE                                         r  uart_send/uart_tx/St_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uart_send/uart_tx/St_reg[1]/Q
                         net (fo=81, routed)          1.908     7.690    uart_send/uart_tx/St_0[1]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.124     7.814 f  uart_send/uart_tx/TSR[3]_i_4/O
                         net (fo=4, routed)           0.957     8.771    uart_send/uart_tx/TSR[3]_i_4_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I1_O)        0.124     8.895 r  uart_send/uart_tx/TSR[4]_i_2/O
                         net (fo=4, routed)           0.452     9.347    uart_send/uart_tx/TSR[4]_i_2_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     9.471 r  uart_send/uart_tx/TSR[3]_i_1/O
                         net (fo=1, routed)           0.000     9.471    uart_send/uart_tx/TSR[3]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.604    15.027    uart_send/uart_tx/CLK
    SLICE_X1Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)        0.031    15.297    uart_send/uart_tx/TSR_reg[3]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 uart_send/uart_tx/CntRate_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/CntRate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.952ns (23.429%)  route 3.111ns (76.571%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.725     5.328    uart_send/uart_tx/CLK
    SLICE_X3Y94          FDRE                                         r  uart_send/uart_tx/CntRate_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  uart_send/uart_tx/CntRate_reg[28]/Q
                         net (fo=3, routed)           1.137     6.921    uart_send/uart_tx/CntRate[28]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.045 r  uart_send/uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.405     7.450    uart_send/uart_tx/St[2]_i_8_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  uart_send/uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.636     8.210    uart_send/uart_tx/St[2]_i_4_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.334 r  uart_send/uart_tx/St[2]_i_2/O
                         net (fo=34, routed)          0.933     9.267    uart_send/uart_tx/St[2]_i_2_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I0_O)        0.124     9.391 r  uart_send/uart_tx/CntRate[12]_i_1/O
                         net (fo=1, routed)           0.000     9.391    uart_send/uart_tx/p_0_in[12]
    SLICE_X5Y90          FDRE                                         r  uart_send/uart_tx/CntRate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.601    15.024    uart_send/uart_tx/CLK
    SLICE_X5Y90          FDRE                                         r  uart_send/uart_tx/CntRate_reg[12]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.031    15.278    uart_send/uart_tx/CntRate_reg[12]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 uart_send/uart_tx/CntRate_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/St_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.952ns (23.564%)  route 3.088ns (76.436%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.725     5.328    uart_send/uart_tx/CLK
    SLICE_X3Y94          FDRE                                         r  uart_send/uart_tx/CntRate_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  uart_send/uart_tx/CntRate_reg[28]/Q
                         net (fo=3, routed)           1.137     6.921    uart_send/uart_tx/CntRate[28]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.045 r  uart_send/uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.405     7.450    uart_send/uart_tx/St[2]_i_8_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  uart_send/uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.636     8.210    uart_send/uart_tx/St[2]_i_4_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.334 r  uart_send/uart_tx/St[2]_i_2/O
                         net (fo=34, routed)          0.910     9.244    uart_send/uart_tx/St[2]_i_2_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.368 r  uart_send/uart_tx/St[1]_i_1/O
                         net (fo=1, routed)           0.000     9.368    uart_send/uart_tx/p_0_in__0[1]
    SLICE_X3Y92          FDRE                                         r  uart_send/uart_tx/St_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.604    15.027    uart_send/uart_tx/CLK
    SLICE_X3Y92          FDRE                                         r  uart_send/uart_tx/St_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.029    15.295    uart_send/uart_tx/St_reg[1]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 uart_send/uart_tx/St_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/TSR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.828ns (20.652%)  route 3.181ns (79.348%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.724     5.327    uart_send/uart_tx/CLK
    SLICE_X3Y92          FDRE                                         r  uart_send/uart_tx/St_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uart_send/uart_tx/St_reg[1]/Q
                         net (fo=81, routed)          1.908     7.690    uart_send/uart_tx/St_0[1]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.124     7.814 f  uart_send/uart_tx/TSR[3]_i_4/O
                         net (fo=4, routed)           0.957     8.771    uart_send/uart_tx/TSR[3]_i_4_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I1_O)        0.124     8.895 r  uart_send/uart_tx/TSR[4]_i_2/O
                         net (fo=4, routed)           0.317     9.212    uart_send/uart_tx/TSR[4]_i_2_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     9.336 r  uart_send/uart_tx/TSR[1]_i_1/O
                         net (fo=1, routed)           0.000     9.336    uart_send/uart_tx/TSR[1]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.604    15.027    uart_send/uart_tx/CLK
    SLICE_X1Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)        0.029    15.295    uart_send/uart_tx/TSR_reg[1]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 uart_send/uart_tx/St_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/TSR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.828ns (20.667%)  route 3.178ns (79.333%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.724     5.327    uart_send/uart_tx/CLK
    SLICE_X3Y92          FDRE                                         r  uart_send/uart_tx/St_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uart_send/uart_tx/St_reg[1]/Q
                         net (fo=81, routed)          1.908     7.690    uart_send/uart_tx/St_0[1]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.124     7.814 f  uart_send/uart_tx/TSR[3]_i_4/O
                         net (fo=4, routed)           0.957     8.771    uart_send/uart_tx/TSR[3]_i_4_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I1_O)        0.124     8.895 r  uart_send/uart_tx/TSR[4]_i_2/O
                         net (fo=4, routed)           0.314     9.209    uart_send/uart_tx/TSR[4]_i_2_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124     9.333 r  uart_send/uart_tx/TSR[2]_i_1/O
                         net (fo=1, routed)           0.000     9.333    uart_send/uart_tx/TSR[2]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.604    15.027    uart_send/uart_tx/CLK
    SLICE_X1Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)        0.031    15.297    uart_send/uart_tx/TSR_reg[2]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 uart_send/uart_tx/St_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/TSR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.553%)  route 3.201ns (79.447%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.724     5.327    uart_send/uart_tx/CLK
    SLICE_X3Y92          FDRE                                         r  uart_send/uart_tx/St_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uart_send/uart_tx/St_reg[1]/Q
                         net (fo=81, routed)          1.908     7.690    uart_send/uart_tx/St_0[1]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.124     7.814 f  uart_send/uart_tx/TSR[3]_i_4/O
                         net (fo=4, routed)           0.957     8.771    uart_send/uart_tx/TSR[3]_i_4_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I1_O)        0.124     8.895 r  uart_send/uart_tx/TSR[4]_i_2/O
                         net (fo=4, routed)           0.336     9.231    uart_send/uart_tx/TSR[4]_i_2_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.124     9.355 r  uart_send/uart_tx/TSR[4]_i_1/O
                         net (fo=1, routed)           0.000     9.355    uart_send/uart_tx/TSR[4]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.604    15.027    uart_send/uart_tx/CLK
    SLICE_X2Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[4]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.077    15.343    uart_send/uart_tx/TSR_reg[4]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 uart_send/uart_tx/CntRate_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/CntRate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.952ns (24.484%)  route 2.936ns (75.516%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.725     5.328    uart_send/uart_tx/CLK
    SLICE_X3Y94          FDRE                                         r  uart_send/uart_tx/CntRate_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  uart_send/uart_tx/CntRate_reg[28]/Q
                         net (fo=3, routed)           1.137     6.921    uart_send/uart_tx/CntRate[28]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.045 r  uart_send/uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.405     7.450    uart_send/uart_tx/St[2]_i_8_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  uart_send/uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.636     8.210    uart_send/uart_tx/St[2]_i_4_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.334 r  uart_send/uart_tx/St[2]_i_2/O
                         net (fo=34, routed)          0.758     9.092    uart_send/uart_tx/St[2]_i_2_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.216 r  uart_send/uart_tx/CntRate[1]_i_1/O
                         net (fo=1, routed)           0.000     9.216    uart_send/uart_tx/p_0_in[1]
    SLICE_X3Y88          FDRE                                         r  uart_send/uart_tx/CntRate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.602    15.025    uart_send/uart_tx/CLK
    SLICE_X3Y88          FDRE                                         r  uart_send/uart_tx/CntRate_reg[1]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.029    15.293    uart_send/uart_tx/CntRate_reg[1]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 uart_send/uart_tx/CntRate_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/CntRate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.952ns (24.503%)  route 2.933ns (75.497%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.725     5.328    uart_send/uart_tx/CLK
    SLICE_X3Y94          FDRE                                         r  uart_send/uart_tx/CntRate_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  uart_send/uart_tx/CntRate_reg[28]/Q
                         net (fo=3, routed)           1.137     6.921    uart_send/uart_tx/CntRate[28]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.045 r  uart_send/uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.405     7.450    uart_send/uart_tx/St[2]_i_8_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  uart_send/uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.636     8.210    uart_send/uart_tx/St[2]_i_4_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.334 r  uart_send/uart_tx/St[2]_i_2/O
                         net (fo=34, routed)          0.755     9.089    uart_send/uart_tx/St[2]_i_2_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.213 r  uart_send/uart_tx/CntRate[2]_i_1/O
                         net (fo=1, routed)           0.000     9.213    uart_send/uart_tx/p_0_in[2]
    SLICE_X3Y88          FDRE                                         r  uart_send/uart_tx/CntRate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.602    15.025    uart_send/uart_tx/CLK
    SLICE_X3Y88          FDRE                                         r  uart_send/uart_tx/CntRate_reg[2]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.031    15.295    uart_send/uart_tx/CntRate_reg[2]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  6.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_send/uart_tx/TSR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/TSR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.603     1.522    uart_send/uart_tx/CLK
    SLICE_X3Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_send/uart_tx/TSR_reg[6]/Q
                         net (fo=2, routed)           0.102     1.766    uart_send/uart_tx/TSR[6]
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.045     1.811 r  uart_send/uart_tx/TSR[5]_i_1/O
                         net (fo=1, routed)           0.000     1.811    uart_send/uart_tx/TSR[5]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.876     2.041    uart_send/uart_tx/CLK
    SLICE_X2Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[5]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121     1.656    uart_send/uart_tx/TSR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart_send/uart_tx/St_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/St_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (59.909%)  route 0.126ns (40.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.603     1.522    uart_send/uart_tx/CLK
    SLICE_X3Y92          FDRE                                         r  uart_send/uart_tx/St_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_send/uart_tx/St_reg[1]/Q
                         net (fo=81, routed)          0.126     1.790    uart_send/uart_tx/St_0[1]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.048     1.838 r  uart_send/uart_tx/St[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    uart_send/uart_tx/p_0_in__0[2]
    SLICE_X2Y92          FDRE                                         r  uart_send/uart_tx/St_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.876     2.041    uart_send/uart_tx/CLK
    SLICE_X2Y92          FDRE                                         r  uart_send/uart_tx/St_reg[2]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.131     1.666    uart_send/uart_tx/St_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_send/uart_tx/St_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/St_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.603     1.522    uart_send/uart_tx/CLK
    SLICE_X3Y92          FDRE                                         r  uart_send/uart_tx/St_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_send/uart_tx/St_reg[1]/Q
                         net (fo=81, routed)          0.126     1.790    uart_send/uart_tx/St_0[1]
    SLICE_X2Y92          LUT5 (Prop_lut5_I3_O)        0.045     1.835 r  uart_send/uart_tx/St[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    uart_send/uart_tx/p_0_in__0[0]
    SLICE_X2Y92          FDRE                                         r  uart_send/uart_tx/St_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.876     2.041    uart_send/uart_tx/CLK
    SLICE_X2Y92          FDRE                                         r  uart_send/uart_tx/St_reg[0]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.656    uart_send/uart_tx/St_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uart_send/uart_tx/St_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/TSR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.943%)  route 0.118ns (36.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.603     1.522    uart_send/uart_tx/CLK
    SLICE_X2Y92          FDRE                                         r  uart_send/uart_tx/St_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  uart_send/uart_tx/St_reg[0]/Q
                         net (fo=17, routed)          0.118     1.804    uart_send/uart_tx/St_0[0]
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.045     1.849 r  uart_send/uart_tx/TSR[9]_i_1/O
                         net (fo=1, routed)           0.000     1.849    uart_send/uart_tx/TSR[9]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  uart_send/uart_tx/TSR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.876     2.041    uart_send/uart_tx/CLK
    SLICE_X3Y92          FDRE                                         r  uart_send/uart_tx/TSR_reg[9]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.092     1.627    uart_send/uart_tx/TSR_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart_send/uart_tx/St_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/CntRate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.652%)  route 0.174ns (48.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.603     1.522    uart_send/uart_tx/CLK
    SLICE_X3Y92          FDRE                                         r  uart_send/uart_tx/St_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_send/uart_tx/St_reg[1]/Q
                         net (fo=81, routed)          0.174     1.837    uart_send/uart_tx/St_0[1]
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.045     1.882 r  uart_send/uart_tx/CntRate[19]_i_1/O
                         net (fo=1, routed)           0.000     1.882    uart_send/uart_tx/p_0_in[19]
    SLICE_X5Y92          FDRE                                         r  uart_send/uart_tx/CntRate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.873     2.038    uart_send/uart_tx/CLK
    SLICE_X5Y92          FDRE                                         r  uart_send/uart_tx/CntRate_reg[19]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.092     1.650    uart_send/uart_tx/CntRate_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_send/uart_tx/St_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/CntRate_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.225%)  route 0.177ns (48.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.603     1.522    uart_send/uart_tx/CLK
    SLICE_X3Y92          FDRE                                         r  uart_send/uart_tx/St_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_send/uart_tx/St_reg[1]/Q
                         net (fo=81, routed)          0.177     1.840    uart_send/uart_tx/St_0[1]
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.045     1.885 r  uart_send/uart_tx/CntRate[20]_i_1/O
                         net (fo=1, routed)           0.000     1.885    uart_send/uart_tx/p_0_in[20]
    SLICE_X5Y92          FDRE                                         r  uart_send/uart_tx/CntRate_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.873     2.038    uart_send/uart_tx/CLK
    SLICE_X5Y92          FDRE                                         r  uart_send/uart_tx/CntRate_reg[20]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.092     1.650    uart_send/uart_tx/CntRate_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uart_send/Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.604     1.523    uart_send/CLK
    SLICE_X1Y93          FDRE                                         r  uart_send/Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  uart_send/Cnt_reg[0]/Q
                         net (fo=5, routed)           0.180     1.845    uart_send/Cnt_reg_n_0_[0]
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.042     1.887 r  uart_send/Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    uart_send/Cnt[0]
    SLICE_X1Y93          FDRE                                         r  uart_send/Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.877     2.042    uart_send/CLK
    SLICE_X1Y93          FDRE                                         r  uart_send/Cnt_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    uart_send/Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart_send/uart_tx/TSR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/TSR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.603     1.522    uart_send/uart_tx/CLK
    SLICE_X3Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_send/uart_tx/TSR_reg[6]/Q
                         net (fo=2, routed)           0.167     1.831    uart_send/uart_tx/TSR[6]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.045     1.876 r  uart_send/uart_tx/TSR[6]_i_1/O
                         net (fo=1, routed)           0.000     1.876    uart_send/uart_tx/TSR[6]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.876     2.041    uart_send/uart_tx/CLK
    SLICE_X3Y91          FDRE                                         r  uart_send/uart_tx/TSR_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.091     1.613    uart_send/uart_tx/TSR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_send/uart_tx/CntBit_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/CntBit_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.601     1.520    uart_send/uart_tx/CLK
    SLICE_X7Y89          FDRE                                         r  uart_send/uart_tx/CntBit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  uart_send/uart_tx/CntBit_reg[12]/Q
                         net (fo=3, routed)           0.168     1.830    uart_send/uart_tx/CntBit[12]
    SLICE_X7Y89          LUT4 (Prop_lut4_I0_O)        0.045     1.875 r  uart_send/uart_tx/CntBit[12]_i_1/O
                         net (fo=1, routed)           0.000     1.875    uart_send/uart_tx/CntBit[12]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  uart_send/uart_tx/CntBit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.872     2.037    uart_send/uart_tx/CLK
    SLICE_X7Y89          FDRE                                         r  uart_send/uart_tx/CntBit_reg[12]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.091     1.611    uart_send/uart_tx/CntBit_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_send/uart_tx/CntRate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send/uart_tx/CntRate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.602     1.521    uart_send/uart_tx/CLK
    SLICE_X3Y88          FDRE                                         r  uart_send/uart_tx/CntRate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  uart_send/uart_tx/CntRate_reg[1]/Q
                         net (fo=3, routed)           0.168     1.831    uart_send/uart_tx/CntRate[1]
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.045     1.876 r  uart_send/uart_tx/CntRate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    uart_send/uart_tx/p_0_in[1]
    SLICE_X3Y88          FDRE                                         r  uart_send/uart_tx/CntRate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.875     2.040    uart_send/uart_tx/CLK
    SLICE_X3Y88          FDRE                                         r  uart_send/uart_tx/CntRate_reg[1]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.091     1.612    uart_send/uart_tx/CntRate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     uart_send/Cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     uart_send/Cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     uart_send/Cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     uart_send/Cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     uart_send/Cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     uart_send/Cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     uart_send/Cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     uart_send/Cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95     uart_send/Cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     uart_send/Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     uart_send/Cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     uart_send/Cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     uart_send/Cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     uart_send/Cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     uart_send/Cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     uart_send/Cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     uart_send/Cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     uart_send/Cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     uart_send/Cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     uart_send/Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     uart_send/Cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     uart_send/Cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     uart_send/Cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     uart_send/Cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     uart_send/Cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     uart_send/Cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     uart_send/Cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     uart_send/Cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     uart_send/Cnt_reg[18]/C



