Actel Inc. 1993. The Actel FPGA Data Book. Actel Inc., Sunnyvale, CA.
Altera Inc. 1993. The Altera FPGA Data Book. Altera Inc., Sunnyvale, CA.
Peter Barth, Logic-based 0-1 constraint programming, Kluwer Academic Publishers, Norwell, MA, 1995
BRAYTON, R. K., RUDELL, R., SANGIOVANNI-VINCENTELLI, A., AND WANG, A. R. 1987. Mis: A multiplelevel logic optimization system. IEEE Trans. CAD 6, Nov., 1062-1081.
Amit Chowdhary, Technology mapping for field-programmable gate arrays, University of Michigan, Ann Arbor, MI, 1997
Amit Chowdhary , John P. Hayes, Technology mapping for field-programmable gate arrays using integer programming, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.346-352, November 05-09, 1995, San Jose, California, USA
Amit Chowdhary , John P. Hayes, General modeling and technology-mapping technique for LUT-based FPGAs, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.43-49, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258311]
CONG, J. AND DING, Y. 1994. FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. CAD 13, Jan., 1-11.
Jason Cong , Yuzheng Ding, Combinational logic synthesis for LUT based field programmable gate arrays, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.2, p.145-204, April 1996[doi>10.1145/233539.233540]
Jason Cong , Yean-Yow Hwang, Partially-dependent functional decomposition with applications in FPGA synthesis and mapping, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.35-42, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258310]
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Cplex Corp. 1990. cplex documentation. Cplex Corp.
Robert J. Francis , Jonathan Rose , Kevin Chung, Chortle: a technology mapping program for lookup table-based field programmable gate arrays, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.613-619, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123418]
M. C. Hansen , J. P. Hayes, High-level test generation using physically-induced faults, Proceedings of the 13th IEEE VLSI Test Symposium, p.20, April 30-May 03, 1995
HARARY, F. 1969. Graph Theory. Addison-Wesley, Reading, MA.
HE, J. AND ROSE, J. 1994. Technology mapping for heterogeneous FPGAs. In Proceedings of the International Symposium on Field-Programmable Gate Arrays (Feb. 1994).
IBM Corp. 1990. Optimization Subroutine Library. IBM Corp.
Madhukar R. Korupolu , K. K. Lee , D. F. Wong, Exact tree-based FPGA technology mapping for logic blocks with independent LUTs, Proceedings of the 35th annual Design Automation Conference, p.708-711, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277222]
LAI, Y.-T., PAN, K.-R. R., PEDRAM, M., AND VRUDHULA, S. 1993. FGMap: A technology mapping algorithm for lookup table type FPGAs based on function graphs. In Proceedings of the International Workshop on Logic Synthesis (May 1993). 9b.1-9b.4.
Lucent Microelectronics. 1995. The Lucent FPGA Data Book. Lucent Microelectronics, allentown, PA.
Rajeev Murgai , Yoshihito Nishizaki , Narendra Shenoy , Robert K. Brayton , Alberto Sangiovanni-Vincentelli, Logic synthesis for programmable gate arrays, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.620-625, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123421]
MURGAI, R., SHENOY, N., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1991. Improved logic synthesis algorithms for table lookup architectures. In Proceedings of the International on CAD (Nov. 1991). 564-567.
George L. Nemhauser , Laurence A. Wolsey, Integer and combinatorial optimization, Wiley-Interscience, New York, NY, 1988
Nam-Sung Woo, A heuristic method for FPGA technology mapping based on the edge visibility, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.248-251, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127675]
Xilinx Inc. 1994. The Xilinx FPGA Data Book. Xilinx Inc., Santa Clara, CA.
