# 1 "../../../../components/driver/source/clock.c"
# 1 "C:\\Dfile\\Git\\JACK_SDK_G\\jack_sdk-rls_v500 (1)\\jack_sdk-rls_v500\\example\\ble_peripheral\\simple_ble_HID\\ck802_proj//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 201112L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
#define __STDC_HOSTED__ 1
#define __GNUC__ 6
#define __GNUC_MINOR__ 3
#define __GNUC_PATCHLEVEL__ 0
#define __VERSION__ "6.3.0"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __OPTIMIZE_SIZE__ 1
#define __OPTIMIZE__ 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 4
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ unsigned int
#define __PTRDIFF_TYPE__ int
#define __WCHAR_TYPE__ long int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ int
#define __UINTPTR_TYPE__ unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1010
#define __USING_SJLJ_EXCEPTIONS__ 1
#define __SCHAR_MAX__ 0x7f
#define __SHRT_MAX__ 0x7fff
#define __INT_MAX__ 0x7fffffff
#define __LONG_MAX__ 0x7fffffffL
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
#define __WCHAR_MAX__ 0x7fffffffL
#define __WCHAR_MIN__ (-__WCHAR_MAX__ - 1)
#define __WINT_MAX__ 0xffffffffU
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 0x7fffffff
#define __SIZE_MAX__ 0xffffffffU
#define __INTMAX_MAX__ 0x7fffffffffffffffLL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 0xffffffffffffffffULL
#define __UINTMAX_C(c) c ## ULL
#define __SIG_ATOMIC_MAX__ 0x7fffffff
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __INT8_MAX__ 0x7f
#define __INT16_MAX__ 0x7fff
#define __INT32_MAX__ 0x7fffffffL
#define __INT64_MAX__ 0x7fffffffffffffffLL
#define __UINT8_MAX__ 0xff
#define __UINT16_MAX__ 0xffff
#define __UINT32_MAX__ 0xffffffffUL
#define __UINT64_MAX__ 0xffffffffffffffffULL
#define __INT_LEAST8_MAX__ 0x7f
#define __INT8_C(c) c
#define __INT_LEAST16_MAX__ 0x7fff
#define __INT16_C(c) c
#define __INT_LEAST32_MAX__ 0x7fffffffL
#define __INT32_C(c) c ## L
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
#define __INT64_C(c) c ## LL
#define __UINT_LEAST8_MAX__ 0xff
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 0xffff
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 0xffffffffU
#define __UINT32_C(c) c ## U
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 0x7fffffff
#define __INT_FAST16_MAX__ 0x7fffffff
#define __INT_FAST32_MAX__ 0x7fffffff
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
#define __UINT_FAST8_MAX__ 0xffffffffU
#define __UINT_FAST16_MAX__ 0xffffffffU
#define __UINT_FAST32_MAX__ 0xffffffffU
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
#define __INTPTR_MAX__ 0x7fffffff
#define __UINTPTR_MAX__ 0xffffffffU
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __SFRACT_FBIT__ 7
#define __SFRACT_IBIT__ 0
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define __SFRACT_MAX__ 0X7FP-7HR
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __USFRACT_FBIT__ 8
#define __USFRACT_IBIT__ 0
#define __USFRACT_MIN__ 0.0UHR
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __FRACT_FBIT__ 15
#define __FRACT_IBIT__ 0
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __FRACT_MAX__ 0X7FFFP-15R
#define __FRACT_EPSILON__ 0x1P-15R
#define __UFRACT_FBIT__ 16
#define __UFRACT_IBIT__ 0
#define __UFRACT_MIN__ 0.0UR
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __LFRACT_FBIT__ 31
#define __LFRACT_IBIT__ 0
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define __LFRACT_EPSILON__ 0x1P-31LR
#define __ULFRACT_FBIT__ 32
#define __ULFRACT_IBIT__ 0
#define __ULFRACT_MIN__ 0.0ULR
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __LLFRACT_FBIT__ 63
#define __LLFRACT_IBIT__ 0
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define __ULLFRACT_FBIT__ 64
#define __ULLFRACT_IBIT__ 0
#define __ULLFRACT_MIN__ 0.0ULLR
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define __SACCUM_FBIT__ 7
#define __SACCUM_IBIT__ 8
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __USACCUM_FBIT__ 8
#define __USACCUM_IBIT__ 8
#define __USACCUM_MIN__ 0.0UHK
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __ACCUM_FBIT__ 15
#define __ACCUM_IBIT__ 16
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define __ACCUM_EPSILON__ 0x1P-15K
#define __UACCUM_FBIT__ 16
#define __UACCUM_IBIT__ 16
#define __UACCUM_MIN__ 0.0UK
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __LACCUM_FBIT__ 31
#define __LACCUM_IBIT__ 32
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_EPSILON__ 0x1P-31LK
#define __ULACCUM_FBIT__ 32
#define __ULACCUM_IBIT__ 32
#define __ULACCUM_MIN__ 0.0ULK
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __LLACCUM_FBIT__ 31
#define __LLACCUM_IBIT__ 32
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define __ULLACCUM_FBIT__ 32
#define __ULLACCUM_IBIT__ 32
#define __ULLACCUM_MIN__ 0.0ULLK
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define __QQ_FBIT__ 7
#define __QQ_IBIT__ 0
#define __HQ_FBIT__ 15
#define __HQ_IBIT__ 0
#define __SQ_FBIT__ 31
#define __SQ_IBIT__ 0
#define __DQ_FBIT__ 63
#define __DQ_IBIT__ 0
#define __TQ_FBIT__ 127
#define __TQ_IBIT__ 0
#define __UQQ_FBIT__ 8
#define __UQQ_IBIT__ 0
#define __UHQ_FBIT__ 16
#define __UHQ_IBIT__ 0
#define __USQ_FBIT__ 32
#define __USQ_IBIT__ 0
#define __UDQ_FBIT__ 64
#define __UDQ_IBIT__ 0
#define __UTQ_FBIT__ 128
#define __UTQ_IBIT__ 0
#define __HA_FBIT__ 7
#define __HA_IBIT__ 8
#define __SA_FBIT__ 15
#define __SA_IBIT__ 16
#define __DA_FBIT__ 31
#define __DA_IBIT__ 32
#define __TA_FBIT__ 63
#define __TA_IBIT__ 64
#define __UHA_FBIT__ 8
#define __UHA_IBIT__ 8
#define __USA_FBIT__ 16
#define __USA_IBIT__ 16
#define __UDA_FBIT__ 32
#define __UDA_IBIT__ 32
#define __UTA_FBIT__ 64
#define __UTA_IBIT__ 64
#define __REGISTER_PREFIX__ 
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __CHAR_UNSIGNED__ 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 1
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 1
#define __GCC_ATOMIC_SHORT_LOCK_FREE 1
#define __GCC_ATOMIC_INT_LOCK_FREE 1
#define __GCC_ATOMIC_LONG_LOCK_FREE 1
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 1
#define __GCC_HAVE_DWARF2_CFI_ASM 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __csky__ 2
#define __CSKY__ 2
#define __ckcore__ 2
#define __CKCORE__ 2
#define __CSKYABIV2__ 1
#define __cskyabiv2__ 1
#define __CSKYABI__ 2
#define __cskyabi__ 2
#define __ckcoreLE__ 1
#define __cskyLE__ 1
#define __cskyle__ 1
#define __CSKYLE__ 1
#define __CK802__ 1
#define __ck802__ 1
#define __CK802__ 1
#define __ck802__ 1
#define __csky_soft_float__ 1
#define __CSKY_SOFT_FLOAT__ 1
#define __csky_required_printf__ 1
#define __CSKY_REQUIRED_PRINTF__ 1
#define __csky_required_scanf__ 1
#define __CSKY_REQUIRED_SCANF__ 1
#define __ELF__ 1
# 1 "<command-line>"
#define x_PHY_DEBUG 1
#define BLE_HID 1
#define SERV_GGS 1
#define SERV_GATT_SERV 1
#define SERV_DEV_INFO 1
#define SERV_BATT_SERV 1
#define PHY_MCU_TYPE MCU_BUMBEE_CK802
#define MAIN_HAS_NOARGC 1
#define MAIN_HAS_NORETURN 1
#define OSAL_CBTIMER_NUM_TASKS 1
#define HCI_TL_NONE 1
#define OSALMEM_METRICS 0
#define DEBUG_INFO 1
#define CFG_WDT_ENABLE 1
#define CFG_SLEEP_MODE PWR_MODE_SLEEP
#define USE_ROMSYM_ALIAS 1
#define HOST_CONFIG 6
#define ADV_NCONN_CFG 0x01
#define ADV_CONN_CFG 0x02
#define SCAN_CFG 0x04
#define INIT_CFG 0x08
#define BROADCASTER_CFG 0x01
#define OBSERVER_CFG 0x02
#define PERIPHERAL_CFG 0x04
#define CENTRAL_CFG 0x08
# 1 "../../../../components/driver/source/clock.c"
# 1 "../../../../misc/rom_sym_def.h" 1



#define __ROM_SYM_H__ 




#define __memcpy_fast _symrom___memcpy_fast
#define memcpy _symrom_memcpy
#define memset _symrom_memset
#define memcmp _symrom_memcmp
#define appearanceUUID _symrom_appearanceUUID
#define ATT_CompareUUID _symrom_ATT_CompareUUID
#define ATT_ErrorRsp _symrom_ATT_ErrorRsp
#define ATT_ExchangeMTURsp _symrom_ATT_ExchangeMTURsp
#define ATT_ExecuteWriteRsp _symrom_ATT_ExecuteWriteRsp
#define ATT_FindByTypeValueRsp _symrom_ATT_FindByTypeValueRsp
#define ATT_GetCurrentMTUSize _symrom_ATT_GetCurrentMTUSize
#define ATT_PrepareWriteRsp _symrom_ATT_PrepareWriteRsp
#define ATT_ReadBlobRsp _symrom_ATT_ReadBlobRsp
#define ATT_ReadByGrpTypeRsp _symrom_ATT_ReadByGrpTypeRsp
#define ATT_ReadByTypeRsp _symrom_ATT_ReadByTypeRsp
#define ATT_ReadMultiRsp _symrom_ATT_ReadMultiRsp
#define ATT_ReadRsp _symrom_ATT_ReadRsp
#define ATT_WriteRsp _symrom_ATT_WriteRsp
#define ble_main _symrom_ble_main
#define boot_init _symrom_boot_init
#define characterUUID _symrom_characterUUID
#define charUserDescUUID _symrom_charUserDescUUID
#define clientCharCfgUUID _symrom_clientCharCfgUUID
#define clk_get_pclk _symrom_clk_get_pclk
#define clk_init _symrom_clk_init
#define clk_reset _symrom_clk_reset
#define clk_gate_enable _symrom_clk_gate_enable
#define clk_gate_disable _symrom_clk_gate_disable
#define WaitMs _symrom_WaitMs
#define get_systick _symrom_get_systick
#define get_ms_intv _symrom_get_ms_intv

#define deviceNameUUID _symrom_deviceNameUUID
#define disableSleep _symrom_disableSleep
#define drv_disable_irq _symrom_drv_disable_irq
#define drv_enable_irq _symrom_drv_enable_irq
#define drv_irq_init _symrom_drv_irq_init
#define enableSleep _symrom_enableSleep
#define g_ATT_MAX_NUM_HANDLES_INFO _symrom_g_ATT_MAX_NUM_HANDLES_INFO
#define g_ATT_MTU_SIZE_MAX _symrom_g_ATT_MTU_SIZE_MAX
#define g_pmCounters _symrom_g_pmCounters
#define g_rfPhyClkSel _symrom_g_rfPhyClkSel
#define g_rfPhyFreqOffSet _symrom_g_rfPhyFreqOffSet
#define g_rfPhyPktFmt _symrom_g_rfPhyPktFmt
#define g_rfPhyTpCal0 _symrom_g_rfPhyTpCal0
#define g_rfPhyTpCal0_2Mbps _symrom_g_rfPhyTpCal0_2Mbps
#define g_rfPhyTpCal1 _symrom_g_rfPhyTpCal1
#define g_rfPhyTpCal1_2Mbps _symrom_g_rfPhyTpCal1_2Mbps
#define g_rfPhyTxPower _symrom_g_rfPhyTxPower
#define g_same_rf_channel_flag _symrom_g_same_rf_channel_flag
#define g_smartWindowSize _symrom_g_smartWindowSize
#define g_system_clk _symrom_g_system_clk
#define GAP_Authenticate _symrom_GAP_Authenticate
#define GAP_CentDevMgrInit _symrom_GAP_CentDevMgrInit
#define GAP_DeviceDiscoveryRequest _symrom_GAP_DeviceDiscoveryRequest
#define GAP_EndDiscoverable _symrom_GAP_EndDiscoverable
#define GAP_GetParamValue _symrom_GAP_GetParamValue
#define GAP_Init _symrom_GAP_Init
#define GAP_MakeDiscoverable _symrom_GAP_MakeDiscoverable
#define GAP_ParamsInit _symrom_GAP_ParamsInit
#define GAP_PasscodeUpdate _symrom_GAP_PasscodeUpdate
#define GAP_PeriDevMgrInit _symrom_GAP_PeriDevMgrInit
#define GAP_ProcessEvent _symrom_GAP_ProcessEvent
#define GAP_RegisterForHCIMsgs _symrom_GAP_RegisterForHCIMsgs
#define GAP_SecParamsInit _symrom_GAP_SecParamsInit
#define GAP_SendSlaveSecurityRequest _symrom_GAP_SendSlaveSecurityRequest
#define GAP_SetParamValue _symrom_GAP_SetParamValue
#define GAP_TerminateAuth _symrom_GAP_TerminateAuth
#define GAP_TerminateLinkReq _symrom_GAP_TerminateLinkReq
#define GAP_UpdateAdvertisingData _symrom_GAP_UpdateAdvertisingData
#define gapServiceUUID _symrom_gapServiceUUID
#define GATT_AppCompletedMsg _symrom_GATT_AppCompletedMsg
#define GATT_FindHandle _symrom_GATT_FindHandle
#define GATT_FindHandleUUID _symrom_GATT_FindHandleUUID
#define GATT_FindNextAttr _symrom_GATT_FindNextAttr
#define GATT_Indication _symrom_GATT_Indication
#define GATT_Init _symrom_GATT_Init
#define GATT_Notification _symrom_GATT_Notification
#define GATT_ProcessEvent _symrom_GATT_ProcessEvent
#define GATT_RegisterForReq _symrom_GATT_RegisterForReq
#define GATT_RegisterService _symrom_GATT_RegisterService
#define GATT_VerifyReadPermissions _symrom_GATT_VerifyReadPermissions
#define gattServiceUUID _symrom_gattServiceUUID
#define gpio_cfg_analog_io _symrom_gpio_cfg_analog_io
#define gpio_debug_mux _symrom_gpio_debug_mux
#define gpio_dir _symrom_gpio_dir
#define gpio_dir_r _symrom_gpio_dir_r
#define gpio_ds_control _symrom_gpio_ds_control
#define gpio_fast_write _symrom_gpio_fast_write
#define gpio_fmux_control _symrom_gpio_fmux_control
#define gpio_fmux_set _symrom_gpio_fmux_set
#define gpio_init _symrom_gpio_init
#define GPIO_IRQHandler _symrom_GPIO_IRQHandler
#define gpio_pin2pin3_control _symrom_gpio_pin2pin3_control
#define gpio_pull_set _symrom_gpio_pull_set
#define gpio_read _symrom_gpio_read
#define gpio_retention _symrom_gpio_retention
#define gpio_wakeup_set _symrom_gpio_wakeup_set
#define gpio_write _symrom_gpio_write
#define gpioin_disable _symrom_gpioin_disable
#define gpioin_enable _symrom_gpioin_enable
#define gpioin_event _symrom_gpioin_event
#define gpioin_init _symrom_gpioin_init
#define gpioin_register _symrom_gpioin_register
#define gpioin_unregister _symrom_gpioin_unregister
#define HCI_Init _symrom_HCI_Init
#define HCI_LE_SetDataLengthCmd _symrom_HCI_LE_SetDataLengthCmd
#define HCI_LE_SetDefaultPhyMode _symrom_HCI_LE_SetDefaultPhyMode
#define HCI_LE_SetPhyMode _symrom_HCI_LE_SetPhyMode
#define HCI_ProcessEvent _symrom_HCI_ProcessEvent
#define HCI_ReadRssiCmd _symrom_HCI_ReadRssiCmd
#define ISR_entry_time _symrom_ISR_entry_time
#define JUMP_FUNCTION_SET _symrom_JUMP_FUNCTION_SET
#define krhino_intrpt_enter_hook _symrom_krhino_intrpt_enter_hook
#define krhino_intrpt_exit_hook _symrom_krhino_intrpt_exit_hook
#define L2CAP_ConnParamUpdateReq _symrom_L2CAP_ConnParamUpdateReq
#define L2CAP_Init _symrom_L2CAP_Init
#define L2CAP_ProcessEvent _symrom_L2CAP_ProcessEvent
#define linkDB_Find _symrom_linkDB_Find
#define linkDB_Register _symrom_linkDB_Register
#define linkDB_State _symrom_linkDB_State
#define ll_hw_clr_irq _symrom_ll_hw_clr_irq
#define ll_hw_get_irq_status _symrom_ll_hw_get_irq_status
#define LL_Init _symrom_LL_Init
#define LL_InitConnectContext _symrom_LL_InitConnectContext
#define LL_PLUS_DisableSlaveLatency _symrom_LL_PLUS_DisableSlaveLatency
#define LL_PLUS_EnableSlaveLatency _symrom_LL_PLUS_EnableSlaveLatency
#define ll_processBasicIRQ _symrom_ll_processBasicIRQ
#define LL_ProcessEvent _symrom_LL_ProcessEvent
#define LL_ReadCarrSens _symrom_LL_ReadCarrSens
#define LL_ReadFoff _symrom_LL_ReadFoff
#define LL_ReadRssi _symrom_LL_ReadRssi
#define llInitFeatureSet2MPHY _symrom_llInitFeatureSet2MPHY
#define llInitFeatureSetDLE _symrom_llInitFeatureSetDLE
#define llSecAdvAllow _symrom_llSecAdvAllow
#define llSecondaryState _symrom_llSecondaryState
#define llSetupSecAdvEvt _symrom_llSetupSecAdvEvt
#define llSetupSecScan _symrom_llSetupSecScan
#define llWaitingIrq _symrom_llWaitingIrq
#define log_printf _symrom_log_printf
#define osal_CbTimerInit _symrom_osal_CbTimerInit
#define osal_CbTimerProcessEvent _symrom_osal_CbTimerProcessEvent
#define osal_CbTimerStart _symrom_osal_CbTimerStart
#define osal_CbTimerStop _symrom_osal_CbTimerStop
#define osal_clear_event _symrom_osal_clear_event
#define osal_get_timeoutEx _symrom_osal_get_timeoutEx
#define osal_init_system _symrom_osal_init_system
#define osal_isbufset _symrom_osal_isbufset
#define osal_mem_alloc _symrom_osal_mem_alloc
#define osal_mem_free _symrom_osal_mem_free
#define osal_mem_set_heap _symrom_osal_mem_set_heap
#define osal_memcmp _symrom_osal_memcmp
#define osal_memcpy _symrom_osal_memcpy
#define osal_memset _symrom_osal_memset
#define osal_msg_allocate _symrom_osal_msg_allocate
#define osal_msg_deallocate _symrom_osal_msg_deallocate
#define osal_msg_receive _symrom_osal_msg_receive
#define osal_msg_send _symrom_osal_msg_send
#define osal_pwrmgr_device _symrom_osal_pwrmgr_device
#define osal_revmemcpy _symrom_osal_revmemcpy
#define osal_set_event _symrom_osal_set_event
#define osal_start_system _symrom_osal_start_system
#define osal_start_timerEx _symrom_osal_start_timerEx
#define osal_start_reload_timer _symrom_osal_start_reload_timer
#define osal_stop_timerEx _symrom_osal_stop_timerEx
#define osal_strlen _symrom_osal_strlen
#define osal_sys_tick _symrom_osal_sys_tick
#define osal_pwrmgr_powerconserve0 _symrom_osal_pwrmgr_powerconserve0
#define periConnParamUUID _symrom_periConnParamUUID
#define primaryServiceUUID _symrom_primaryServiceUUID
#define pwrmgr_config _symrom_pwrmgr_config
#define pwrmgr_init _symrom_pwrmgr_init
#define pwrmgr_RAM_retention_set _symrom_pwrmgr_RAM_retention_set
#define pwrmgr_LowCurrentLdo_enable _symrom_pwrmgr_LowCurrentLdo_enable
#define pwrmgr_register _symrom_pwrmgr_register
#define s_config_swClk0 _symrom_s_config_swClk0
#define s_config_swClk1 _symrom_s_config_swClk1
#define pwrmgr_clk_gate_config _symrom_pwrmgr_clk_gate_config
#define read_current_fine_time _symrom_read_current_fine_time
#define rf_phy_ini _symrom_rf_phy_ini

#define rtc_get_counter _symrom_rtc_get_counter
#define s_gpio_wakeup_src _symrom_s_gpio_wakeup_src
#define scanInfo _symrom_scanInfo
#define secondaryServiceUUID _symrom_secondaryServiceUUID
#define serviceChangedUUID _symrom_serviceChangedUUID
#define setSleepMode _symrom_setSleepMode
#define SM_Init _symrom_SM_Init
#define SM_ProcessEvent _symrom_SM_ProcessEvent
#define SM_ResponderInit _symrom_SM_ResponderInit
#define swu_tx_mode _symrom_swu_tx_mode
#define swu_uart_init _symrom_swu_uart_init
#define WaitRTCCount _symrom_WaitRTCCount
#define wakeup_init _symrom_wakeup_init
#define wakeup_init0 _symrom_wakeup_init0
#define watchdog_init _symrom_watchdog_init
#define ll_hw_go0 _symrom_ll_hw_go0
#define rf_calibrate _symrom_rf_calibrate
#define g_dtmAccessCode _symrom_g_dtmAccessCode
#define g_dtmCarrSens _symrom_g_dtmCarrSens
#define g_dtmCmd _symrom_g_dtmCmd
#define g_dtmCtrl _symrom_g_dtmCtrl
#define g_dtmEvt _symrom_g_dtmEvt
#define g_dtmExtLen _symrom_g_dtmExtLen
#define g_dtmFoff _symrom_g_dtmFoff
#define g_dtmFreq _symrom_g_dtmFreq
#define g_dtmLength _symrom_g_dtmLength
#define g_dtmManualConfig _symrom_g_dtmManualConfig
#define g_dtmModeType _symrom_g_dtmModeType
#define g_dtmPara _symrom_g_dtmPara
#define g_dtmPerAutoIntv _symrom_g_dtmPerAutoIntv
#define g_dtmPKT _symrom_g_dtmPKT
#define g_dtmPktCount _symrom_g_dtmPktCount
#define g_dtmPktIntv _symrom_g_dtmPktIntv
#define g_dtmRsp _symrom_g_dtmRsp
#define g_dtmRssi _symrom_g_dtmRssi
#define g_dtmRxCrcNum _symrom_g_dtmRxCrcNum
#define g_dtmRxTONum _symrom_g_dtmRxTONum
#define g_dtmStatus _symrom_g_dtmStatus
#define g_dtmTick _symrom_g_dtmTick
#define g_dtmTpCalEnable _symrom_g_dtmTpCalEnable
#define g_dtmTxPower _symrom_g_dtmTxPower
#define g_getPn23_cnt _symrom_g_getPn23_cnt
#define g_getPn23_seed _symrom_g_getPn23_seed
#define g_rfPhyDtmCmd _symrom_g_rfPhyDtmCmd
#define g_rfPhyDtmEvt _symrom_g_rfPhyDtmEvt
#define g_rfPhyRxDcIQ _symrom_g_rfPhyRxDcIQ
#define hal_uart_send_byte _symrom_hal_uart_send_byte
#define bit_to_byte _symrom_bit_to_byte
#define ll_hw_write_tfifo _symrom_ll_hw_write_tfifo
#define rf_calibrate _symrom_rf_calibrate
#define rf_calibrate0 _symrom_rf_calibrate0
#define rf_phy_ana_cfg _symrom_rf_phy_ana_cfg
#define rf_phy_bb_cfg _symrom_rf_phy_bb_cfg
#define rf_phy_change_cfg _symrom_rf_phy_change_cfg
#define rf_phy_change_cfg0 _symrom_rf_phy_change_cfg0

#define rf_phy_get_pktFoot_fromPkt _symrom_rf_phy_get_pktFoot_fromPkt
#define rf_phy_get_pktFoot _symrom_rf_phy_get_pktFoot

#define rf_rxDcoc_cfg _symrom_rf_rxDcoc_cfg
#define rf_tp_cal _symrom_rf_tp_cal

#define rf_tpCal_cfg_avg _symrom_rf_tpCal_cfg_avg
#define rf_tpCal_gen_cap_arrary _symrom_rf_tpCal_gen_cap_arrary

#define ll_hw_set_timing _symrom_ll_hw_set_timing
#define ll_hw_rst_tfifo _symrom_ll_hw_rst_tfifo
#define ll_hw_rst_rfifo _symrom_ll_hw_rst_rfifo
#define set_max_length _symrom_set_max_length
#define ll_hw_set_irq _symrom_ll_hw_set_irq
#define ll_hw_set_stx _symrom_ll_hw_set_stx
#define ll_hw_set_srx _symrom_ll_hw_set_srx
#define ll_hw_trigger _symrom_ll_hw_trigger
#define ll_hw_set_trx_settle _symrom_ll_hw_set_trx_settle
#define WaitUs _symrom_WaitUs
#define set_timer _symrom_set_timer
#define ll_hw_get_tr_mode _symrom_ll_hw_get_tr_mode
#define ll_hw_set_trx _symrom_ll_hw_set_trx
#define ll_hw_set_tx_rx_release _symrom_ll_hw_set_tx_rx_release
#define ll_hw_set_rx_tx_interval _symrom_ll_hw_set_rx_tx_interval
#define ll_hw_set_tx_rx_interval _symrom_ll_hw_set_tx_rx_interval
#define ll_hw_set_pplus_pktfmt _symrom_ll_hw_set_pplus_pktfmt
#define ll_hw_ign_rfifo _symrom_ll_hw_ign_rfifo
#define ll_hw_set_crc_fmt _symrom_ll_hw_set_crc_fmt


#define ll_hw_set_rx_timeout _symrom_ll_hw_set_rx_timeout
#define ll_hw_read_rfifo_pplus _symrom_ll_hw_read_rfifo_pplus
#define ll_hw_read_rfifo _symrom_ll_hw_read_rfifo
#define ll_hw_get_tfifo_wrptr _symrom_ll_hw_get_tfifo_wrptr
#define getRxBufferFree _symrom_getRxBufferFree
#define getRxBufferSize _symrom_getRxBufferSize
#define getTxBufferSize _symrom_getTxBufferSize
#define get_tx_read_ptr _symrom_get_tx_read_ptr
#define update_tx_read_ptr _symrom_update_tx_read_ptr
#define conn_param _symrom_conn_param
#define rfCounters _symrom_rfCounters
#define ll_hw_read_tfifo_packet0 _symrom_ll_hw_read_tfifo_packet0
#define ll_hw_get_tfifo_info _symrom_ll_hw_get_tfifo_info
#define g_system_reset_cause _symrom_g_system_reset_cause
#define hal_uart_send_buff _symrom_hal_uart_send_buff
#define log_vsprintf _symrom_log_vsprintf
#define hal_uart_init _symrom_hal_uart_init
#define includeUUID _symrom_includeUUID
#define extReportRefUUID _symrom_extReportRefUUID
#define reportRefUUID _symrom_reportRefUUID
#define osal_start_reload_timer _symrom_osal_start_reload_timer
#define linkDB_PerformFunc _symrom_linkDB_PerformFunc
#define watchdog_TaskID _symrom_watchdog_TaskID
#define watchdog_sleep_handler _symrom_watchdog_sleep_handler
#define wdg_ms_cycle _symrom_wdg_ms_cycle
#define clk_gate_enable _symrom_clk_gate_enable
#define hal_UART0_IRQHandler _symrom_hal_UART0_IRQHandler
#define GAP_ConfigDeviceAddr _symrom_GAP_ConfigDeviceAddr
#define otp_go_read _symrom_otp_go_read
#define init_spif _symrom_init_spif
#define g_bootFlag _symrom_g_bootFlag
#define LL_ReadBDADDR _symrom_LL_ReadBDADDR

#define pwm_module_init _symrom_pwm_module_init
#define pwm_module_deinit _symrom_pwm_module_deinit
#define pwm_ch_start _symrom_pwm_ch_start
#define pwm_ch_stop _symrom_pwm_ch_stop
#define pwm_ch_enable _symrom_pwm_ch_enable
#define pwm_ch_reg _symrom_pwm_ch_reg

#define hal_TIMER4_IRQHandler _symrom_hal_TIMER4_IRQHandler
#define hal_timer_wakeup_handler _symrom_hal_timer_wakeup_handler
#define hal_timer_sleep_handler _symrom_hal_timer_sleep_handler
#define hal_timer_mask_int _symrom_hal_timer_mask_int
#define hal_timer_set _symrom_hal_timer_set
#define hal_timer_stop _symrom_hal_timer_stop
#define hal_timer_init _symrom_hal_timer_init
#define hal_timer_deinit _symrom_hal_timer_deinit

#define pwrmgr_lock _symrom_pwrmgr_lock
#define pwrmgr_unlock _symrom_pwrmgr_unlock
# 2 "../../../../components/driver/source/clock.c" 2
# 1 "../../../../components/inc/mcu.h" 1
# 45 "../../../../components/inc/mcu.h"
#define _HAL_MCU_H 







# 1 "../../../../components/inc/types.h" 1
# 34 "../../../../components/inc/types.h"
#define _TYPES_H_ 

# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdint.h" 1 3 4
# 9 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdint.h" 3 4
# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 1 3 4
# 24 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
#define _STDINT_H 1







#define __int8_t_defined 

# 33 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
typedef signed char int8_t;
typedef short int int16_t;
typedef int int32_t;
typedef int __int32_t;
__extension__
typedef long long int int64_t;



typedef unsigned char uint8_t;
typedef unsigned short int uint16_t;

typedef unsigned int uint32_t;
typedef unsigned int __uint32_t;
#define __uint32_t_defined 

__extension__
typedef unsigned long long int uint64_t;





typedef signed char int_least8_t;
typedef short int int_least16_t;
typedef int int_least32_t;
__extension__
typedef long long int int_least64_t;


typedef unsigned char uint_least8_t;
typedef unsigned short int uint_least16_t;
typedef unsigned int uint_least32_t;
__extension__
typedef unsigned long long int uint_least64_t;





typedef signed char int_fast8_t;
typedef int int_fast16_t;
typedef int int_fast32_t;
__extension__
typedef long long int int_fast64_t;


typedef unsigned char uint_fast8_t;
typedef unsigned int uint_fast16_t;
typedef unsigned int uint_fast32_t;
__extension__
typedef unsigned long long int uint_fast64_t;




typedef int intptr_t;
#define __intptr_t_defined 

typedef unsigned int uintptr_t;



__extension__
typedef long long int intmax_t;
__extension__
typedef unsigned long long int uintmax_t;






#define __INT64_C(c) c ## LL
#define __UINT64_C(c) c ## ULL




#define INT8_MIN (-128)
#define INT16_MIN (-32767-1)
#define INT32_MIN (-2147483647-1)
#define INT64_MIN (-__INT64_C(9223372036854775807)-1)

#define INT8_MAX (127)
#define INT16_MAX (32767)
#define INT32_MAX (2147483647)
#define INT64_MAX (__INT64_C(9223372036854775807))


#define UINT8_MAX (255)
#define UINT16_MAX (65535)
#define UINT32_MAX (4294967295U)
#define UINT64_MAX (__UINT64_C(18446744073709551615))



#define INT_LEAST8_MIN (-128)
#define INT_LEAST16_MIN (-32767-1)
#define INT_LEAST32_MIN (-2147483647-1)
#define INT_LEAST64_MIN (-__INT64_C(9223372036854775807)-1)

#define INT_LEAST8_MAX (127)
#define INT_LEAST16_MAX (32767)
#define INT_LEAST32_MAX (2147483647)
#define INT_LEAST64_MAX (__INT64_C(9223372036854775807))


#define UINT_LEAST8_MAX (255)
#define UINT_LEAST16_MAX (65535)
#define UINT_LEAST32_MAX (4294967295U)
#define UINT_LEAST64_MAX (__UINT64_C(18446744073709551615))



#define INT_FAST8_MIN (-128)
#define INT_FAST16_MIN (-2147483647-1)
#define INT_FAST32_MIN (-2147483647-1)
#define INT_FAST64_MIN (-__INT64_C(9223372036854775807)-1)

#define INT_FAST8_MAX (127)
#define INT_FAST16_MAX (2147483647)
#define INT_FAST32_MAX (2147483647)
#define INT_FAST64_MAX (__INT64_C(9223372036854775807))


#define UINT_FAST8_MAX (255)
#define UINT_FAST16_MAX (4294967295U)
#define UINT_FAST32_MAX (4294967295U)
#define UINT_FAST64_MAX (__UINT64_C(18446744073709551615))



#define INTPTR_MIN (-2147483647-1)
#define INTPTR_MAX (2147483647)
#define UINTPTR_MAX (4294967295U)



#define INTMAX_MIN (-__INT64_C(9223372036854775807)-1)

#define INTMAX_MAX (__INT64_C(9223372036854775807))


#define UINTMAX_MAX (__UINT64_C(18446744073709551615))
# 191 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
#define PTRDIFF_MIN (-2147483647-1)
#define PTRDIFF_MAX (2147483647)


#define SIG_ATOMIC_MIN (-2147483647-1)
#define SIG_ATOMIC_MAX (2147483647)


#define SIZE_MAX (4294967295U)
# 222 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
#define INT8_C(c) c
#define INT16_C(c) c
#define INT32_C(c) c
#define INT64_C(c) c ## LL


#define UINT8_C(c) c
#define UINT16_C(c) c
#define UINT32_C(c) c ## U
#define UINT64_C(c) c ## ULL


#define INTMAX_C(c) c ## LL
#define UINTMAX_C(c) c ## ULL
# 248 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
#define RSIZE_MAX (SIZE_MAX >> 1)
# 10 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdint.h" 2 3 4



#define _GCC_WRAP_STDINT_H 
# 37 "../../../../components/inc/types.h" 2
# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdbool.h" 1 3 4
# 29 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdbool.h" 3 4
#define _STDBOOL_H 



#define bool _Bool
#define true 1
#define false 0
# 52 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdbool.h" 3 4
#define __bool_true_false_are_defined 1
# 38 "../../../../components/inc/types.h" 2

# 38 "../../../../components/inc/types.h"
typedef signed char int8;
typedef unsigned char uint8;

typedef signed short int16;
typedef unsigned short uint16;

typedef signed long int32;
typedef unsigned long uint32;

typedef uint8 halDataAlign_t;


#define BIT(n) (1ul << (n))

#define write_reg(addr,data) (*(volatile unsigned int *)(addr)=(unsigned int)(data))
#define read_reg(addr) (*(volatile unsigned int *)(addr))


#define BM_SET(addr,bit) ( *(addr) |= (bit) )
#define BM_CLR(addr,bit) ( *(addr) &= ~(bit) )
#define BM_IS_SET(addr,bit) ( *(addr) & (bit) )




#define BV(n) (1 << (n))



#define BF(x,b,s) (((x) & (b)) >> (s))



#define MIN(n,m) (((n) < (m)) ? (n) : (m))



#define MAX(n,m) (((n) < (m)) ? (m) : (n))



#define ABS(n) (((n) < 0) ? -(n) : (n))




#define BREAK_UINT32(var,ByteNum) (uint8)((uint32)(((var) >>((ByteNum) * 8)) & 0x00FF))


#define BUILD_UINT32(Byte0,Byte1,Byte2,Byte3) ((uint32)((uint32)((Byte0) & 0x00FF) + ((uint32)((Byte1) & 0x00FF) << 8) + ((uint32)((Byte2) & 0x00FF) << 16) + ((uint32)((Byte3) & 0x00FF) << 24)))





#define BUILD_UINT16(loByte,hiByte) ((uint16)(((loByte) & 0x00FF) + (((hiByte) & 0x00FF) << 8)))


#define HI_UINT16(a) (((a) >> 8) & 0xFF)
#define LO_UINT16(a) ((a) & 0xFF)

#define BUILD_UINT8(hiByte,loByte) ((uint8)(((loByte) & 0x0F) + (((hiByte) & 0x0F) << 4)))





#define UINT32_TO_BUF_LITTLE_ENDIAN(pBuf,val) do { *(pBuf)++ = (((val) >> 0) & 0xFF); *(pBuf)++ = (((val) >> 8) & 0xFF); *(pBuf)++ = (((val) >> 16) & 0xFF); *(pBuf)++ = (((val) >> 24) & 0xFF); } while (0)
# 114 "../../../../components/inc/types.h"
#define BUF_TO_UINT32_LITTLE_ENDIAN(pBuf) (((pBuf) += 4), BUILD_UINT32((pBuf)[-4], (pBuf)[-3], (pBuf)[-2], (pBuf)[-1]))


#define GET_BIT(DISCS,IDX) (((DISCS)[((IDX) / 8)] & BV((IDX) % 8)) ? TRUE : FALSE)


#define SET_BIT(DISCS,IDX) (((DISCS)[((IDX) / 8)] |= BV((IDX) % 8)))


#define CLR_BIT(DISCS,IDX) (((DISCS)[((IDX) / 8)] &= (BV((IDX) % 8) ^ 0xFF)))
# 132 "../../../../components/inc/types.h"
#define TRUE 1



#define FALSE 0



#define NULL 0


#define HAL_WAIT_CONDITION(condition) {while(!(condition)){}}


#define HAL_WAIT_CONDITION_TIMEOUT(condition,timeout) { volatile int val = 0; while(!(condition)){ if(val ++ > timeout) return PPlus_ERR_TIMEOUT; } }







#define HAL_WAIT_CONDITION_TIMEOUT_WO_RETURN(condition,timeout) { volatile int val = 0; while(!(condition)){ if(val ++ > timeout) break; } }
# 163 "../../../../components/inc/types.h"
typedef struct _comm_evt_t{
  unsigned int type;
  unsigned char* data;
  unsigned int len;
}comm_evt_t;

typedef void (*comm_cb_t)(comm_evt_t* pev);


#define DBG_BUILD_LL_TIMING 0
# 54 "../../../../components/inc/mcu.h" 2
# 64 "../../../../components/inc/mcu.h"
#define MCU_UNDEF 0
#define MCU_PRIME_A1 1
#define MCU_PRIME_A2 2
#define MCU_BUMBEE_M0 3
#define MCU_BUMBEE_CK802 4


#define SRAM_BASE_ADDR 0x1fff0000
#define SRAM_END_ADDR 0x1fff7fff

#define ROM_SRAM_JUMPTABLE SRAM_BASE_ADDR
#define ROM_SRAM_GLOBALCFG (ROM_SRAM_JUMPTABLE+0x100)
#define ROM_SRAM_JUMPTABLE_MIRROR 0x1fff5000
#define ROM_SRAM_GLOBALCFG_MIRROR (ROM_SRAM_JUMPTABLE_MIRROR+0x100)

#define ROM_SRAM_HEAP 0x1fff6000
#define ROM_SRAM_HEAP_SIZE (1024*8)
#define ROM_SRAM_DWC_BUF 0x1fff7c00


#define APP_SRAM_START_ADDR 0x1fff2000







#define MAXMEMHEAP 4096

#define HAL_ISER *((volatile uint32_t *)(0xe000e100))
#define HAL_ICER *((volatile uint32_t *)(0xe000e180))
# 105 "../../../../components/inc/mcu.h"
#define subWriteReg(addr,high,low,value) {write_reg(addr,(read_reg(addr)& (~((((unsigned int)1<<((high)-(low)+1))-1)<<(low))))| ((unsigned int)(value)<<(low)));__asm volatile("nop");}





#define TIME_BASE (0x003fffff)
#define TIME_DELTA(x,y) ( (x>=y) ? x-y : TIME_BASE-y+x )
# 127 "../../../../components/inc/mcu.h"
extern void _symrom_drv_irq_init(void);
extern int _symrom_drv_enable_irq(int cs);
extern int _symrom_drv_disable_irq(void);
extern int drv_enable_irqx(int cs);
extern int drv_disable_irqx(void);
#define HAL_CRITICAL_SECTION_INIT() drv_irq_init()
# 156 "../../../../components/inc/mcu.h"
#define _HAL_CS_ALLOC_() int _drv_irq_cs;

#define HAL_ENTER_CRITICAL_SECTION() { _drv_irq_cs = drv_disable_irq();}
#define HAL_EXIT_CRITICAL_SECTION() { drv_enable_irq(_drv_irq_cs);}

#define DRV_ENTER_CRITICAL_SECTION() {drv_disable_irqx();}
#define DRV_EXIT_CRITICAL_SECTION() {drv_enable_irqx(0);}
# 3 "../../../../components/driver/source/clock.c" 2
# 1 "../../../../components/inc/bus_dev.h" 1
# 43 "../../../../components/inc/bus_dev.h"
#define __BUS_DEV_H__ 





# 1 "../../../../components/inc/mcu.h" 1
# 50 "../../../../components/inc/bus_dev.h" 2

enum{
    RSTC_COLD_UP = 0,
    RSTC_WARM_UP = 1,
    RSTC_OFF_MODE = 2,
    RSTC_WAKE_IO = 3,
    RSTC_WAKE_RTC = 4,
    RSTC_WARM_NDWC = 5

};



typedef enum IRQn
{

  NonMaskableInt_IRQn = -14,
  HardFault_IRQn = -13,



  SVCall_IRQn = -5,

  PendSV_IRQn = -2,
  SysTick_IRQn = -1,


  CK_Systick_IRQn = 1,
  CORET_IRQn = 1,
  OTP_IRQn = 3,
  BB_IRQn = 4,
  KSCAN_IRQn = 5,
  RTC_IRQn = 6,
  CPCOM_AP_IPC_IRQn = 7,
  APCOM_AP_IPC_IRQn = 8,
  WDT_IRQn = 10,
  UART0_IRQn = 11,
  I2C0_IRQn = 12,

  SPI0_IRQn = 14,
  SPI1_IRQn = 15,
  GPIO_IRQn = 16,
  UART1_IRQn = 17,
  SPIF_IRQn = 18,
  DMAC_IRQn = 19,
  TIM1_IRQn = 20,
  TIM2_IRQn = 21,
  TIM3_IRQn = 22,
  TIM4_IRQn = 23,



  AES_IRQn = 28,
  ADCC_IRQn = 29,
  QDEC_IRQn = 30,
  RNG_IRQn = 31
} IRQn_Type;

#define ATTRIBUTE_ISR __attribute__((isr))
# 1 "../../../../components/arch/ck802/core_802.h" 1
# 25 "../../../../components/arch/ck802/core_802.h"
#define __CORE_802_H_GENERIC 
# 42 "../../../../components/arch/ck802/core_802.h"
#define __CK802_CSI_VERSION_MAIN (0x04U)
#define __CK802_CSI_VERSION_SUB (0x1EU)
#define __CK802_CSI_VERSION ((__CK802_CSI_VERSION_MAIN << 16U) | __CK802_CSI_VERSION_SUB )


#define __CK80X (0x02U)





#define __FPU_USED 0U
# 70 "../../../../components/arch/ck802/core_802.h"
#define __CORE_CK802_H_DEPENDANT 







#define __CK802_REV 0x0000U



#define __VIC_PRIO_BITS 2U



#define __Vendor_SysTickConfig 1U



#define __GSR_GCR_PRESENT 0U



#define __MPU_PRESENT 1U



#define __ICACHE_PRESENT 1U



#define __DCACHE_PRESENT 1U


# 1 "../../../../components/arch/ck802/csi_gcc.h" 1
# 25 "../../../../components/arch/ck802/csi_gcc.h"
#define _CSI_GCC_H_ 

# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 1 3 4
# 18 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 3 4
#define _STDLIB_H_ 

# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\features.h" 1 3 4
# 10 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\features.h" 3 4
#define _FEATURES_H 1

#define __MINILIBC__ 1




#define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))






#define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)
# 21 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 2 3 4
# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\ansidef.h" 1 3 4






#define _ANSIDECL_H_ 

#define _HAVE_STDC 
# 34 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\ansidef.h" 3 4
#define _BEGIN_STD_C 
#define _END_STD_C 
#define _NOTHROW 



#define _PTR void *
#define _AND ,
#define _NOARGS void
#define _CONST const
#define _VOLATILE volatile
#define _SIGNED signed
#define _DOTS , ...
#define _VOID void






#define _EXFUN_NOTHROW(name,proto) name proto _NOTHROW
#define _EXFUN(name,proto) name proto
#define _EXPARM(name,proto) (* name) proto
#define _EXFNPTR(name,proto) (* name) proto

#define _DEFUN(name,arglist,args) name(args)
#define _DEFUN_VOID(name) name(_NOARGS)
#define _CAST_VOID (void)

#define _LONG_DOUBLE long double


#define _PARAMS(paramlist) paramlist






#define _ATTRIBUTE(attrs) __attribute__ (attrs)
# 96 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\ansidef.h" 3 4
#define _ELIDABLE_INLINE __inline__
# 22 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 2 3 4


# 23 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 3 4
typedef struct
{
 int quot;
 int rem;
} div_t;

typedef struct
{
 long quot;
 long rem;
} ldiv_t;

typedef struct
{
 long long int quot;
 long long int rem;
} lldiv_t;



#define _GCC_SIZE_T 
typedef unsigned int size_t;
# 53 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 3 4
#define EXIT_FAILURE 1
#define EXIT_SUCCESS 0


#define RAND_MAX 2147483647


extern double atof(const char *s);

extern int atoi(const char *s);

extern long atol(const char *s);

extern long long atoll(const char *str);

extern double strtod( const char *nptr, char **endptr );

extern float strtof(const char *nptr, char **endptr);

extern long strtol( const char *nptr, char **endptr, int base );

extern long double strtold (const char *nptr, char **endptr);

extern long long strtoll( const char *nptr, char **endptr, int base );

extern unsigned long strtoul( const char *nptr, char **endptr, int base );

extern unsigned long long strtoull( const char *nptr, char **endptr, int base);



extern void *calloc(size_t nmemb, size_t lsize);

extern void free (void *mem);

extern void *malloc (size_t);

extern void *realloc (void *mem, size_t new_size);


extern void _Exit(int code);

extern void abort(void);

extern void exit(int code);


typedef int (*__bsearch_comparison_fn_t)(const void * object1,
                                          const void * object2);

extern void * bsearch( const void * search_key, const void * first_object,
          size_t num_objects, size_t object_size,
          __bsearch_comparison_fn_t comparison_fn);

typedef int (*__qsort_comparison_fn_t)(const void * object1,
                                        const void * object2);

extern void qsort( void * first_object, size_t num_objects,
        size_t object_size, __qsort_comparison_fn_t comparison_fn);


extern int abs(int i);

extern div_t div(int n, int d);

extern long labs(long i);

extern ldiv_t ldiv(long n, long d);

extern long long llabs(long long j);

extern lldiv_t lldiv(long long n, long long d);

extern int rand(void);

extern void srand (unsigned int seed);


extern int atexit (void (*__func) (void));
extern char *getenv (__const char *__name);
extern int system (__const char *__command) ;
# 28 "../../../../components/arch/ck802/csi_gcc.h" 2


#define __ASM __asm



#define __INLINE inline



#define __ALWAYS_STATIC_INLINE __attribute__((always_inline)) static inline



#define __STATIC_INLINE static inline
# 55 "../../../../components/arch/ck802/csi_gcc.h"

# 55 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline void __enable_irq(void)
{
    __asm volatile("psrset ie");
}
# 67 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline void __disable_irq(void)
{
    __asm volatile("psrclr ie");
}






__attribute__((always_inline)) static inline uint32_t __get_PSR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, psr" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_PSR(uint32_t psr)
{
    __asm volatile("mtcr %0, psr" : : "r"(psr));
}






__attribute__((always_inline)) static inline uint32_t __get_SP(void)
{
    uint32_t result;

    __asm volatile("mov %0, sp" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_SP(uint32_t sp)
{
    __asm volatile("mov sp, %0" : : "r"(sp): "sp");
}






__attribute__((always_inline)) static inline uint32_t __get_Int_SP(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<15, 1>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_Int_SP(uint32_t sp)
{
    __asm volatile("mtcr %0, cr<15, 1>" : : "r"(sp));
}






__attribute__((always_inline)) static inline uint32_t __get_VBR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, vbr" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_VBR(uint32_t vbr)
{
    __asm volatile("mtcr %0, vbr" : : "r"(vbr));
}






__attribute__((always_inline)) static inline uint32_t __get_EPC(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, epc" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_EPC(uint32_t epc)
{
    __asm volatile("mtcr %0, epc" : : "r"(epc));
}






__attribute__((always_inline)) static inline uint32_t __get_EPSR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, epsr" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_EPSR(uint32_t epsr)
{
    __asm volatile("mtcr %0, epsr" : : "r"(epsr));
}






__attribute__((always_inline)) static inline uint32_t __get_CPUID(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<13, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_CCR(void)
{
    register uint32_t result;




    __asm volatile("mfcr %0, cr<18, 0>\n" : "=r"(result));

    return (result);
}







__attribute__((always_inline)) static inline void __set_CCR(uint32_t ccr)
{



    __asm volatile("mtcr %0, cr<18, 0>\n" : : "r"(ccr));

}







__attribute__((always_inline)) static inline uint32_t __get_DCSR(void)
{
    uint32_t result;



    __asm volatile("mfcr %0, cr<14, 0>" : "=r"(result));

    return (result);
}







__attribute__((always_inline)) static inline void __set_DCSR(uint32_t dcsr)
{



    __asm volatile("mtcr %0, cr<14, 0>" : : "r"(dcsr));

}







__attribute__((always_inline)) static inline uint32_t __get_CFR(void)
{
    uint32_t result;



    __asm volatile("mfcr %0, cr<17, 0>" : "=r"(result));


    return (result);
}







__attribute__((always_inline)) static inline void __set_CFR(uint32_t cfr)
{



    __asm volatile("mtcr %0, cr<17, 0>" : : "r"(cfr));

}







__attribute__((always_inline)) static inline uint32_t __get_CIR(void)
{
    uint32_t result;



    __asm volatile("mfcr %0, cr<22, 0>" : "=r"(result));

    return (result);
}







__attribute__((always_inline)) static inline void __set_CIR(uint32_t cir)
{



    __asm volatile("mtcr %0, cr<22, 0>" : : "r"(cir));

}







__attribute__((always_inline)) static inline uint32_t __get_CAPR(void)
{
    register uint32_t result;




    __asm volatile("mfcr %0, cr<19, 0>\n" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_CAPR(uint32_t capr)
{



    __asm volatile("mtcr %0, cr<19, 0>\n" : : "r"(capr));

}
# 395 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline void __set_PACR(uint32_t pacr)
{



    __asm volatile("mtcr %0, cr<20, 0>\n" : : "r"(pacr));

}







__attribute__((always_inline)) static inline uint32_t __get_PACR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<20, 0>" : "=r"(result));

    return (result);
}







__attribute__((always_inline)) static inline void __set_PRSR(uint32_t prsr)
{



    __asm volatile("mtcr %0, cr<21, 0>\n" : : "r"(prsr));

}






__attribute__((always_inline)) static inline uint32_t __get_PRSR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<21, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_UR14(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<14, 1>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_CHR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<31, 0>\n" :"=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_CHR(uint32_t chr)
{
    __asm volatile("mtcr %0, cr<31, 0>\n" : : "r"(chr));
}






__attribute__((always_inline)) static inline uint32_t __get_HINT(void)
{
    uint32_t result;



    __asm volatile("mfcr %0, cr<31, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_HINT(uint32_t hint)
{



    __asm volatile("mtcr %0, cr<31, 0>" : : "r"(hint));

}






__attribute__((always_inline)) static inline uint32_t __get_MIR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<0, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MIR(uint32_t mir)
{




    __asm volatile("mtcr %0, cr<0, 15>" : : "r"(mir));

}







__attribute__((always_inline)) static inline uint32_t __get_MEL0(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<2, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MEL0(uint32_t mel0)
{




    __asm volatile("mtcr %0, cr<2, 15>" : : "r"(mel0));

}







__attribute__((always_inline)) static inline uint32_t __get_MEL1(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<3, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MEL1(uint32_t mel1)
{




    __asm volatile("mtcr %0, cr<3, 15>" : : "r"(mel1));

}







__attribute__((always_inline)) static inline uint32_t __get_MEH(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<4, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MEH(uint32_t meh)
{




    __asm volatile("mtcr %0, cr<4, 15>" : : "r"(meh));

}







__attribute__((always_inline)) static inline uint32_t __get_MPR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<6, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MPR(uint32_t mpr)
{




    __asm volatile("mtcr %0, cr<6, 15>" : : "r"(mpr));

}







__attribute__((always_inline)) static inline uint32_t __get_MCIR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<8, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MCIR(uint32_t mcir)
{




    __asm volatile("mtcr %0, cr<8, 15>" : : "r"(mcir));

}







__attribute__((always_inline)) static inline uint32_t __get_MPGD(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<29, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MPGD(uint32_t mpgd)
{




    __asm volatile("mtcr %0, cr<29, 15>" : : "r"(mpgd));

}







__attribute__((always_inline)) static inline uint32_t __get_MSA0(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<30, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MSA0(uint32_t msa0)
{




    __asm volatile("mtcr %0, cr<30, 15>" : : "r"(msa0));

}







__attribute__((always_inline)) static inline uint32_t __get_MSA1(void)
{
    uint32_t result;





    __asm volatile("mfcr %0, cr<31, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MSA1(uint32_t msa1)
{




    __asm volatile("mtcr %0, cr<31, 15>" : : "r"(msa1));

}







__attribute__((always_inline)) static inline void __enable_excp_irq(void)
{
    __asm volatile("psrset ee, ie");
}







__attribute__((always_inline)) static inline void __disable_excp_irq(void)
{
    __asm volatile("psrclr ee, ie");
}






__attribute__((always_inline)) static inline uint32_t __get_GSR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<12, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_GCR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<11, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_GCR(uint32_t gcr)
{



    __asm volatile("mtcr %0, cr<11, 0>" : : "r"(gcr));

}






__attribute__((always_inline)) static inline uint32_t __get_WSSR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<0, 3>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_WRCR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<1, 3>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_WRCR(uint32_t wrcr)
{
    __asm volatile("mtcr %0, cr<1, 3>" : : "r"(wrcr));
}






__attribute__((always_inline)) static inline uint32_t __get_DCR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<8, 3>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_DCR(uint32_t dcr)
{
    __asm volatile("mtcr %0, cr<8, 3>" : : "r"(dcr));
}






__attribute__((always_inline)) static inline uint32_t __get_PCR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<9, 3>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_PCR(uint32_t pcr)
{
    __asm volatile("mtcr %0, cr<9, 3>" : : "r"(pcr));
}






__attribute__((always_inline)) static inline uint32_t __get_EBR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<1, 1>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_EBR(uint32_t ebr)
{
    __asm volatile("mtcr %0, cr<1, 1>" : : "r"(ebr));
}
# 1004 "../../../../components/arch/ck802/csi_gcc.h"
#define __CSI_GCC_OUT_REG(r) "=r" (r)
#define __CSI_GCC_USE_REG(r) "r" (r)





__attribute__((always_inline)) static inline void __NOP(void)
{
    __asm volatile("nop");
}






__attribute__((always_inline)) static inline void __WFI(void)
{
    __asm volatile("wait");
}





__attribute__((always_inline)) static inline void __WAIT(void)
{
    __asm volatile("wait");
}





__attribute__((always_inline)) static inline void __DOZE(void)
{
    __asm volatile("doze");
}





__attribute__((always_inline)) static inline void __STOP(void)
{
    __asm volatile("stop");
}







__attribute__((always_inline)) static inline void __ISB(void)
{
    __asm volatile("sync"::: "memory");
}







__attribute__((always_inline)) static inline void __DSB(void)
{
    __asm volatile("sync"::: "memory");
}







__attribute__((always_inline)) static inline void __DMB(void)
{
    __asm volatile("sync"::: "memory");
}







__attribute__((always_inline)) static inline uint32_t __FF0(uint32_t value)
{
    uint32_t ret;

    __asm volatile("ff0 %0, %1" : "=r"(ret) : "r"(value));
    return ret;
}
# 1107 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __FF1(uint32_t value)
{
    uint32_t ret;

    __asm volatile("ff1 %0, %1" : "=r"(ret) : "r"(value));




    return ret;
}
# 1126 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __REV(uint32_t value)
{
    return __builtin_bswap32(value);
}
# 1138 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __REV16(uint32_t value)
{
    uint32_t result;

    __asm volatile("revh %0, %1" : "=r" (result) : "r" (value));




    return (result);
}
# 1157 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline int32_t __REVSH(int32_t value)
{
    return (short)(((value & 0xFF00) >> 8) | ((value & 0x00FF) << 8));
}
# 1170 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __ROR(uint32_t op1, uint32_t op2)
{
    return (op1 >> op2) | (op1 << (32U - op2));
}







__attribute__((always_inline)) static inline void __BKPT(void)
{
    __asm volatile("bkpt");
}







__attribute__((always_inline)) static inline uint32_t __RBIT(uint32_t value)
{
    uint32_t result;




    int32_t s = 4 * 8 - 1;

    result = value;

    for (value >>= 1U; value; value >>= 1U) {
        result <<= 1U;
        result |= value & 1U;
        s--;
    }

    result <<= s;

    return (result);
}
# 1221 "../../../../components/arch/ck802/csi_gcc.h"
#define __CLZ __builtin_clz






__attribute__((always_inline)) static inline int32_t __SSAT(int32_t x, uint32_t y)
{
    int32_t posMax, negMin;
    uint32_t i;

    posMax = 1;

    for (i = 0; i < (y - 1); i++) {
        posMax = posMax * 2;
    }

    if (x > 0) {
        posMax = (posMax - 1);

        if (x > posMax) {
            x = posMax;
        }


    } else {
        negMin = -posMax;

        if (x < negMin) {
            x = negMin;
        }


    }

    return (x);
}
# 1267 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAT(uint32_t value, uint32_t sat)
{
    uint32_t result;

    if ((((0xFFFFFFFF >> sat) << sat) & value) != 0) {
        result = 0xFFFFFFFF >> (32 - sat);
    } else {
        result = value;
    }

    return (result);
}
# 1287 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __IUSAT(uint32_t value, uint32_t sat)
{
    uint32_t result;

    if (value & 0x80000000) {
        result = 0;
    } else if ((((0xFFFFFFFF >> sat) << sat) & value) != 0) {
        result = 0xFFFFFFFF >> (32 - sat);
    } else {
        result = value;
    }

    return (result);
}
# 1310 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __RRX(uint32_t op1)
{

    uint32_t res = 0;
    __asm volatile("bgeni    t0, 31\n\t"
                   "lsri     %0, 1\n\t"
                   "movt     %1, t0\n\t"
                   "or       %1, %1, %0\n\t"
               : "=r"(op1), "=r"(res): "0"(op1), "1"(res): "t0");
    return res;
# 1332 "../../../../components/arch/ck802/csi_gcc.h"
}







__attribute__((always_inline)) static inline uint8_t __LDRBT(volatile uint8_t *addr)
{
    uint32_t result;

    __asm volatile("ldb %0, (%1, 0)" : "=r"(result) : "r"(addr));
    return ((uint8_t) result);
}
# 1355 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint16_t __LDRHT(volatile uint16_t *addr)
{
    uint32_t result;


    __asm volatile("ldh %0, (%1, 0)" : "=r"(result) : "r"(addr));
    return ((uint16_t) result);
}
# 1371 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __LDRT(volatile uint32_t *addr)
{
    uint32_t result;


    __asm volatile("ldw %0, (%1, 0)" : "=r"(result) : "r"(addr));
    return (result);
}
# 1387 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline void __STRBT(uint8_t value, volatile uint8_t *addr)
{

    __asm volatile("stb %1, (%0, 0)" :: "r"(addr), "r"((uint32_t)value) : "memory");
}
# 1400 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline void __STRHT(uint16_t value, volatile uint16_t *addr)
{

    __asm volatile("sth %1, (%0, 0)" :: "r"(addr), "r"((uint32_t)value) : "memory");
}
# 1413 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline void __STRT(uint32_t value, volatile uint32_t *addr)
{

    __asm volatile("stw %1, (%0, 0)" :: "r"(addr), "r"(value) : "memory");
}
# 1438 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_FPUType(void)
{

    return 0;
}
# 1467 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __PKHBT(uint32_t val1, uint32_t val2, uint32_t val3)
{
    return ((((int32_t)(val1) << 0) & (int32_t)0x0000FFFF) | (((int32_t)(val2) << val3) & (int32_t)0xFFFF0000));
}
# 1485 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __PKHTB(uint32_t val1, uint32_t val2, uint32_t val3)
{
    return ((((int32_t)(val1) << 0) & (int32_t)0xFFFF0000) | (((int32_t)(val2) >> val3) & (int32_t)0x0000FFFF));
}
# 1501 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSAT16(int32_t x, const uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __SSAT((((int32_t)x << 16) >> 16), y) & (int32_t)0x0000FFFF;
    s = __SSAT((((int32_t)x) >> 16), y) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1522 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAT16(uint32_t x, const uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __IUSAT(((x << 16) >> 16), y) & 0x0000FFFF;
    s = __IUSAT(((x) >> 16), y) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1549 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __SSAT(((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
    s = __SSAT(((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
    t = __SSAT(((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF;
    u = __SSAT(((((int32_t)x) >> 24) + (((int32_t)y) >> 24)), 8) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1578 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __IUSAT((((x << 24) >> 24) + ((y << 24) >> 24)), 8) & 0x000000FF;
    s = __IUSAT((((x << 16) >> 24) + ((y << 16) >> 24)), 8) & 0x000000FF;
    t = __IUSAT((((x << 8) >> 24) + ((y << 8) >> 24)), 8) & 0x000000FF;
    u = __IUSAT((((x) >> 24) + ((y) >> 24)), 8) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1605 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)) & (int32_t)0x000000FF;
    s = ((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)) & (int32_t)0x000000FF;
    t = ((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)) & (int32_t)0x000000FF;
    u = ((((int32_t)x) >> 24) + (((int32_t)y) >> 24)) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1632 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) + ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) + ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) + ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) + ((y) >> 24)) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1661 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __SSAT(((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
    s = __SSAT(((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
    t = __SSAT(((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF;
    u = __SSAT(((((int32_t)x) >> 24) - (((int32_t)y) >> 24)), 8) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1690 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __IUSAT((((x << 24) >> 24) - ((y << 24) >> 24)), 8) & 0x000000FF;
    s = __IUSAT((((x << 16) >> 24) - ((y << 16) >> 24)), 8) & 0x000000FF;
    t = __IUSAT((((x << 8) >> 24) - ((y << 8) >> 24)), 8) & 0x000000FF;
    u = __IUSAT((((x) >> 24) - ((y) >> 24)), 8) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1717 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)) & (int32_t)0x000000FF;
    s = ((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)) & (int32_t)0x000000FF;
    t = ((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)) & (int32_t)0x000000FF;
    u = ((((int32_t)x) >> 24) - (((int32_t)y) >> 24)) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1744 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) - ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) - ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) - ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) - ((y) >> 24)) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1774 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) - ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) - ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) - ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) - ((y) >> 24)) & 0x000000FF;

    return (u + t + s + r);
}
# 1806 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USADA8(uint32_t x, uint32_t y, uint32_t sum)
{
    int32_t r, s, t, u;







    r = (abs(((x << 24) >> 24) - ((y << 24) >> 24))) & 0x000000FF;
    s = (abs(((x << 16) >> 24) - ((y << 16) >> 24))) & 0x000000FF;
    t = (abs(((x << 8) >> 24) - ((y << 8) >> 24))) & 0x000000FF;
    u = (abs(((x) >> 24) - ((y) >> 24))) & 0x000000FF;

    return (u + t + s + r + sum);
}
# 1837 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __SSAT(((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) + (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1860 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __IUSAT((((x << 16) >> 16) + ((y << 16) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) + ((y) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1881 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = ((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) + (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1902 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = (((x << 16) >> 16) + ((y << 16) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) + ((y) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1924 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHADD16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) + (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1945 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHADD16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) + ((y << 16) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) + ((y) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1970 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)) >> 1) & (int32_t)0x000000FF;
    s = (((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)) >> 1) & (int32_t)0x000000FF;
    t = (((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)) >> 1) & (int32_t)0x000000FF;
    u = (((((int32_t)x) >> 24) + (((int32_t)y) >> 24)) >> 1) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1997 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((x << 24) >> 24) + ((y << 24) >> 24)) >> 1) & 0x000000FF;
    s = ((((x << 16) >> 24) + ((y << 16) >> 24)) >> 1) & 0x000000FF;
    t = ((((x << 8) >> 24) + ((y << 8) >> 24)) >> 1) & 0x000000FF;
    u = ((((x) >> 24) + ((y) >> 24)) >> 1) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 2022 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) - (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2045 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) - ((y << 16) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) - ((y) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2068 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) - (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2091 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) - ((y << 16) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) - ((y) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2112 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) - (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2133 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) - ((y << 16) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) - ((y) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2158 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)) >> 1) & (int32_t)0x000000FF;
    s = (((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)) >> 1) & (int32_t)0x000000FF;
    t = (((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)) >> 1) & (int32_t)0x000000FF;
    u = (((((int32_t)x) >> 24) - (((int32_t)y) >> 24)) >> 1) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 2185 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((x << 24) >> 24) - ((y << 24) >> 24)) >> 1) & 0x000000FF;
    s = ((((x << 16) >> 24) - ((y << 16) >> 24)) >> 1) & 0x000000FF;
    t = ((((x << 8) >> 24) - ((y << 8) >> 24)) >> 1) & 0x000000FF;
    u = ((((x) >> 24) - ((y) >> 24)) >> 1) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 2215 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2243 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) - ((y) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) + ((y << 16) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2269 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2295 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) - ((y) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) + ((y << 16) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2319 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2345 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) - ((y) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) + ((y << 16) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2373 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2401 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) + ((y) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) - ((y << 16) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2427 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) + ((y) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) - ((y << 16) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2453 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2478 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2504 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) + ((y) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) - ((y << 16) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2527 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUSDX(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16))));
}
# 2545 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUADX(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16))));
}
# 2561 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline int32_t __QADD(int32_t x, int32_t y)
{
    int32_t result;

    if (y >= 0) {
        if (x + y >= x) {
            result = x + y;
        } else {
            result = 0x7FFFFFFF;
        }
    } else {
        if (x + y < x) {
            result = x + y;
        } else {
            result = 0x80000000;
        }
    }

    return result;
}
# 2591 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline int32_t __QSUB(int32_t x, int32_t y)
{
    int64_t tmp;
    int32_t result;

    tmp = (int64_t)x - (int64_t)y;

    if (tmp > 0x7fffffff) {
        tmp = 0x7fffffff;
    } else if (tmp < (-2147483647 - 1)) {
        tmp = -2147483647 - 1;
    }

    result = tmp;
    return result;
}
# 2621 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLAD(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((int32_t)sum))));
}
# 2642 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLADX(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((int32_t)sum))));
}
# 2663 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLSD(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((int32_t)sum))));
}
# 2683 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLSDX(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((int32_t)sum))));
}
# 2706 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLALD(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((uint64_t)sum))));
}
# 2730 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLALDX(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((uint64_t)sum))));
}
# 2753 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLSLD(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((uint64_t)sum))));
}
# 2775 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLSLDX(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((uint64_t)sum))));
}
# 2794 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMMLA(int32_t x, int32_t y, int32_t sum)
{
    return (uint32_t)((int32_t)((int64_t)((int64_t)x * (int64_t)y) >> 32) + sum);
}
# 2810 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUAD(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16))));
}
# 2828 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUSD(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16))));
}
# 2846 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SXTAB16(uint32_t x, uint32_t y)
{
    return ((uint32_t)((((((int32_t)y << 24) >> 24) + (((int32_t)x << 16) >> 16)) & (int32_t)0x0000FFFF) |
                       (((((int32_t)y << 8) >> 8) + (((int32_t)x >> 16) << 16)) & (int32_t)0xFFFF0000)));
}
# 2864 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UXTAB16(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((y << 24) >> 24) + ((x << 16) >> 16)) & 0x0000FFFF) |
                       ((((y << 8) >> 8) + ((x >> 16) << 16)) & 0xFFFF0000)));
}
# 2881 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SXTB16(uint32_t x)
{
    return ((uint32_t)(((((int32_t)x << 24) >> 24) & (int32_t)0x0000FFFF) |
                       ((((int32_t)x << 8) >> 8) & (int32_t)0xFFFF0000)));
}
# 2898 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UXTB16(uint32_t x)
{
    return ((uint32_t)((((x << 24) >> 24) & 0x0000FFFF) |
                       (((x << 8) >> 8) & 0xFFFF0000)));
}
# 106 "../../../../components/arch/ck802/core_802.h" 2
# 118 "../../../../components/arch/ck802/core_802.h"
#define __I volatile const

#define __O volatile
#define __IO volatile


#define __IM volatile const
#define __OM volatile
#define __IOM volatile
# 153 "../../../../components/arch/ck802/core_802.h"
typedef union {
    struct {
        uint32_t C: 1;
        uint32_t _reserved0: 5;
        uint32_t IE: 1;
        uint32_t IC: 1;
        uint32_t EE: 1;
        uint32_t MM: 1;
        uint32_t _reserved1: 6;
        uint32_t VEC: 8;
        uint32_t _reserved2: 3;
        uint32_t SC: 1;
        uint32_t HS: 1;
        uint32_t SP: 1;
        uint32_t T: 1;
        uint32_t S: 1;
    } b;
    uint32_t w;
} PSR_Type;


#define PSR_S_Pos 31U
#define PSR_S_Msk (1UL << PSR_S_Pos)

#define PSR_VEC_Pos 16U
#define PSR_VEC_Msk (0x7FUL << PSR_VEC_Pos)

#define PSR_MM_Pos 9U
#define PSR_MM_Msk (1UL << PSR_MM_Pos)

#define PSR_EE_Pos 8U
#define PSR_EE_Msk (1UL << PSR_EE_Pos)

#define PSR_IC_Pos 7U
#define PSR_IC_Msk (1UL << PSR_IC_Pos)

#define PSR_IE_Pos 6U
#define PSR_IE_Msk (1UL << PSR_IE_Pos)

#define PSR_C_Pos 0U
#define PSR_C_Msk (1UL << PSR_C_Pos)




typedef union {
    struct {
        uint32_t MP: 2;
        uint32_t _reserved0: 5;
        uint32_t BE: 1;
        uint32_t SCK: 3;
        uint32_t _reserved1: 2;
        uint32_t BE_V2: 1;
        uint32_t _reserved2: 18;
    } b;
    uint32_t w;
} CCR_Type;


#define CCR_BE_V2_Pos 13U
#define CCR_BE_V2_Msk (0x1UL << CCR_BE_V2_Pos)

#define CCR_SCK_Pos 8U
#define CCR_SCK_Msk (0x3UL << CCR_SCK_Pos)

#define CCR_BE_Pos 7U
#define CCR_BE_Msk (0x1UL << CCR_BE_Pos)

#define CCR_MP_Pos 0U
#define CCR_MP_Msk (0x3UL << CCR_MP_Pos)




typedef union {
    struct {
        uint32_t X0: 1;
        uint32_t X1: 1;
        uint32_t X2: 1;
        uint32_t X3: 1;
        uint32_t X4: 1;
        uint32_t X5: 1;
        uint32_t X6: 1;
        uint32_t X7: 1;
        uint32_t AP0: 2;
        uint32_t AP1: 2;
        uint32_t AP2: 2;
        uint32_t AP3: 2;
        uint32_t AP4: 2;
        uint32_t AP5: 2;
        uint32_t AP6: 2;
        uint32_t AP7: 2;
        uint32_t S0: 1;
        uint32_t S1: 1;
        uint32_t S2: 1;
        uint32_t S3: 1;
        uint32_t S4: 1;
        uint32_t S5: 1;
        uint32_t S6: 1;
        uint32_t S7: 1;
    } b;
    uint32_t w;
} CAPR_Type;


#define CAPR_S7_Pos 31U
#define CAPR_S7_Msk (1UL << CAPR_S7_Pos)

#define CAPR_S6_Pos 30U
#define CAPR_S6_Msk (1UL << CAPR_S6_Pos)

#define CAPR_S5_Pos 29U
#define CAPR_S5_Msk (1UL << CAPR_S5_Pos)

#define CAPR_S4_Pos 28U
#define CAPR_S4_Msk (1UL << CAPR_S4_Pos)

#define CAPR_S3_Pos 27U
#define CAPR_S3_Msk (1UL << CAPR_S3_Pos)

#define CAPR_S2_Pos 26U
#define CAPR_S2_Msk (1UL << CAPR_S2_Pos)

#define CAPR_S1_Pos 25U
#define CAPR_S1_Msk (1UL << CAPR_S1_Pos)

#define CAPR_S0_Pos 24U
#define CAPR_S0_Msk (1UL << CAPR_S0_Pos)

#define CAPR_AP7_Pos 22U
#define CAPR_AP7_Msk (0x3UL << CAPR_AP7_Pos)

#define CAPR_AP6_Pos 20U
#define CAPR_AP6_Msk (0x3UL << CAPR_AP6_Pos)

#define CAPR_AP5_Pos 18U
#define CAPR_AP5_Msk (0x3UL << CAPR_AP5_Pos)

#define CAPR_AP4_Pos 16U
#define CAPR_AP4_Msk (0x3UL << CAPR_AP4_Pos)

#define CAPR_AP3_Pos 14U
#define CAPR_AP3_Msk (0x3UL << CAPR_AP3_Pos)

#define CAPR_AP2_Pos 12U
#define CAPR_AP2_Msk (0x3UL << CAPR_AP2_Pos)

#define CAPR_AP1_Pos 10U
#define CAPR_AP1_Msk (0x3UL << CAPR_AP1_Pos)

#define CAPR_AP0_Pos 8U
#define CAPR_AP0_Msk (0x3UL << CAPR_AP0_Pos)

#define CAPR_X7_Pos 7U
#define CAPR_X7_Msk (0x1UL << CAPR_X7_Pos)

#define CAPR_X6_Pos 6U
#define CAPR_X6_Msk (0x1UL << CAPR_X6_Pos)

#define CAPR_X5_Pos 5U
#define CAPR_X5_Msk (0x1UL << CAPR_X5_Pos)

#define CAPR_X4_Pos 4U
#define CAPR_X4_Msk (0x1UL << CAPR_X4_Pos)

#define CAPR_X3_Pos 3U
#define CAPR_X3_Msk (0x1UL << CAPR_X3_Pos)

#define CAPR_X2_Pos 2U
#define CAPR_X2_Msk (0x1UL << CAPR_X2_Pos)

#define CAPR_X1_Pos 1U
#define CAPR_X1_Msk (0x1UL << CAPR_X1_Pos)

#define CAPR_X0_Pos 0U
#define CAPR_X0_Msk (0x1UL << CAPR_X0_Pos)




typedef union {
    struct {
        uint32_t E: 1;
        uint32_t size: 5;
        uint32_t _reserved0: 1;
        uint32_t base_addr: 25;
    } b;
    uint32_t w;
} PACR_Type;


#define PACR_BASE_ADDR_Pos 7U
#define PACR_BASE_ADDR_Msk (0x1FFFFFFUL << PACR_BASE_ADDR_Pos)

#define PACR_SIZE_Pos 1U
#define PACR_SIZE_Msk (0x1FUL << PACR_SIZE_Pos)

#define PACR_E_Pos 0U
#define PACR_E_Msk (0x1UL << PACR_E_Pos)




typedef union {
    struct {
        uint32_t RID: 3;
        uint32_t _reserved0: 29;
    } b;
    uint32_t w;
} PRSR_Type;


#define PRSR_RID_Pos 0U
#define PRSR_RID_Msk (0x7UL << PRSR_RID_Pos)




typedef union {
    struct {
        uint32_t _reserved0: 4;
        uint32_t IAE: 1;
        uint32_t _reserved1: 9;
        uint32_t ISE: 1;
        uint32_t HS_EXP: 1;
        uint32_t SRST_VAL: 16;
    } b;
    uint32_t w;
} CHR_Type;


#define CHR_IAE_Pos 4U
#define CHR_IAE_Msk (0x1UL << CHR_IAE_Pos)
#define CHR_ISE_Pos 14U
#define CHR_ISE_Msk (0x1UL << CHR_ISE_Pos)
#define CHR_HS_EXP_Pos 15U
#define CHR_HS_EXP_Msk (0x1UL << CHR_HS_EXP_Pos)
#define CHR_SRST_VAL_Pos 16U
#define CHR_SRST_VAL_Mask (0xFFFFUL << CHR_SRST_VAL_Pos)
# 406 "../../../../components/arch/ck802/core_802.h"
typedef struct {
    volatile uint32_t ISER[4U];
    uint32_t RESERVED0[12U];
    volatile uint32_t IWER[4U];
    uint32_t RESERVED1[12U];
    volatile uint32_t ICER[4U];
    uint32_t RESERVED2[12U];
    volatile uint32_t IWDR[4U];
    uint32_t RESERVED3[12U];
    volatile uint32_t ISPR[4U];
    uint32_t RESERVED4[12U];
    volatile uint32_t ISSR[4U];
    uint32_t RESERVED5[12U];
    volatile uint32_t ICPR[4U];
    uint32_t RESERVED6[12U];
    volatile uint32_t ICSR[4U];
    uint32_t RESERVED7[12U];
    volatile uint32_t IABR[4U];
    uint32_t RESERVED8[60U];
    volatile uint32_t IPR[32U];
    uint32_t RESERVED9[480U];
    volatile const uint32_t ISR;
    volatile uint32_t IPTR;
    volatile uint32_t TSPEND;
    volatile uint32_t TSABR;
    volatile uint32_t TSPR;
} VIC_Type;
# 446 "../../../../components/arch/ck802/core_802.h"
typedef struct
{
    volatile uint32_t CER;
    volatile uint32_t CIR;
    volatile uint32_t CRCR[4U];
          uint32_t RSERVED0[1015U];
    volatile uint32_t CPFCR;
    volatile uint32_t CPFATR;
    volatile uint32_t CPFMTR;
} CACHE_Type;


#define CACHE_CER_EN_Pos 0U
#define CACHE_CER_EN_Msk (0x1UL << CACHE_CER_EN_Pos)

#define CACHE_CER_CFIG_Pos 1U
#define CACHE_CER_CFIG_Msk (0x1UL << CACHE_CER_CFIG_Pos)

#define CACHE_CIR_INV_ALL_Pos 0U
#define CACHE_CIR_INV_ALL_Msk (0x1UL << CACHE_CIR_INV_ALL_Pos)

#define CACHE_CIR_INV_ONE_Pos 1U
#define CACHE_CIR_INV_ONE_Msk (0x1UL << CACHE_CIR_INV_ONE_Pos)

#define CACHE_CIR_CLR_ALL_Pos 2U
#define CACHE_CIR_CLR_ALL_Msk (0x1UL << CACHE_CIR_CLR_ALL_Pos)

#define CACHE_CIR_CLR_ONE_Pos 3U
#define CACHE_CIR_CLR_ONE_Msk (0x1UL << CACHE_CIR_CLR_ONE_Pos)

#define CACHE_CIR_INV_ADDR_Pos 4U
#define CACHE_CIR_INV_ADDR_Msk (0xFFFFFFFUL << CACHE_CIR_INV_ADDR_Pos)

#define CACHE_CRCR_EN_Pos 0U
#define CACHE_CRCR_EN_Msk (0x1UL << CACHE_CRCR_EN_Pos)

#define CACHE_CRCR_SIZE_Pos 1U
#define CACHE_CRCR_SIZE_Msk (0x1FUL << CACHE_CRCR_SIZE_Pos)

#define CACHE_CRCR_BASE_ADDR_Pos 10U
#define CACHE_CRCR_BASE_ADDR_Msk (0x3FFFFFUL << CACHE_CRCR_BASE_ADDR_Pos)

#define CACHE_CPFCR_PFEN_Pos 0U
#define CACHE_CPFCR_PFEN_Msk (0x1UL << CACHE_CPFCR_PFEN_Pos)

#define CACHE_CPFCR_PFRST_Pos 1U
#define CACHE_CPFCR_PFRST_Msk (0x1UL << CACHE_CPFCR_PFRST_Pos)

#define CACHE_CRCR_4K 0xB
#define CACHE_CRCR_8K 0xC
#define CACHE_CRCR_16K 0xD
#define CACHE_CRCR_32K 0xE
#define CACHE_CRCR_64K 0xF
#define CACHE_CRCR_128K 0x10
#define CACHE_CRCR_256K 0x11
#define CACHE_CRCR_512K 0x12
#define CACHE_CRCR_1M 0x13
#define CACHE_CRCR_2M 0x14
#define CACHE_CRCR_4M 0x15
#define CACHE_CRCR_8M 0x16
#define CACHE_CRCR_16M 0x17
#define CACHE_CRCR_32M 0x18
#define CACHE_CRCR_64M 0x19
#define CACHE_CRCR_128M 0x1A
#define CACHE_CRCR_256M 0x1B
#define CACHE_CRCR_512M 0x1C
#define CACHE_CRCR_1G 0x1D
#define CACHE_CRCR_2G 0x1E
#define CACHE_CRCR_4G 0x1F
# 529 "../../../../components/arch/ck802/core_802.h"
typedef struct {
    volatile uint32_t CTRL;
    volatile uint32_t LOAD;
    volatile uint32_t VAL;
    volatile const uint32_t CALIB;
} CORET_Type;


#define CORET_CTRL_COUNTFLAG_Pos 16U
#define CORET_CTRL_COUNTFLAG_Msk (1UL << CORET_CTRL_COUNTFLAG_Pos)

#define CORET_CTRL_CLKSOURCE_Pos 2U
#define CORET_CTRL_CLKSOURCE_Msk (1UL << CORET_CTRL_CLKSOURCE_Pos)

#define CORET_CTRL_TICKINT_Pos 1U
#define CORET_CTRL_TICKINT_Msk (1UL << CORET_CTRL_TICKINT_Pos)

#define CORET_CTRL_ENABLE_Pos 0U
#define CORET_CTRL_ENABLE_Msk (1UL )


#define CORET_LOAD_RELOAD_Pos 0U
#define CORET_LOAD_RELOAD_Msk (0xFFFFFFUL )


#define CORET_VAL_CURRENT_Pos 0U
#define CORET_VAL_CURRENT_Msk (0xFFFFFFUL )


#define CORET_CALIB_NOREF_Pos 31U
#define CORET_CALIB_NOREF_Msk (1UL << CORET_CALIB_NOREF_Pos)

#define CORET_CALIB_SKEW_Pos 30U
#define CORET_CALIB_SKEW_Msk (1UL << CORET_CALIB_SKEW_Pos)

#define CORET_CALIB_TENMS_Pos 0U
#define CORET_CALIB_TENMS_Msk (0xFFFFFFUL )
# 579 "../../../../components/arch/ck802/core_802.h"
typedef struct {
    uint32_t RESERVED0[13U];
    volatile uint32_t HCR;
    volatile const uint32_t EHSR;
    uint32_t RESERVED1[6U];
    union {
        volatile const uint32_t DERJW;
        volatile uint32_t DERJR;
    };

} DCC_Type;

#define DCC_HCR_JW_Pos 18U
#define DCC_HCR_JW_Msk (1UL << DCC_HCR_JW_Pos)

#define DCC_HCR_JR_Pos 19U
#define DCC_HCR_JR_Msk (1UL << DCC_HCR_JR_Pos)

#define DCC_EHSR_JW_Pos 1U
#define DCC_EHSR_JW_Msk (1UL << DCC_EHSR_JW_Pos)

#define DCC_EHSR_JR_Pos 2U
#define DCC_EHSR_JR_Msk (1UL << DCC_EHSR_JR_Pos)
# 619 "../../../../components/arch/ck802/core_802.h"
#define _VAL2FLD(field,value) ((value << field ## _Pos) & field ## _Msk)







#define _FLD2VAL(field,value) ((value & field ## _Msk) >> field ## _Pos)
# 639 "../../../../components/arch/ck802/core_802.h"
#define TCIP_BASE (0xE000E000UL)
#define CORET_BASE (TCIP_BASE + 0x0010UL)
#define VIC_BASE (TCIP_BASE + 0x0100UL)
#define DCC_BASE (0xE0011000UL)
#define CACHE_BASE (TCIP_BASE + 0x1000UL)

#define CORET ((CORET_Type *) CORET_BASE )
#define VIC ((VIC_Type *) VIC_BASE )
#define DCC ((DCC_Type *) DCC_BASE )
#define CACHE ((CACHE_Type *) CACHE_BASE )
# 672 "../../../../components/arch/ck802/core_802.h"
#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
#define _IR_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )
#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )

extern uint32_t __Vectors[];






static inline void csi_vic_enable_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));



}






static inline void csi_vic_disable_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}






static inline void csi_vic_enable_sirq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISSR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}






static inline void csi_vic_disable_sirq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICSR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}
# 736 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_vic_get_enabled_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] & (1UL << (((uint32_t)(int32_t)IRQn % 32) & 0x7FUL))) != 0UL) ? 1UL : 0UL));
}
# 750 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_vic_get_pending_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] & (1UL << (((uint32_t)(int32_t)IRQn % 32) & 0x7FUL))) != 0UL) ? 1UL : 0UL));
}






static inline void csi_vic_set_pending_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}






static inline void csi_vic_clear_pending_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}
# 788 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_vic_get_wakeup_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IWER[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] & (1UL << (((uint32_t)(int32_t)IRQn % 32) & 0x7FUL))) != 0UL) ? 1UL : 0UL));
}






static inline void csi_vic_set_wakeup_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IWER[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}






static inline void csi_vic_clear_wakeup_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IWDR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}
# 827 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_vic_get_active(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] & (1UL << (((uint32_t)(int32_t)IRQn % 32) & 0x7FUL))) != 0UL) ? 1UL : 0UL));
}







static inline void csi_vic_set_threshold(uint32_t VectThreshold, uint32_t PrioThreshold)
{
    VectThreshold &= 0x7FUL;

    if (VectThreshold <= 31) {
        ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPTR = 0x80000000 | (((VectThreshold + 32) & 0xFF) << 8) | ((PrioThreshold & 0x3) << 6);
    }

    if (VectThreshold > 31 && VectThreshold < 96) {
        ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPTR = 0x80000000 | (((VectThreshold + 32) & 0xFF) << 8) | ((PrioThreshold & 0x7) << 5);
    }

    if (VectThreshold > 95) {
        ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPTR = 0x80000000 | (((VectThreshold + 32) & 0xFF) << 8) | ((PrioThreshold & 0xF) << 4);
    }
}
# 864 "../../../../components/arch/ck802/core_802.h"
static inline void csi_vic_set_prio(int32_t IRQn, uint32_t priority)
{
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPR[( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )] = ((uint32_t)(((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPR[( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )] & ~(0xFFUL << ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL))) |
                                 (((priority << (8U - 2U)) & (uint32_t)0xFFUL) << ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)));
}
# 879 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_vic_get_prio(int32_t IRQn)
{
    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPR[( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )] >> ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)) & (uint32_t)0xFFUL) >> (8U - 2U)));
}







static inline void csi_vic_set_vector(int32_t IRQn, uint32_t handler)
{
    if (IRQn >= 0 && IRQn < 128) {
        __Vectors[32 + IRQn] = handler;
    }
}






static inline uint32_t csi_vic_get_vector(int32_t IRQn)
{
    if (IRQn >= 0 && IRQn < 128) {
        return (uint32_t)__Vectors[32 + IRQn];
    }

    return 0;
}
# 934 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_coret_config(uint32_t ticks, int32_t IRQn)
{
    if ((ticks - 1UL) > (0xFFFFFFUL )) {
        return (1UL);
    }

    ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD = (uint32_t)(ticks - 1UL);
    ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL = 0UL;
    ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL = (1UL << 2U) |
                  (1UL << 1U) |
                  (1UL );
    return (0UL);
}





static inline uint32_t csi_coret_get_load(void)
{
    return ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD;
}





static inline uint32_t csi_coret_get_value(void)
{
    return ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL;
}
# 984 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_had_send_char(uint32_t ch)
{
    ((DCC_Type *) (0xE0011000UL) )->DERJR = (uint8_t)ch;

    return (ch);
}
# 998 "../../../../components/arch/ck802/core_802.h"
static inline int32_t csi_had_receive_char(void)
{
    int32_t ch = -1;

    if (((((DCC_Type *) (0xE0011000UL) )->EHSR & (1UL << 1U)) >> 1U)) {
        ch = ((DCC_Type *) (0xE0011000UL) )->DERJW;
    }

    return (ch);
}
# 1016 "../../../../components/arch/ck802/core_802.h"
static inline int32_t csi_had_check_char(void)
{
    return ((((DCC_Type *) (0xE0011000UL) )->EHSR & (1UL << 1U)) >> 1U);
}
# 1035 "../../../../components/arch/ck802/core_802.h"
static inline void csi_icache_enable (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = (0x1UL << 0U);
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CER |= (uint32_t)((0x1UL << 0U) | (0x1UL << 1U));

}






static inline void csi_icache_disable (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CER &= ~(uint32_t)((0x1UL << 0U) | (0x1UL << 1U));
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = (0x1UL << 0U);

}






static inline void csi_icache_invalid (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = (0x1UL << 0U);

}







static inline void csi_dcache_enable (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = (0x1UL << 0U);
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CER = (uint32_t)((0x1UL << 0U) & (~(0x1UL << 1U)));

}







static inline void csi_dcache_disable (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CER &= ~(uint32_t)(0x1UL << 0U);
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = (0x1UL << 0U);

}







static inline void csi_dcache_invalid (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = (0x1UL << 0U);

}







static inline void csi_dcache_clean (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = ((1 << 2U) & (0x1UL << 2U));

}







static inline void csi_dcache_clean_invalid (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = ((1 << 0U) & (0x1UL << 0U)) | ((1 << 2U) & (0x1UL << 2U));

}
# 1142 "../../../../components/arch/ck802/core_802.h"
static inline void csi_dcache_invalid_range (uint32_t *addr, int32_t dsize)
{

    int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t)addr & (0xFFFFFFFUL << 4U);
    int32_t linesize = 16;

    op_addr |= ((1 << 1U) & (0x1UL << 1U));

    while (op_size >= 128) {
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;

        op_size -= 128;
    }

    while (op_size > 0) {
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        op_size -= linesize;
    }

}
# 1187 "../../../../components/arch/ck802/core_802.h"
static inline void csi_dcache_clean_range (uint32_t *addr, int32_t dsize)
{

    int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t)addr & (0xFFFFFFFUL << 4U);
    int32_t linesize = 16;

    op_addr |= ((1 << 3U) & (0x1UL << 3U));

    while (op_size >= 128) {
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;

        op_size -= 128;
    }

    while (op_size > 0) {
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        op_size -= linesize;
    }

}
# 1232 "../../../../components/arch/ck802/core_802.h"
static inline void csi_dcache_clean_invalid_range (uint32_t *addr, int32_t dsize)
{

    int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t)addr & (0xFFFFFFFUL << 4U);
    int32_t linesize = 16;

    op_addr |= ((1 << 3U) & (0x1UL << 3U)) | ((1 << 1U) & (0x1UL << 1U));

    while (op_size >= 128) {
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;

        op_size -= 128;
    }

    while (op_size > 0) {
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        op_size -= linesize;
    }

}





static inline void csi_cache_set_range (uint32_t index, uint32_t baseAddr, uint32_t size, uint32_t enable)
{
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CRCR[index] = ((baseAddr & (0x3FFFFFUL << 10U)) |
                           (((size << 1U) & (0x1FUL << 1U))) |
                           (((enable << 0U) & (0x1UL << 0U))));
}





static inline void csi_cache_enable_profile (void)
{
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CPFCR |= (uint32_t)(0x1UL << 0U);
}





static inline void csi_cache_disable_profile (void)
{
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CPFCR &= ~(uint32_t)(0x1UL << 0U);
}





static inline void csi_cache_reset_profile (void)
{
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CPFCR |= (uint32_t)(0x1UL << 1U);
}







static inline uint32_t csi_cache_get_access_time (void)
{
    return ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CPFATR;
}







static inline uint32_t csi_cache_get_miss_time (void)
{
    return ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CPFMTR;
}
# 1342 "../../../../components/arch/ck802/core_802.h"
typedef enum {
    REGION_SIZE_128B = 0x6,
    REGION_SIZE_256B = 0x7,
    REGION_SIZE_512B = 0x8,
    REGION_SIZE_1KB = 0x9,
    REGION_SIZE_2KB = 0xA,
    REGION_SIZE_4KB = 0xB,
    REGION_SIZE_8KB = 0xC,
    REGION_SIZE_16KB = 0xD,
    REGION_SIZE_32KB = 0xE,
    REGION_SIZE_64KB = 0xF,
    REGION_SIZE_128KB = 0x10,
    REGION_SIZE_256KB = 0x11,
    REGION_SIZE_512KB = 0x12,
    REGION_SIZE_1MB = 0x13,
    REGION_SIZE_2MB = 0x14,
    REGION_SIZE_4MB = 0x15,
    REGION_SIZE_8MB = 0x16,
    REGION_SIZE_16MB = 0x17,
    REGION_SIZE_32MB = 0x18,
    REGION_SIZE_64MB = 0x19,
    REGION_SIZE_128MB = 0x1A,
    REGION_SIZE_256MB = 0x1B,
    REGION_SIZE_512MB = 0x1C,
    REGION_SIZE_1GB = 0x1D,
    REGION_SIZE_2GB = 0x1E,
    REGION_SIZE_4GB = 0x1F
} region_size_e;

typedef enum {
    AP_BOTH_INACCESSIBLE = 0,
    AP_SUPER_RW_USER_INACCESSIBLE,
    AP_SUPER_RW_USER_RDONLY,
    AP_BOTH_RW
} access_permission_e;

typedef struct {
    uint32_t nx: 1;
    access_permission_e ap: 2;
    uint32_t s: 1;
} mpu_region_attr_t;





static inline void csi_mpu_enable(void)
{
    __set_CCR(__get_CCR() | (0x3UL << 0U));
}





static inline void csi_mpu_disable(void)
{
    __set_CCR(__get_CCR() & (~(0x3UL << 0U)));
}
# 1411 "../../../../components/arch/ck802/core_802.h"
static inline void csi_mpu_config_region(uint32_t idx, uint32_t base_addr, region_size_e size,
                                           mpu_region_attr_t attr, uint32_t enable)
{
    CAPR_Type capr;
    PACR_Type pacr;
    PRSR_Type prsr;

    if (idx > 7) {
        return;
    }

    capr.w = __get_CAPR();
    pacr.w = __get_PACR();
    prsr.w = __get_PRSR();

    pacr.b.base_addr = (base_addr >> 7U) & (0x3FFFFFF);

    prsr.b.RID = idx;
    __set_PRSR(prsr.w);

    if (size != REGION_SIZE_128B) {
        pacr.w &= ~(((1u << (size -6)) - 1) << 7);
    }

    pacr.b.size = size;

    capr.w &= ~((0x1 << idx) | (0x3 << (idx * 2 + 8)) | (0x1 << (idx + 24)));
    capr.w = (capr.w | (attr.nx << idx) | (attr.ap << (idx * 2 + 8)) | (attr.s << (idx + 24)));
    __set_CAPR(capr.w);

    pacr.b.E = enable;
    __set_PACR(pacr.w);
}






static inline void csi_mpu_enable_region(uint32_t idx)
{
    if (idx > 7) {
        return;
    }

    __set_PRSR((__get_PRSR() & (~(0x7UL << 0U))) | idx);
    __set_PACR(__get_PACR() | (0x1UL << 0U));
}






static inline void csi_mpu_disable_region(uint32_t idx)
{
    if (idx > 7) {
        return;
    }

    __set_PRSR((__get_PRSR() & (~(0x7UL << 0U))) | idx);
    __set_PACR(__get_PACR() & (~(0x1UL << 0U)));
}
# 1484 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_irq_save(void)
{
    uint32_t result;
    result = __get_PSR();
    __disable_irq();
    return(result);
}






static inline void csi_irq_restore(uint32_t irq_state)
{
    __set_PSR(irq_state);
}







static inline void csi_system_reset(void)
{
    CHR_Type chr;

    chr.w = __get_CHR();



    chr.b.SRST_VAL = 0xABCD;


    __DSB();

    __set_CHR(chr.w);

    __DSB();

    for(;;)
    {
        __NOP();
    }
}
__attribute__((always_inline)) static inline void __set_MSP(uint32_t topOfMainStack)
{
    __asm volatile("mov sp, %0" : : "r"(topOfMainStack): "sp");
}




#define NVIC_EnableIRQ(IRQn) csi_vic_enable_irq(IRQn)
#define NVIC_DisableIRQ(IRQn) csi_vic_disable_irq(IRQn)
#define NVIC_GetPendingIRQ(IRQn) csi_vic_get_pending_irq(IRQn)
#define NVIC_SetPendingIRQ(IRQn) csi_vic_set_pending_irq(IRQn)
#define NVIC_ClearPendingIRQ(IRQn) csi_vic_clear_pending_irq(IRQn)
#define NVIC_GetWakeupIRQ(IRQn) csi_vic_get_wakeup_irq(IRQn)
#define NVIC_SetWakeupIRQ(IRQn) csi_vic_set_wakeup_irq(IRQn)
#define NVIC_ClearWakeupIRQ(IRQn) csi_vic_clear_wakeup_irq(IRQn)
#define NVIC_GetActive(IRQn) csi_vic_get_active(IRQn)
#define NVIC_SetThreshold(VectThreshold,PrioThreshold) csi_vic_set_threshold(VectThreshold, PrioThreshold)
#define NVIC_SetPriority(IRQn,priority) csi_vic_set_prio(IRQn, priority)
#define NVIC_GetPriority(IRQn) csi_vic_get_prio(IRQn)
#define NVIC_SystemReset() csi_system_reset()

#define SysTick_Config(ticks) csi_coret_config(ticks, CORET_IRQn)
#define CORET_Config(ticks) csi_coret_config(ticks, CORET_IRQn)

#define HAD_SendChar(ch) csi_had_sned_char(ch)
#define HAD_ReceiveChar() csi_had_receive_char()
#define HAD_CheckChar() csi_had_check_char()


#define NVIC_GetPendingIRQs() (VIC->ISPR[0U])
#define NVIC_ClearPendingIRQs(icpr) (VIC->ICPR[0U] = (unsigned int)icpr)
#define NVIC_SetPendingIRQs(ispr) (VIC->ISPR[0U] = (unsigned int)ispr)

#define NVIC_GetEnableIRQs() (VIC->ISER[0U])
#define NVIC_DisableIRQs(irqs) (VIC->ICER[0U] = (unsigned int)irqs)
#define NVIC_EnableIRQs(iser) (VIC->ISER[0U] = (unsigned int)iser)
# 110 "../../../../components/inc/bus_dev.h" 2

# 1 "../../../../components/inc/mcu_phy_jack.h" 1
# 33 "../../../../components/inc/mcu_phy_jack.h"
#define __MCU_BUMBEE_M0__ 







typedef enum{
 MOD_NONE = 0, MOD_CK802_CPU = 0,

 MOD_AES =4,
 MOD_IOMUX =7,
 MOD_UART0 =8,
 MOD_I2C0 =9,

 MOD_SPI0 =11,
 MOD_SPI1 =12,
 MOD_GPIO =13,
 MOD_QDEC =15,
 MOD_ADCC =17,
 MOD_PWM =18,
 MOD_SPIF =19,
    MOD_VOC =20,
 MOD_TIMER5 =21,
 MOD_TIMER6 =22,
 MOD_UART1 =25,

 MOD_CP_CPU = 0+32,
 MOD_BB = MOD_CP_CPU+3,
 MOD_TIMER = MOD_CP_CPU+4,
 MOD_WDT = MOD_CP_CPU+5,
 MOD_COM = MOD_CP_CPU+6,
 MOD_KSCAN = MOD_CP_CPU+7,
 MOD_BBREG = MOD_CP_CPU+9,
 BBLL_RST = MOD_CP_CPU+10,
 BBTX_RST = MOD_CP_CPU+11,
 BBRX_RST = MOD_CP_CPU+12,
 BBMIX_RST = MOD_CP_CPU+13,
 MOD_TIMER1 = MOD_CP_CPU+21,
 MOD_TIMER2 = MOD_CP_CPU+22,
 MOD_TIMER3 = MOD_CP_CPU+23,
 MOD_TIMER4 = MOD_CP_CPU+24,

 MOD_PCLK_CACHE = 0+64,
 MOD_HCLK_CACHE = MOD_PCLK_CACHE+1,


 MOD_USR0 =0+96,
 MOD_USR1 =MOD_USR0+1,
 MOD_USR2 =MOD_USR0+2,
 MOD_USR3 =MOD_USR0+3,
 MOD_USR4 =MOD_USR0+4,
 MOD_USR5 =MOD_USR0+5,
 MOD_USR6 =MOD_USR0+6,
 MOD_USR7 =MOD_USR0+7,
 MOD_USR8 =MOD_USR0+8,
}MODULE_e;





#define _CLK_NONE (BIT(0))
#define _CLK_CK802_CPU (BIT(0))

#define _CLK_AES (BIT(4))
#define _CLK_IOMUX (BIT(7))
#define _CLK_UART0 (BIT(8))
#define _CLK_I2C0 (BIT(9))

#define _CLK_SPI0 (BIT(11))
#define _CLK_SPI1 (BIT(12))
#define _CLK_GPIO (BIT(13))
#define _CLK_QDEC (BIT(15))
#define _CLK_ADCC (BIT(17))
#define _CLK_PWM (BIT(18))
#define _CLK_SPIF (BIT(19))



#define _CLK_UART1 (BIT(25))



#define _CLK_M0_CPU (BIT(0))
#define _CLK_BB (BIT(3))
#define _CLK_TIMER (BIT(4))
#define _CLK_WDT (BIT(5))
#define _CLK_COM (BIT(6))
#define _CLK_KSCAN (BIT(7))
#define _CLK_BBREG (BIT(9))
#define _CLK_TIMER1 (BIT(21))
#define _CLK_TIMER2 (BIT(22))
#define _CLK_TIMER3 (BIT(23))
#define _CLK_TIMER4 (BIT(24))
# 163 "../../../../components/inc/mcu_phy_jack.h"
typedef struct{
 volatile uint32_t CH0_AP_MBOX;
 volatile uint32_t CH0_CP_MBOX;
 volatile uint32_t CH1_AP_MBOX;
 volatile uint32_t CH1_CP_MBOX;
 volatile uint32_t AP_STATUS;
 volatile uint32_t CP_STATUS;
 volatile uint32_t AP_INTEN;
 volatile uint32_t CP_INTEN;
 volatile uint32_t remap;
 volatile uint32_t RXEV_EN;
 volatile uint32_t STCALIB;
 volatile uint32_t PERI_MASTER_SELECT;
 volatile uint32_t new_add_reg0;
 volatile uint32_t new_add_reg1;
 volatile uint32_t new_add_reg2;
 volatile uint32_t new_add_reg3;
 volatile uint32_t cache_ctrl0;
 volatile uint32_t cache_ctrl1;
}AP_COM_TypeDef;

typedef struct{
 volatile uint32_t CTRL0;
 volatile uint32_t CTRL1;
    uint32_t reserverd[13];
 volatile uint32_t REMAP_TABLE;
 volatile uint32_t REMAP_CTRL[32];
}AP_CACHE_TypeDef;

typedef struct
{
    volatile uint8_t CR;
         uint8_t RESERVED0[3];
    volatile uint32_t TORR;
    volatile uint32_t CCVR;
    volatile uint32_t CRR;
         uint8_t STAT;
         uint8_t reserverd1[3];
    volatile uint8_t EOI;
         uint8_t reserverd2[3];
} AP_WDT_TypeDef;



typedef struct
{
 volatile uint32_t SW_RESET0;
 volatile uint32_t SW_RESET1;
 volatile uint32_t SW_CLK;
 volatile uint32_t SW_RESET2;
 volatile uint32_t SW_RESET3;
 volatile uint32_t SW_CLK1;
 volatile uint32_t APB_CLK;
 volatile uint32_t APB_CLK_UPDATE;
 volatile uint32_t CACHE_CLOCK_GATE;
 volatile uint32_t CACHE_RST;
 volatile uint32_t FLH_BUS_SEL;
} AP_PCR_TypeDef;

typedef struct
{
    volatile uint32_t LoadCount;
 volatile uint32_t CurrentCount;
 volatile uint32_t ControlReg;
 volatile uint32_t EOI;
 volatile uint32_t status;

} AP_TIM_TypeDef;

typedef struct
{
    volatile uint32_t IntStatus;
 volatile uint32_t EOI;
 volatile uint32_t unMaskIntStatus;
 volatile uint32_t version;
} AP_TIM_SYS_TypeDef;
# 247 "../../../../components/inc/mcu_phy_jack.h"
typedef struct
{
 union
 {
  volatile const uint8_t RBR;
  volatile uint8_t THR;
  volatile uint8_t DLL;
  uint32_t RESERVED0;
 };
 union
 {
  volatile uint8_t DLM;
  volatile uint32_t IER;
 };
 union
 {
  volatile const uint32_t IIR;
  volatile uint8_t FCR;
 };
 volatile uint8_t LCR;
 uint8_t RESERVED1[3];
 volatile uint32_t MCR;

 volatile const uint8_t LSR;
 uint8_t RESERVED2[3];
 volatile uint32_t MSR;

 volatile uint8_t SCR;
 uint8_t RESERVED3[3];

 volatile uint32_t LPDLL;

 volatile uint32_t LPDLH;

 volatile uint32_t recerved[2];

 union
    {
  volatile uint32_t SRBR[16];
  volatile uint32_t STHR[16];
 };
 volatile uint32_t FAR;

 volatile uint32_t TFR;

 volatile uint32_t RFW;

 volatile uint32_t USR;

 volatile uint32_t TFL;

 volatile uint32_t RFL;

 volatile uint32_t SRR;

 volatile uint32_t SRTS;

 volatile uint32_t SBCR;

 volatile uint32_t SDMAM;

 volatile uint32_t SFE;

 volatile uint32_t SRT;

 volatile uint32_t STET;

 volatile uint32_t HTX;

 volatile uint32_t DMASA;

 volatile uint32_t reserved[18];

 volatile uint32_t CPR;

 volatile uint32_t UCV;

 volatile uint32_t CTR;

}AP_UART_TypeDef;



typedef struct
{
    volatile uint32_t IC_CON;
    volatile uint32_t IC_TAR;
    volatile uint32_t IC_SAR;
    volatile uint32_t IC_HS_MADDR;
    volatile uint32_t IC_DATA_CMD;
    volatile uint32_t IC_SS_SCL_HCNT;
    volatile uint32_t IC_SS_SCL_LCNT;
    volatile uint32_t IC_FS_SCL_HCNT;
    volatile uint32_t IC_FS_SCL_LCNT;
    volatile uint32_t IC_HS_SCL_HCNT;
    volatile uint32_t IC_HS_SCL_LCNT;
    volatile uint32_t IC_INTR_STAT;
    volatile uint32_t IC_INTR_MASK;
    volatile uint32_t IC_RAW_INTR_STAT;
    volatile uint32_t IC_RX_TL;
    volatile uint32_t IC_TX_TL;
    volatile uint32_t IC_CLR_INTR;
    volatile uint32_t IC_CLR_UNDER;
    volatile uint32_t IC_CLR_RX_OVER;
    volatile uint32_t IC_CLR_TX_OVER;
    volatile uint32_t IC_CLR_RD_REG;
    volatile uint32_t IC_CLR_TX_ABRT;
    volatile uint32_t IC_CLR_RX_DONE;
    volatile uint32_t IC_CLR_ACTIVITY;
    volatile uint32_t IC_CLR_STOP_DET;
    volatile uint32_t IC_CLR_START_DET;
    volatile uint32_t IC_CLR_GEN_CALL;
    volatile uint32_t IC_ENABLE;
    volatile uint32_t IC_STATUS;
    volatile uint32_t IC_TXFLR;
    volatile uint32_t IC_RXFLR;
    volatile uint32_t IC_SDA_HOLD;
    volatile uint32_t IC_TX_ABRT_SOURCE;
    volatile uint32_t IC_SLV_DATA_NACK_ONLY;
    volatile uint32_t IC_DMA_CR;
    volatile uint32_t IC_DMA_TDLR;
    volatile uint32_t IC_DMA_RDLR;
    volatile uint32_t IC_SDA_SETUP;
    volatile uint32_t IC_ACK_GENERAL_CALL;
    volatile uint32_t IC_ENABLE_STATUS;
    volatile uint32_t IC_FS_SPKLEN;
    volatile uint32_t IC_HS_SPKLEN;

} AP_I2C_TypeDef;


typedef struct
{
    volatile uint32_t swporta_dr;
    volatile uint32_t swporta_ddr;
    volatile uint32_t swporta_ctl;
      uint32_t reserved8[9];
    volatile uint32_t inten;
    volatile uint32_t intmask;
    volatile uint32_t inttype_level;
    volatile uint32_t int_polarity;
    volatile const uint32_t int_status;
    volatile uint32_t raw_instatus;
    volatile uint32_t debounce;
    volatile uint32_t porta_eoi;
    volatile const uint32_t ext_porta;
      uint32_t reserved9[3];
    volatile uint32_t ls_sync;
    volatile const uint32_t id_code;
      uint32_t reserved10[1];
    volatile const uint32_t ver_id_code;
    volatile const uint32_t config_reg2;
    volatile const uint32_t config_reg1;
} AP_GPIO_TypeDef;



typedef struct
{
    volatile uint16_t CR0;
    uint16_t reserved1;
    volatile uint16_t CR1;
    uint16_t reserved2;
    volatile uint8_t SSIEN;
    uint8_t reserved3[3];
    volatile uint8_t MWCR;
    uint8_t reserved4[3];
    volatile uint8_t SER;
    uint8_t reserved5[3];
    volatile uint32_t BAUDR;
    volatile uint32_t TXFTLR;
    volatile uint32_t RXFTLR;
    volatile uint32_t TXFLR;
    volatile uint32_t RXFLR;

    volatile uint8_t SR;
    uint8_t reserved7[3];
    volatile uint32_t IMR;
    volatile uint32_t ISR;
    volatile uint32_t RISR;
    volatile uint32_t TXOICR;
    volatile uint32_t RXOICR;
    volatile uint32_t RXUICR;
    volatile uint32_t MSTICR;
    volatile uint32_t ICR;
    volatile uint32_t DMACR;
    volatile uint32_t DMATDLR;
    volatile uint32_t DMARDLR;
    volatile uint32_t IDR;
    volatile uint32_t SSI_COM_VER;
    volatile uint32_t DataReg;

} AP_SSI_TypeDef;


typedef struct{
 volatile uint32_t Analog_IO_en;
 volatile uint32_t SPI_debug_en;
 volatile uint32_t debug_mux_en;
 volatile uint32_t full_mux0_en;
 volatile uint32_t full_mux1_en;
 volatile uint32_t gpio_pad_en;
 volatile uint32_t gpio_sel[9];
 volatile uint32_t pad_pe0;
 volatile uint32_t pad_pe1;
 volatile uint32_t pad_ps0;
 volatile uint32_t pad_ps1;
 volatile uint32_t keyscan_in_en;
 volatile uint32_t keyscan_out_en;
}IOMUX_TypeDef;


typedef struct{
 volatile uint32_t PWROFF;
 volatile uint32_t PWRSLP;
 volatile uint32_t IOCTL[3];
 volatile uint32_t PMCTL0;
 volatile uint32_t PMCTL1;
 volatile uint32_t PMCTL2_0;
 volatile uint32_t PMCTL2_1;
 volatile uint32_t RTCCTL;
 volatile uint32_t RTCCNT;
 volatile uint32_t RTCCC0;
 volatile uint32_t RTCCC1;
 volatile uint32_t RTCCC2;
 volatile uint32_t RTCFLAG;
 volatile uint32_t reserved[25];
 volatile uint32_t REG_S9;
 volatile uint32_t REG_S10;
 volatile uint32_t REG_S11;
 volatile uint32_t IDLE_REG;
 volatile uint32_t GPIO_WAKEUP_SRC[2];
    volatile uint32_t PCLK_CLK_GATE;
    volatile uint32_t XTAL_16M_CTRL;
    volatile uint32_t SLEEP_R[4];

}AP_AON_TypeDef;


typedef struct{
 volatile uint32_t RTCCTL;
 volatile uint32_t RTCCNT;
 volatile uint32_t RTCCC0;
 volatile uint32_t RTCCC1;
 volatile uint32_t RTCCC2;
 volatile uint32_t RTCFLAG;
}AP_RTC_TypeDef;

typedef struct{
 volatile uint32_t io_wu_mask_31_0;
 volatile uint32_t io_wu_mask_34_32;
}AP_Wakeup_TypeDef;

typedef struct{
 volatile uint32_t CLKSEL;
 volatile uint32_t CLKHF_CTL0;
 volatile uint32_t CLKHF_CTL1;
 volatile uint32_t ANA_CTL;
 volatile uint32_t mem_0_1_dvs;
 volatile uint32_t mem_2_3_4_dvs;
 volatile uint32_t efuse_cfg;
 volatile uint32_t chip_state;
 volatile uint32_t cal_rw;
 volatile uint32_t cal_ro0;
 volatile uint32_t cal_ro1;
 volatile uint32_t cal_ro2;
 volatile uint32_t ADC_CTL0;
 volatile uint32_t ADC_CTL1;
 volatile uint32_t ADC_CTL2;
 volatile uint32_t ADC_CTL3;
 volatile uint32_t ADC_CTL4;
 volatile uint32_t reserved0[65];
}AP_PCRM_TypeDef;

typedef struct{
 volatile uint32_t enable;
 volatile uint32_t reserved0[2];
 volatile uint32_t control[4];
 volatile uint32_t compare_reset;
 volatile uint32_t int_pointer[2];
 volatile uint32_t reserved1[3];
 volatile uint32_t intr_mask;
 volatile uint32_t intr_clear;
 volatile uint32_t intr_status;
 volatile uint32_t compare_cfg[8];
}AP_ADCC_TypeDef;

typedef struct{
  volatile uint32_t config;
  volatile uint32_t read_instr;
  volatile uint32_t write_instr;
  volatile uint32_t delay;
  volatile uint32_t rddata_capture;
  volatile uint32_t dev_size;
  volatile uint32_t sram_part;
  volatile uint32_t indirect_ahb_addr_trig;
  volatile uint32_t dma_peripheral;
  volatile uint32_t remap;
  volatile uint32_t mode_bit;
  volatile uint32_t sram_fill_level;
  volatile uint32_t tx_threshold;
  volatile uint32_t rx_threshold;
  volatile uint32_t wr_completion_ctrl;
  volatile uint32_t poll_expire;
  volatile uint32_t int_status;
  volatile uint32_t int_mask;
  volatile const uint32_t n1[2];
  volatile uint32_t low_wr_protection;
  volatile uint32_t up_wr_protection;
  volatile uint32_t wr_protection;
  volatile const uint32_t n2;
  volatile uint32_t indirect_rd;
  volatile uint32_t indirect_rd_watermark;
  volatile uint32_t indirect_rd_start_addr;
  volatile uint32_t indirect_rd_num;
  volatile uint32_t indirect_wr;
  volatile uint32_t indirect_wr_watermark;
  volatile uint32_t indirect_wr_start_addr;
  volatile uint32_t indirect_wr_cnt;
  volatile uint32_t indirect_ahb_trig_addr_range;
  volatile const uint32_t n3[3];
  volatile uint32_t fcmd;
  volatile uint32_t fcmd_addr;
  volatile const uint32_t n4[2];
  volatile uint32_t fcmd_rddata[2];
  volatile uint32_t fcmd_wrdata[2];
  volatile uint32_t poll_fstatus;

}AP_SPIF_TypeDef;

typedef struct{
 volatile uint32_t ctrl0;
 volatile uint32_t ctrl1;
 volatile uint32_t mk_in_en;
 volatile uint32_t mkc[6];
}AP_KSCAN_TypeDef;

typedef struct{
    volatile uint32_t PWMEN;

    volatile uint32_t PWM0CTL0;
    volatile uint32_t PWM0CTL1;
         uint32_t RESERVED0;

    volatile uint32_t PWM1CTL0;
    volatile uint32_t PWM1CTL1;
         uint32_t RESERVED1;

    volatile uint32_t PWM2CTL0;
    volatile uint32_t PWM2CTL1;
         uint32_t RESERVED2;

    volatile uint32_t PWM3CTL0;
    volatile uint32_t PWM3CTL1;
         uint32_t RESERVED3;

    volatile uint32_t PWM4CTL0;
    volatile uint32_t PWM4CTL1;
         uint32_t RESERVED4;

    volatile uint32_t PWM5CTL0;
    volatile uint32_t PWM5CTL1;
}AP_PWM_TypeDef;

typedef struct{
 volatile uint32_t otp_mode_setting;
 volatile uint32_t power_timing_control;
 volatile uint32_t setting1;
 volatile uint32_t setting2;
 volatile uint32_t test_ctrl;
 volatile uint32_t state;
 volatile uint32_t prog_num;
 volatile uint32_t prog_addr;
 volatile uint32_t prog_data;
 volatile uint32_t int_mask;
 volatile uint32_t int_clr;
 volatile uint32_t int_source;
 volatile uint32_t reserved[4];
 volatile uint32_t paio;
 volatile uint32_t ptm;
 volatile uint32_t pwe;
 volatile uint32_t prog;
 volatile uint32_t pclk_clockgate_en;
 volatile uint32_t pce;
 volatile uint32_t ptr;
 volatile uint32_t pdstb;
 volatile uint32_t pldo;
 volatile uint32_t pldo2;
 volatile uint32_t pa;
}OTP_TypeDef;
# 648 "../../../../components/inc/mcu_phy_jack.h"
#define AP_APB0_BASE (0x40000000UL)
#define SPIF_BASE_ADDR (0x11000000)

#define AP_PCR_BASE (AP_APB0_BASE + 0x0000)

#define AP_TIM1_BASE (AP_APB0_BASE + 0x1000)
#define AP_TIM2_BASE (AP_APB0_BASE + 0x1014)
#define AP_TIM3_BASE (AP_APB0_BASE + 0x1028)
#define AP_TIM4_BASE (AP_APB0_BASE + 0x103c)


#define AP_TIM_SYS_BASE (AP_APB0_BASE + 0x10a0)

#define AP_WDT_BASE (AP_APB0_BASE + 0x2000)
#define AP_COM_BASE (AP_APB0_BASE + 0x3000)
#define AP_IOMUX_BASE (AP_APB0_BASE + 0x3800)
#define AP_UART0_BASE (AP_APB0_BASE + 0x4000)
#define AP_I2C0_BASE (AP_APB0_BASE + 0x5000)
#define AP_I2C1_BASE (AP_APB0_BASE + 0x5800)
#define AP_SPI0_BASE (AP_APB0_BASE + 0x6000)
#define AP_SPI1_BASE (AP_APB0_BASE + 0x7000)
#define AP_GPIOA_BASE (AP_APB0_BASE + 0x8000)
#define AP_UART1_BASE (AP_APB0_BASE + 0x9000)
#define AP_DMIC_BASE (AP_APB0_BASE + 0xA000)
#define AP_QDEC_BASE (AP_APB0_BASE + 0xB000)
#define AP_CACHE_BASE (AP_APB0_BASE + 0xC000)
#define AP_SPIF_BASE (AP_APB0_BASE + 0xC800)
#define AP_KSCAN_BASE (AP_APB0_BASE + 0xD0C0)
#define AP_PWM_BASE (AP_APB0_BASE + 0xE000)
#define AP_AON_BASE (AP_APB0_BASE + 0xF000)
#define AP_RTC_BASE (AP_APB0_BASE + 0xF024)
#define AP_PCRM_BASE (AP_APB0_BASE + 0xF03c)
#define AP_WAKEUP_BASE (AP_APB0_BASE + 0xF0a0)
#define ADCC_BASE_ADDR 0x40050000





#define AP_WDT_ENABLE_STATE ((AP_WDT->CR & 0x01))
#define AP_WDT_FEED do{AP_WDT->CRR = 0x76;}while(0)




#define SRAM0_BASE_ADDRESS 0x1FFF0000
# 703 "../../../../components/inc/mcu_phy_jack.h"
#define OTP_CONTROL_BASE_ADDRESS 0x1FFFC000


#define AP_PCR ((AP_PCR_TypeDef *) AP_PCR_BASE)

#define AP_TIM1 ((AP_TIM_TypeDef *) AP_TIM1_BASE)
#define AP_TIM2 ((AP_TIM_TypeDef *) AP_TIM2_BASE)
#define AP_TIM3 ((AP_TIM_TypeDef *) AP_TIM3_BASE)
#define AP_TIM4 ((AP_TIM_TypeDef *) AP_TIM4_BASE)
#define AP_TIMS ((AP_TIM_SYS_TypeDef *) AP_TIM_SYS_BASE)

#define AP_WDT ((AP_WDT_TypeDef *) AP_WDT_BASE)
#define AP_COM ((AP_COM_TypeDef *) AP_COM_BASE)
#define AP_IOMUX ((IOMUX_TypeDef *) AP_IOMUX_BASE)
#define AP_UART0 ((AP_UART_TypeDef *) AP_UART0_BASE)
#define AP_I2C0 ((AP_I2C_TypeDef *) AP_I2C0_BASE)

#define AP_SPI0 ((AP_SSI_TypeDef *) AP_SPI0_BASE)
#define AP_SPI1 ((AP_SSI_TypeDef *) AP_SPI1_BASE)
#define AP_GPIO ((AP_GPIO_TypeDef *) AP_GPIOA_BASE)
#define AP_UART1 ((AP_UART_TypeDef *) AP_UART1_BASE)

#define AP_QEDC ((AP_QDEC_TypeDef *) AP_QDEC_BASE)


#define AP_KSCAN ((AP_KSCAN_TypeDef *) AP_KSCAN_BASE)
#define AP_PWM ((AP_PWM_TypeDef *) AP_PWM_BASE)

#define AP_AON ((AP_AON_TypeDef *) AP_AON_BASE)
#define AP_RTC ((AP_RTC_TypeDef *) AP_RTC_BASE)
#define AP_PCRM ((AP_PCRM_TypeDef *) AP_PCRM_BASE)
#define AP_WAKEUP ((AP_Wakeup_TypeDef*) AP_WAKEUP_BASE)
#define AP_ADCC ((AP_ADCC_TypeDef *) ADCC_BASE_ADDR)
#define AP_OTP ((OTP_TypeDef *) OTP_CONTROL_BASE_ADDRESS)
# 771 "../../../../components/inc/mcu_phy_jack.h"
#define AP_STATUS1_REG (unsigned int *) 0x40003010
#define AP_STATUS2_REG (unsigned int *) 0x40003014
#define AP_EVENT_REC_REG (unsigned int *) 0x40003024
#define AP_STCALIB (unsigned int *) 0x40003028
#define AP_PERI_MASTER_SELECT *(volatile unsigned int *)0x4000302C
# 786 "../../../../components/inc/mcu_phy_jack.h"
#define IRQ_PRIO_REALTIME 0
#define IRQ_PRIO_HIGH 1
#define IRQ_PRIO_HAL 2
#define IRQ_PRIO_THREAD 3
#define IRQ_PRIO_APP 3
# 112 "../../../../components/inc/bus_dev.h" 2
# 4 "../../../../components/driver/source/clock.c" 2
# 1 "../../../../components/driver/include/clock.h" 1

#define __CLOCK_ROM_H__ 






# 1 "../../../../components/inc/types.h" 1
# 10 "../../../../components/driver/include/clock.h" 2


#define TIME_BASE (0x003fffff)
#define TIME_DELTA(x,y) ( (x>=y) ? x-y : TIME_BASE-y+x )

enum LOWCLK_SEL{
    RC_32K,
    XTAL_32K
};

typedef enum
{
    CLK_32K_XTAL = 0,
    CLK_32K_RCOSC = 1,

} CLK32K_e;

typedef enum{
    NO_AP_NO_CP = 0,HCLK = 0,
    PCLK = 1,
} pclk_Type_t;


typedef enum _SYSCLK_SEL {
    SYS_CLK_RC_32M = 0,
    SYS_CLK_DBL_32M = 1,
    SYS_CLK_XTAL_16M = 2,
    SYS_CLK_DLL_48M = 3,
    SYS_CLK_DLL_64M = 4,
    SYS_CLK_DLL_96M = 5,
    SYS_CLK_8M = 6,
    SYS_CLK_4M = 7,
    SYS_CLK_NUM = 8,
    SYS_CLK_NONE = 0xff,
}sysclk_t;

extern volatile uint32_t g_pclk,g_hclk;

void rtc_start(void);
void rtc_stop(void);
void rtc_clear(void);

# 51 "../../../../components/driver/include/clock.h" 3 4
_Bool 
# 51 "../../../../components/driver/include/clock.h"
    rtc_config_prescale(uint32_t pre);
uint32_t _symrom_rtc_get_counter(void);

void _symrom_WaitRTCCount(uint32_t rtcDelyCnt);
void _symrom_WaitUs(uint32_t wtTime);
void _symrom_WaitMs(uint32_t msecond);

int clk_spif_ref_clk(sysclk_t spif_ref_clk);
int _symrom_clk_init(sysclk_t h_system_clk_sel);
void clk_set_pclk_div(uint8_t div);
uint32_t _symrom_clk_get_pclk(void);

void _symrom_clk_gate_enable(MODULE_e module);
void _symrom_clk_gate_disable(MODULE_e module);
int clk_gate_get(MODULE_e module);
void _symrom_clk_reset(MODULE_e module);


uint32_t _symrom_get_systick(void);
uint32_t _symrom_get_ms_intv(uint32_t tick);

void hal_system_soft_reset(void);

void hal_rtc_clock_config(CLK32K_e clk32Mode);


void _symrom_clk_gate_disable(MODULE_e module);
void _symrom_clk_gate_enable(MODULE_e module);
void _symrom_clk_reset(MODULE_e module);
# 5 "../../../../components/driver/source/clock.c" 2
# 1 "../../../../components/inc/error.h" 1
# 47 "../../../../components/inc/error.h"
#define _PPLUS_ERROR_H 

#define PPlus_SUCCESS (0)
#define PPlus_ERR_FATAL (1)
#define PPlus_ERR_INTERNAL (2)
#define PPlus_ERR_NO_MEM (3)
#define PPlus_ERR_NOT_FOUND (4)
#define PPlus_ERR_NOT_SUPPORTED (5)
#define PPlus_ERR_INVALID_PARAM (6)
#define PPlus_ERR_INVALID_STATE (7)
#define PPlus_ERR_INVALID_LENGTH (8)
#define PPlus_ERR_INVALID_FLAGS (9)
#define PPlus_ERR_INVALID_DATA (10)
#define PPlus_ERR_DATA_SIZE (11)
#define PPlus_ERR_DATA_ALIGN (12)
#define PPlus_ERR_TIMEOUT (13)
#define PPlus_ERR_NULL (14)
#define PPlus_ERR_FORBIDDEN (15)
#define PPlus_ERR_INVALID_ADDR (16)
#define PPlus_ERR_BUSY (17)
#define PPlus_ERR_NOT_REGISTED (18)
#define PPlus_ERR_IO_CONFILCT (19)
#define PPlus_ERR_IO_FAIL (20)
#define PPlus_ERR_NOT_IMPLEMENTED (22)
#define PPlus_ERR_SPI_FLASH (23)
#define PPlus_ERR_UNINITIALIZED (24)
#define PPlus_ERR_HAVE_REGISTED (25)

#define PPlus_ERR_FS_WRITE_FAILED (31)
#define PPlus_ERR_FS_CONTEXT (32)
#define PPlus_ERR_FS_FULL (33)
#define PPlus_ERR_FS_PARAMETER (34)
#define PPlus_ERR_FS_NOT_ENOUGH_SIZE (35)
#define PPlus_ERR_FS_EXIST_SAME_ID (36)
#define PPlus_ERR_FS_NOT_FIND_ID (37)
#define PPlus_ERR_FS_BUFFER_TOO_SMALL (38)
#define PPlus_ERR_FS_UNINITIALIZED (39)
#define PPlus_ERR_FS_HAVE_INITED (40)
#define PPlus_ERR_FS_IN_INT (41)
#define PPlus_ERR_FS_RESERVED_ERROR (42)
#define PPlus_ERR_VERSION (43)
#define PPlus_ERR_NO_DEV (44)

#define PPlus_ERR_SECURE_CRYPTO (50)
#define PPlus_ERR_ACCESS_REJECTED (51)


#define PPlus_ERR_BLE_NOT_READY (80)
#define PPlus_ERR_BLE_BUSY (81)
#define PPlus_ERR_BLE_FAIL (82)

#define PPlus_ERR_OTA_INVALID_STATE (100)
#define PPlus_ERR_OTA_DATA_SIZE (101)
#define PPlus_ERR_OTA_CRC (102)
#define PPlus_ERR_OTA_NO_APP (103)
#define PPlus_ERR_OTA_BAD_DATA (104)
#define PPlus_ERR_OTA_UNKNOW_CMD (105)
#define PPlus_ERR_OTA_CRYPTO (106)
# 6 "../../../../components/driver/source/clock.c" 2
# 1 "../../../../components/driver/include/gpio.h" 1
# 13 "../../../../components/driver/include/gpio.h"
#define __GPIO_ROM_H__ 
# 27 "../../../../components/driver/include/gpio.h"
typedef enum{
    GPIO_P00 = 0, P0 = GPIO_P00,
    GPIO_P01 = 1, P1 = GPIO_P01,
    GPIO_P02 = 2, P2 = GPIO_P02,
    GPIO_P03 = 3, P3 = GPIO_P03,
    GPIO_P07 = 4, P7 = GPIO_P07,
    GPIO_P09 = 5, P9 = GPIO_P09,
    GPIO_P10 = 6, P10 = GPIO_P10,
    GPIO_P11 = 7, P11 = GPIO_P11, Analog_IO_0 = GPIO_P11,
    GPIO_P14 = 8, P14 = GPIO_P14, Analog_IO_1 = GPIO_P14,
    GPIO_P15 = 9, P15 = GPIO_P15, Analog_IO_2 = GPIO_P15,
    GPIO_P16 = 10, P16 = GPIO_P16, Analog_IO_3 = GPIO_P16,XTALI = GPIO_P16,
    GPIO_P17 = 11, P17 = GPIO_P17, Analog_IO_4 = GPIO_P17,XTALO = GPIO_P17,
    GPIO_P18 = 12, P18 = GPIO_P18, Analog_IO_5 = GPIO_P18,
    GPIO_P20 = 13, P20 = GPIO_P20, Analog_IO_6 = GPIO_P20,
    GPIO_P23 = 14, P23 = GPIO_P23, Analog_IO_7 = GPIO_P23,
    GPIO_P24 = 15, P24 = GPIO_P24, Analog_IO_8 = GPIO_P24,
    GPIO_P25 = 16, P25 = GPIO_P25, Analog_IO_9 = GPIO_P25,
    GPIO_P26 = 17, P26 = GPIO_P26,
    GPIO_P27 = 18, P27 = GPIO_P27,
    GPIO_P31 = 19, P31 = GPIO_P31,
    GPIO_P32 = 20, P32 = GPIO_P32,
    GPIO_P33 = 21, P33 = GPIO_P33,
    GPIO_P34 = 22, P34 = GPIO_P34,
    GPIO_NORMAL = GPIO_P34,
   GPIO_P35 = 23, P35 = GPIO_P35,
   GPIO_P36 = 24, P36 = GPIO_P36,
   GPIO_P37 = 25, P37 = GPIO_P37,
   GPIO_P38 = 26, P38 = GPIO_P38,
   GPIO_P39 = 27, P39 = GPIO_P39,
   GPIO_P40 = 28, P40 = GPIO_P40,

    GPIO_NUM = 29,
    GPIO_DUMMY = 0xff,
}gpio_pin_e;

typedef enum {
    FMUX_IIC0_SCL= 0,
    FMUX_IIC0_SDA= 1,
    FMUX_IIC1_SCL= 2,
    FMUX_IIC1_SDA= 3,
    FMUX_UART0_TX=4, FMUX_UART_TX=4,
    FMUX_UART0_RX=5, FMUX_UART_RX=5,
    FMUX_RF_RX_EN=6,
    FMUX_RF_TX_EN=7,
    FMUX_UART1_TX=8,
    FMUX_UART1_RX=9,
    FMUX_PWM0=10,
    FMUX_PWM1=11,
    FMUX_PWM2=12,
    FMUX_PWM3=13,
    FMUX_PWM4=14,
    FMUX_PWM5=15,
    FMUX_SPI_0_SCK=16,
    FMUX_SPI_0_SSN=17,
    FMUX_SPI_0_TX=18,
    FMUX_SPI_0_RX=19,
    FMUX_SPI_1_SCK=20,
    FMUX_SPI_1_SSN=21,
    FMUX_SPI_1_TX=22,
    FMUX_SPI_1_RX=23,
    FMUX_CHAX=24,
    FMUX_CHBX=25,
    FMUX_CHIX=26,
    FMUX_CHAY=27,
    FMUX_CHBY=28,
    FMUX_CHIY=29,
    FMUX_CHAZ=30,
    FMUX_CHBZ=31,
    FMUX_CHIZ=32,
    FMUX_CLK1P28M=33,
    FMUX_ADCC=34,
    FMUX_ANT_SEL_0=35,
    FMUX_ANT_SEL_1=36,
    FMUX_ANT_SEL_2=37,
 FMUX_MISO_0=38,
 FMUX_CLK=39,
 FMUX_CSN=40,
 FMUX_MISO_1=41,
 FMUX_WPB_DQ2=42,
 FMUX_HOLDB_QD3=43,

}gpio_fmux_e;

typedef enum{
    FRE_HCLK_DIV8 = 0,
    FRE_PCLK_DIV4 = 1,
    FRE_CLK_1P28M = 2,
    FRE_CLK_RC32K = 6,
    FRE_XTAL_CLK32768 = 7,
}Freq_Type_e;

typedef enum{
    GPIO_INPUT = 0,IE = 0,
    GPIO_OUTPUT = 1,OEN = 1,
}gpio_dir_t;


typedef enum{
    POL_FALLING = 0, POL_ACT_LOW = 0,NEGEDGE = 0,
    POL_RISING = 1, POL_ACT_HIGH = 1,POSEDGE = 1,
}gpio_polarity_e;


typedef enum
{
    GPIO_FLOATING = 0x00, FLOATING = 0x00,
    GPIO_PULL_UP = 0x01, WEAK_PULL_UP = 0x01,
    GPIO_PULL_UP_S = 0x02, STRONG_PULL_UP = 0x02,
    GPIO_PULL_DOWN = 0x03, PULL_DOWN = 0x03,
} gpio_pupd_e;


typedef enum{
    Bit_DISABLE = 0,
    Bit_ENABLE = 1,
}bit_action_e;

enum{
    GPIO_EVT_EDGE_RISING = 1,
    GPIO_EVT_EDGE_FALLING
};

typedef struct
{
    gpio_pin_e pin;
    gpio_pupd_e type;
} ioinit_cfg_t;

#define IO_Wakeup_Pol_e gpio_polarity_e
#define GPIO_Pin_e gpio_pin_e
#define Fmux_Type_e gpio_fmux_e
#define GPIO_Wakeup_Pol_e gpio_polarity_e
#define BitAction_e bit_action_e


typedef void (*gpioin_Hdl_t)(gpio_pin_e pin,gpio_polarity_e type);

typedef struct
{
 
# 167 "../../../../components/driver/include/gpio.h" 3 4
_Bool 
# 167 "../../../../components/driver/include/gpio.h"
              enable;
 gpio_pin_e pin;
 int pin_state;
 gpioin_Hdl_t posedgeHdl;
 gpioin_Hdl_t negedgeHdl;

}gpioin_t;



typedef struct
{
  int state;
  uint32_t retention_map;
  int gpioin_nums;
  gpioin_t* gpioin_ctx;
}gpio_Ctx_t;






void gpio_init_r(void);
void _symrom_gpio_dir_r(gpio_pin_e pin, gpio_dir_t dir);
int gpio_in_trigger_r(gpio_pin_e pin, comm_cb_t in_cb);
void gpio_interrupt_set_r(gpio_pin_e pin, bit_action_e en);
void GPIO_IRQHandler_r(void);




int _symrom_gpio_init(void);
int _symrom_gpio_dir(gpio_pin_e pin, gpio_dir_t dir);
void _symrom_gpio_write(gpio_pin_e pin, bit_action_e en);
void _symrom_gpio_fast_write(gpio_pin_e pin, uint8_t en);

# 203 "../../../../components/driver/include/gpio.h" 3 4
_Bool 
# 203 "../../../../components/driver/include/gpio.h"
    _symrom_gpio_read(gpio_pin_e pin);

void _symrom_gpio_pull_set(gpio_pin_e pin, gpio_pupd_e type);
void _symrom_gpio_wakeup_set(gpio_pin_e pin, gpio_polarity_e type);
void _symrom_gpio_ds_control(gpio_pin_e pin, bit_action_e value);

void _symrom_gpio_pin2pin3_control(gpio_pin_e pin, 
# 209 "../../../../components/driver/include/gpio.h" 3 4
                                          _Bool 
# 209 "../../../../components/driver/include/gpio.h"
                                               en);
int _symrom_gpio_cfg_analog_io(gpio_pin_e pin, bit_action_e value);

void _symrom_gpio_fmux_control(gpio_pin_e pin, bit_action_e value);
void _symrom_gpio_fmux_set(gpio_pin_e pin,gpio_fmux_e type);


int _symrom_gpioin_init(gpioin_t* gpioin, int pin_nums);
int _symrom_gpioin_disable(gpioin_t* p_gpioin_ctx);
int _symrom_gpioin_enable(gpioin_t* p_gpioin_ctx);
int _symrom_gpioin_register(gpio_pin_e pin, gpioin_Hdl_t posedgeHdl, gpioin_Hdl_t negedgeHdl);
int _symrom_gpioin_unregister(gpio_pin_e pin);

void _symrom_gpio_debug_mux(Freq_Type_e fre,
# 222 "../../../../components/driver/include/gpio.h" 3 4
                                   _Bool 
# 222 "../../../../components/driver/include/gpio.h"
                                        en);
void _symrom_gpio_retention(gpio_pin_e pin, 
# 223 "../../../../components/driver/include/gpio.h" 3 4
                                   _Bool 
# 223 "../../../../components/driver/include/gpio.h"
                                        en);

gpio_Ctx_t* gpio_get_handler(void);

void _symrom_GPIO_IRQHandler(void);
# 7 "../../../../components/driver/source/clock.c" 2


void hal_rtc_clock_config(CLK32K_e clk32Mode)
{
    if(clk32Mode == CLK_32K_RCOSC)
    {
        {(*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL0))=(unsigned int)(((*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL0)))& (~((((unsigned int)1<<((31)-(27)+1))-1)<<(27))))| ((unsigned int)(0x05)<<(27))));__asm volatile("nop");};
        {(*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL2_0))=(unsigned int)(((*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL2_0)))& (~((((unsigned int)1<<((16)-(7)+1))-1)<<(7))))| ((unsigned int)(0x3fb)<<(7))));__asm volatile("nop");};
        {(*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL2_0))=(unsigned int)(((*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL2_0)))& (~((((unsigned int)1<<((6)-(6)+1))-1)<<(6))))| ((unsigned int)(0x01)<<(6))));__asm volatile("nop");};

    }
    else if(clk32Mode == CLK_32K_XTAL)
    {

        _symrom_gpio_pull_set(P16,FLOATING);
        _symrom_gpio_pull_set(P17,FLOATING);
        {(*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL2_0))=(unsigned int)(((*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL2_0)))& (~((((unsigned int)1<<((9)-(8)+1))-1)<<(8))))| ((unsigned int)(0x03)<<(8))));__asm volatile("nop");};
        {(*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL2_0))=(unsigned int)(((*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL2_0)))& (~((((unsigned int)1<<((6)-(6)+1))-1)<<(6))))| ((unsigned int)(0x00)<<(6))));__asm volatile("nop");};
        {(*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL0))=(unsigned int)(((*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL0)))& (~((((unsigned int)1<<((31)-(27)+1))-1)<<(27))))| ((unsigned int)(0x16)<<(27))));__asm volatile("nop");};

    }


    {(*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL0))=(unsigned int)(((*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL0)))& (~((((unsigned int)1<<((28)-(28)+1))-1)<<(28))))| ((unsigned int)(0x1)<<(28))));__asm volatile("nop");};
    {(*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL1))=(unsigned int)(((*(volatile unsigned int *)(&(((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->PMCTL1)))& (~((((unsigned int)1<<((18)-(17)+1))-1)<<(17))))| ((unsigned int)(0x0)<<(17))));__asm volatile("nop");};
}


void hal_system_soft_reset(void)
{





    ((AP_AON_TypeDef *) ((0x40000000UL) + 0xF000))->SLEEP_R[0]=4;
 _symrom_drv_disable_irq();
    ((AP_PCR_TypeDef *) ((0x40000000UL) + 0x0000))->SW_RESET1 = 0;

    while(1);
}
