0.7
2020.2
Apr 18 2022
15:53:03
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.ip_user_files/ip/clk_wiz_0/clk_wiz_0.v,1705867930,verilog,,,,clk_wiz_0,,,../../../../Project.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.ip_user_files/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1705867928,verilog,,/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.ip_user_files/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Project.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.ip_user_files/ip/frame_buffer/sim/frame_buffer.v,1705514572,verilog,,/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.ip_user_files/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,frame_buffer,,,../../../../Project.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/basys3_ov7670/i2c_sender.vhd,1705917448,vhdl,,,,i2c_sender,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.vhd,1705917448,vhdl,,,,ov7670_registers,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/RGB.vhd,1705919149,vhdl,,,,rgb,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/address_Generator.vhd,1705917448,vhdl,,,,address_generator,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/debounce.vhd,1705917448,vhdl,,,,debounce,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/ov7670_capture.vhd,1705917448,vhdl,,,,ov7670_capture,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd,1705917448,vhdl,,,,ov7670_controller,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/top_level.vhd,1705917448,vhdl,,,,top_level,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/vga.vhd,1705917448,vhdl,,,,vga,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/new/Inst_filter_brightness.vhd,1705917448,vhdl,,,,filter_brightness,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/new/Inst_video_compression.vhd,1705919177,vhdl,,,,video_compression,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/new/filter_b_and_w.vhd,1705917448,vhdl,,,,filter_b_and_w,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/new/filter_colourless.vhd,1705917448,vhdl,,,,filter_colourless,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/new/filter_inverted.vhd,1705917448,vhdl,,,,filter_inverted,,,,,,,,
