{
  "Top": "YOLO2_FPGA",
  "RtlTop": "YOLO2_FPGA",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "YOLO2_FPGA",
    "Version": "1.0",
    "DisplayName": "Yolo2_fpga",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/cnn.cpp"],
    "Vhdl": [
      "impl\/vhdl\/compute4.vhd",
      "impl\/vhdl\/copy_beta.vhd",
      "impl\/vhdl\/copy_beta_beta_tmp.vhd",
      "impl\/vhdl\/copy_input2buf_row.vhd",
      "impl\/vhdl\/copy_input_weight.vhd",
      "impl\/vhdl\/copy_local_beta.vhd",
      "impl\/vhdl\/input_load.vhd",
      "impl\/vhdl\/input_load_input_bkb.vhd",
      "impl\/vhdl\/intra_pingpong_wrapp.vhd",
      "impl\/vhdl\/intra_pingpong_wrvdy.vhd",
      "impl\/vhdl\/intra_pingpong_wrzec.vhd",
      "impl\/vhdl\/load_weight2buf_ever.vhd",
      "impl\/vhdl\/mmcpy_inputpixel_m2b.vhd",
      "impl\/vhdl\/mmcpy_inputport.vhd",
      "impl\/vhdl\/mmcpy_inputport1.vhd",
      "impl\/vhdl\/mmcpy_inputport2.vhd",
      "impl\/vhdl\/mmcpy_inputport3.vhd",
      "impl\/vhdl\/mmcpy_outputpixel.vhd",
      "impl\/vhdl\/mmcpy_outputport.vhd",
      "impl\/vhdl\/mmcpy_outputport1.vhd",
      "impl\/vhdl\/outputpixel2buf.vhd",
      "impl\/vhdl\/pool_yolo26.vhd",
      "impl\/vhdl\/reorg_yolo25.vhd",
      "impl\/vhdl\/weight_load_reorg.vhd",
      "impl\/vhdl\/weight_load_reorgmb6.vhd",
      "impl\/vhdl\/weight_mmcpy_everyKx.vhd",
      "impl\/vhdl\/write_back_output_re.vhd",
      "impl\/vhdl\/write_back_outputeMU.vhd",
      "impl\/vhdl\/YOLO2_FPGA_ama_adfW5.vhd",
      "impl\/vhdl\/YOLO2_FPGA_beta_beTV.vhd",
      "impl\/vhdl\/YOLO2_FPGA_CTRL_BUS_s_axi.vhd",
      "impl\/vhdl\/YOLO2_FPGA_DATA_BUS1_m_axi.vhd",
      "impl\/vhdl\/YOLO2_FPGA_DATA_BUS2_m_axi.vhd",
      "impl\/vhdl\/YOLO2_FPGA_DATA_BUS3_m_axi.vhd",
      "impl\/vhdl\/YOLO2_FPGA_DATA_BUS4_m_axi.vhd",
      "impl\/vhdl\/YOLO2_FPGA_DATA_BUS5_m_axi.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mac_mueRU.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mac_mueSV.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mac_mujbC.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mac_mulbW.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mac_muocq.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mac_mupcA.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mac_muqcK.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mac_murcU.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mac_musc4.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mac_mutde.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mul_mueQU.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mul_mufX5.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mul_mukbM.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mul_muudo.vhd",
      "impl\/vhdl\/YOLO2_FPGA_mux_32eLT.vhd",
      "impl\/vhdl\/YOLO2_FPGA_outputeUV.vhd",
      "impl\/vhdl\/YOLO2_FPGA_outputeYW.vhd",
      "impl\/vhdl\/YOLO2_FPGA.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/compute4.v",
      "impl\/verilog\/copy_beta.v",
      "impl\/verilog\/copy_beta_beta_tmp.v",
      "impl\/verilog\/copy_beta_beta_tmp_ram.dat",
      "impl\/verilog\/copy_input2buf_row.v",
      "impl\/verilog\/copy_input_weight.v",
      "impl\/verilog\/copy_local_beta.v",
      "impl\/verilog\/input_load.v",
      "impl\/verilog\/input_load_input_bkb.v",
      "impl\/verilog\/input_load_input_bkb_ram.dat",
      "impl\/verilog\/intra_pingpong_wrapp.v",
      "impl\/verilog\/intra_pingpong_wrvdy.v",
      "impl\/verilog\/intra_pingpong_wrvdy_ram.dat",
      "impl\/verilog\/intra_pingpong_wrzec.v",
      "impl\/verilog\/intra_pingpong_wrzec_ram.dat",
      "impl\/verilog\/load_weight2buf_ever.v",
      "impl\/verilog\/mmcpy_inputpixel_m2b.v",
      "impl\/verilog\/mmcpy_inputport.v",
      "impl\/verilog\/mmcpy_inputport1.v",
      "impl\/verilog\/mmcpy_inputport2.v",
      "impl\/verilog\/mmcpy_inputport3.v",
      "impl\/verilog\/mmcpy_outputpixel.v",
      "impl\/verilog\/mmcpy_outputport.v",
      "impl\/verilog\/mmcpy_outputport1.v",
      "impl\/verilog\/outputpixel2buf.v",
      "impl\/verilog\/pool_yolo26.v",
      "impl\/verilog\/reorg_yolo25.v",
      "impl\/verilog\/weight_load_reorg.v",
      "impl\/verilog\/weight_load_reorgmb6.v",
      "impl\/verilog\/weight_load_reorgmb6_ram.dat",
      "impl\/verilog\/weight_mmcpy_everyKx.v",
      "impl\/verilog\/write_back_output_re.v",
      "impl\/verilog\/write_back_outputeMU.v",
      "impl\/verilog\/write_back_outputeMU_ram.dat",
      "impl\/verilog\/YOLO2_FPGA_ama_adfW5.v",
      "impl\/verilog\/YOLO2_FPGA_beta_beTV.v",
      "impl\/verilog\/YOLO2_FPGA_beta_beTV_ram.dat",
      "impl\/verilog\/YOLO2_FPGA_CTRL_BUS_s_axi.v",
      "impl\/verilog\/YOLO2_FPGA_DATA_BUS1_m_axi.v",
      "impl\/verilog\/YOLO2_FPGA_DATA_BUS2_m_axi.v",
      "impl\/verilog\/YOLO2_FPGA_DATA_BUS3_m_axi.v",
      "impl\/verilog\/YOLO2_FPGA_DATA_BUS4_m_axi.v",
      "impl\/verilog\/YOLO2_FPGA_DATA_BUS5_m_axi.v",
      "impl\/verilog\/YOLO2_FPGA_mac_mueRU.v",
      "impl\/verilog\/YOLO2_FPGA_mac_mueSV.v",
      "impl\/verilog\/YOLO2_FPGA_mac_mujbC.v",
      "impl\/verilog\/YOLO2_FPGA_mac_mulbW.v",
      "impl\/verilog\/YOLO2_FPGA_mac_muocq.v",
      "impl\/verilog\/YOLO2_FPGA_mac_mupcA.v",
      "impl\/verilog\/YOLO2_FPGA_mac_muqcK.v",
      "impl\/verilog\/YOLO2_FPGA_mac_murcU.v",
      "impl\/verilog\/YOLO2_FPGA_mac_musc4.v",
      "impl\/verilog\/YOLO2_FPGA_mac_mutde.v",
      "impl\/verilog\/YOLO2_FPGA_mul_mueQU.v",
      "impl\/verilog\/YOLO2_FPGA_mul_mufX5.v",
      "impl\/verilog\/YOLO2_FPGA_mul_mukbM.v",
      "impl\/verilog\/YOLO2_FPGA_mul_muudo.v",
      "impl\/verilog\/YOLO2_FPGA_mux_32eLT.v",
      "impl\/verilog\/YOLO2_FPGA_outputeUV.v",
      "impl\/verilog\/YOLO2_FPGA_outputeUV_ram.dat",
      "impl\/verilog\/YOLO2_FPGA_outputeYW.v",
      "impl\/verilog\/YOLO2_FPGA_outputeYW_ram.dat",
      "impl\/verilog\/YOLO2_FPGA.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/YOLO2_FPGA_v1_0\/data\/YOLO2_FPGA.mdd",
      "impl\/misc\/drivers\/YOLO2_FPGA_v1_0\/data\/YOLO2_FPGA.tcl",
      "impl\/misc\/drivers\/YOLO2_FPGA_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/YOLO2_FPGA_v1_0\/src\/xyolo2_fpga.c",
      "impl\/misc\/drivers\/YOLO2_FPGA_v1_0\/src\/xyolo2_fpga.h",
      "impl\/misc\/drivers\/YOLO2_FPGA_v1_0\/src\/xyolo2_fpga_hw.h",
      "impl\/misc\/drivers\/YOLO2_FPGA_v1_0\/src\/xyolo2_fpga_linux.c",
      "impl\/misc\/drivers\/YOLO2_FPGA_v1_0\/src\/xyolo2_fpga_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CTRL_BUS m_axi_DATA_BUS1 m_axi_DATA_BUS2 m_axi_DATA_BUS3 m_axi_DATA_BUS4 m_axi_DATA_BUS5",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_DATA_BUS1": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_DATA_BUS1",
      "data_width": "32",
      "param_prefix": "C_M_AXI_DATA_BUS1",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_CTRL_BUS",
      "NUM_READ_OUTSTANDING": "1",
      "NUM_WRITE_OUTSTANDING": "1",
      "MAX_READ_BURST_LENGTH": "64",
      "MAX_WRITE_BURST_LENGTH": "64",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_DATA_BUS2": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_DATA_BUS2",
      "data_width": "32",
      "param_prefix": "C_M_AXI_DATA_BUS2",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_CTRL_BUS",
      "NUM_READ_OUTSTANDING": "1",
      "NUM_WRITE_OUTSTANDING": "1",
      "MAX_READ_BURST_LENGTH": "64",
      "MAX_WRITE_BURST_LENGTH": "64",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_DATA_BUS3": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_DATA_BUS3",
      "data_width": "32",
      "param_prefix": "C_M_AXI_DATA_BUS3",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_CTRL_BUS",
      "NUM_READ_OUTSTANDING": "1",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "64",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_DATA_BUS4": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_DATA_BUS4",
      "data_width": "32",
      "param_prefix": "C_M_AXI_DATA_BUS4",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_CTRL_BUS",
      "NUM_READ_OUTSTANDING": "1",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "64",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_DATA_BUS5": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_DATA_BUS5",
      "data_width": "32",
      "param_prefix": "C_M_AXI_DATA_BUS5",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_CTRL_BUS",
      "NUM_READ_OUTSTANDING": "1",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "128",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_CTRL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CTRL_BUS",
      "param_prefix": "C_S_AXI_CTRL_BUS",
      "addr_bits": "9",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "Input_r",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Input_r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Input_r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Input_r"
            }]
        },
        {
          "offset": "0x18",
          "name": "Input1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Input1",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Input1",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Input1"
            }]
        },
        {
          "offset": "0x20",
          "name": "Input2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Input2",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Input2",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Input2"
            }]
        },
        {
          "offset": "0x28",
          "name": "Input3",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Input3",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Input3",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Input3"
            }]
        },
        {
          "offset": "0x30",
          "name": "Output_r",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Output_r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Output_r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Output_r"
            }]
        },
        {
          "offset": "0x38",
          "name": "Output1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Output1",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Output1",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Output1"
            }]
        },
        {
          "offset": "0x40",
          "name": "Weight",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Weight",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Weight",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Weight"
            }]
        },
        {
          "offset": "0x48",
          "name": "Beta",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Beta",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Beta",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Beta"
            }]
        },
        {
          "offset": "0x50",
          "name": "InFM_num",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of InFM_num",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "InFM_num",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of InFM_num"
            }]
        },
        {
          "offset": "0x58",
          "name": "OutFM_num",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of OutFM_num",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OutFM_num",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of OutFM_num"
            }]
        },
        {
          "offset": "0x60",
          "name": "Kernel_size",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Kernel_size",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Kernel_size",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Kernel_size"
            }]
        },
        {
          "offset": "0x68",
          "name": "Kernel_stride",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Kernel_stride",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Kernel_stride",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Kernel_stride"
            }]
        },
        {
          "offset": "0x70",
          "name": "Input_w",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Input_w",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Input_w",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Input_w"
            }]
        },
        {
          "offset": "0x78",
          "name": "Input_h",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Input_h",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Input_h",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Input_h"
            }]
        },
        {
          "offset": "0x80",
          "name": "output_w",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of output_w",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_w",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of output_w"
            }]
        },
        {
          "offset": "0x88",
          "name": "output_h",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of output_h",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_h",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of output_h"
            }]
        },
        {
          "offset": "0x90",
          "name": "Padding",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Padding",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Padding",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Padding"
            }]
        },
        {
          "offset": "0x98",
          "name": "IsNL",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of IsNL",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "IsNL",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of IsNL"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xa0",
          "name": "IsBN",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of IsBN",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "IsBN",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of IsBN"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xa8",
          "name": "TM",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of TM",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "TM",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of TM"
            }]
        },
        {
          "offset": "0xb0",
          "name": "TN",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of TN",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "TN",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of TN"
            }]
        },
        {
          "offset": "0xb8",
          "name": "TR",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of TR",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "TR",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of TR"
            }]
        },
        {
          "offset": "0xc0",
          "name": "TC",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of TC",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "TC",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of TC"
            }]
        },
        {
          "offset": "0xc8",
          "name": "mLoops",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of mLoops",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mLoops",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of mLoops"
            }]
        },
        {
          "offset": "0xd0",
          "name": "nLoops",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of nLoops",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nLoops",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of nLoops"
            }]
        },
        {
          "offset": "0xd8",
          "name": "rLoops",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rLoops",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rLoops",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rLoops"
            }]
        },
        {
          "offset": "0xe0",
          "name": "cLoops",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of cLoops",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cLoops",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of cLoops"
            }]
        },
        {
          "offset": "0xe8",
          "name": "LayerType",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of LayerType",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "LayerType",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of LayerType"
            }]
        },
        {
          "offset": "0xf0",
          "name": "InputQ",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of InputQ",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "InputQ",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of InputQ"
            }]
        },
        {
          "offset": "0xf8",
          "name": "OutputQ",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of OutputQ",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OutputQ",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of OutputQ"
            }]
        },
        {
          "offset": "0x100",
          "name": "WeightQ",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of WeightQ",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "WeightQ",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of WeightQ"
            }]
        },
        {
          "offset": "0x108",
          "name": "BetaQ",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of BetaQ",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "BetaQ",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of BetaQ"
            }]
        },
        {
          "offset": "0x110",
          "name": "trow_loops",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of trow_loops",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trow_loops",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of trow_loops"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "9"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "9"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "9",
        "AWADDR": "9",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_CTRL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_CTRL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS1_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_DATA_BUS1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS1_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_DATA_BUS1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_DATA_BUS1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_DATA_BUS1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_DATA_BUS1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS2_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_DATA_BUS2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS2_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_DATA_BUS2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_DATA_BUS2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_DATA_BUS2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_DATA_BUS2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS3_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_DATA_BUS3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS3_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS3_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS3_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_DATA_BUS3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS3_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_DATA_BUS3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_DATA_BUS3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_DATA_BUS3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS4_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS4_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS4_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS4_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS4_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_DATA_BUS4_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS4_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS4_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS4_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS4_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS4_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS4_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS4_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS4_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS4_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS4_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS4_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS4_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS4_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS4_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS4_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS4_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS4_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS4_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS4_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_DATA_BUS4_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS4_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS4_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS4_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS4_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS4_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS4_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS4_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS4_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS4_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS4_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_DATA_BUS4_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS4_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS4_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS4_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_DATA_BUS4_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS4_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS4_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_DATA_BUS4_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS4_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS5_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS5_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS5_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS5_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS5_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_DATA_BUS5_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS5_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS5_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS5_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS5_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS5_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS5_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS5_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS5_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS5_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS5_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS5_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS5_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS5_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS5_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS5_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS5_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS5_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUS5_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS5_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_DATA_BUS5_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS5_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS5_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUS5_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS5_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUS5_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS5_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUS5_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS5_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS5_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS5_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_DATA_BUS5_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS5_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS5_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS5_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_DATA_BUS5_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUS5_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUS5_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_DATA_BUS5_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUS5_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "Input_r": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS",
      "aximmInterfaceRef": "m_axi_DATA_BUS1",
      "dataWidth": "32"
    },
    "Input1": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS",
      "aximmInterfaceRef": "m_axi_DATA_BUS2",
      "dataWidth": "32"
    },
    "Input2": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS",
      "aximmInterfaceRef": "m_axi_DATA_BUS3",
      "dataWidth": "32"
    },
    "Input3": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS",
      "aximmInterfaceRef": "m_axi_DATA_BUS4",
      "dataWidth": "32"
    },
    "Output_r": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS",
      "aximmInterfaceRef": "m_axi_DATA_BUS1",
      "dataWidth": "32"
    },
    "Output1": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS",
      "aximmInterfaceRef": "m_axi_DATA_BUS2",
      "dataWidth": "32"
    },
    "Weight": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS",
      "aximmInterfaceRef": "m_axi_DATA_BUS5",
      "dataWidth": "32"
    },
    "Beta": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "72",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS",
      "aximmInterfaceRef": "m_axi_DATA_BUS5",
      "dataWidth": "32"
    },
    "InFM_num": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "80",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "OutFM_num": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "88",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "Kernel_size": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "96",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "Kernel_stride": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "104",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "Input_w": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "112",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "Input_h": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "120",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "output_w": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "128",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "output_h": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "136",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "Padding": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "144",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "IsNL": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "152",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "IsBN": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "160",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "TM": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "168",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "TN": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "176",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "TR": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "184",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "TC": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "192",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "mLoops": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "200",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "nLoops": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "208",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "rLoops": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "216",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "cLoops": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "224",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "LayerType": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "232",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "InputQ": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "240",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "OutputQ": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "248",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "WeightQ": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "256",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "BetaQ": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "264",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "trow_loops": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "272",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "DATA_BUS1": {
      "interfaceRef": "m_axi_DATA_BUS1",
      "dir": "inout"
    },
    "DATA_BUS2": {
      "interfaceRef": "m_axi_DATA_BUS2",
      "dir": "inout"
    },
    "DATA_BUS3": {
      "interfaceRef": "m_axi_DATA_BUS3",
      "dir": "inout"
    },
    "DATA_BUS4": {
      "interfaceRef": "m_axi_DATA_BUS4",
      "dir": "inout"
    },
    "DATA_BUS5": {
      "interfaceRef": "m_axi_DATA_BUS5",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "YOLO2_FPGA",
      "Instances": [
        {
          "ModuleName": "intra_pingpong_wrapp",
          "InstanceName": "grp_intra_pingpong_wrapp_fu_1230",
          "Instances": [
            {
              "ModuleName": "compute4",
              "InstanceName": "grp_compute4_fu_1110",
              "Instances": [{
                  "ModuleName": "copy_local_beta",
                  "InstanceName": "grp_copy_local_beta_fu_2859"
                }]
            },
            {
              "ModuleName": "copy_input_weight",
              "InstanceName": "grp_copy_input_weight_fu_1649",
              "Instances": [
                {
                  "ModuleName": "input_load",
                  "InstanceName": "grp_input_load_fu_557",
                  "Instances": [
                    {
                      "ModuleName": "mmcpy_inputpixel_m2b",
                      "InstanceName": "grp_mmcpy_inputpixel_m2b_fu_348",
                      "Instances": [
                        {
                          "ModuleName": "mmcpy_inputport",
                          "InstanceName": "grp_mmcpy_inputport_fu_250"
                        },
                        {
                          "ModuleName": "mmcpy_inputport2",
                          "InstanceName": "grp_mmcpy_inputport2_fu_262"
                        },
                        {
                          "ModuleName": "mmcpy_inputport1",
                          "InstanceName": "grp_mmcpy_inputport1_fu_274"
                        },
                        {
                          "ModuleName": "mmcpy_inputport3",
                          "InstanceName": "grp_mmcpy_inputport3_fu_286"
                        }
                      ]
                    },
                    {
                      "ModuleName": "copy_input2buf_row",
                      "InstanceName": "grp_copy_input2buf_row_fu_391"
                    }
                  ]
                },
                {
                  "ModuleName": "weight_load_reorg",
                  "InstanceName": "grp_weight_load_reorg_fu_614",
                  "Instances": [
                    {
                      "ModuleName": "load_weight2buf_ever",
                      "InstanceName": "grp_load_weight2buf_ever_fu_433"
                    },
                    {
                      "ModuleName": "weight_mmcpy_everyKx",
                      "InstanceName": "grp_weight_mmcpy_everyKx_fu_701"
                    }
                  ]
                }
              ]
            },
            {
              "ModuleName": "reorg_yolo25",
              "InstanceName": "grp_reorg_yolo25_fu_2138"
            },
            {
              "ModuleName": "pool_yolo26",
              "InstanceName": "grp_pool_yolo26_fu_2159"
            }
          ]
        },
        {
          "ModuleName": "write_back_output_re",
          "InstanceName": "grp_write_back_output_re_fu_2003",
          "Instances": [
            {
              "ModuleName": "outputpixel2buf",
              "InstanceName": "grp_outputpixel2buf_fu_367"
            },
            {
              "ModuleName": "mmcpy_outputpixel",
              "InstanceName": "grp_mmcpy_outputpixel_fu_463",
              "Instances": [
                {
                  "ModuleName": "mmcpy_outputport",
                  "InstanceName": "grp_mmcpy_outputport_fu_124"
                },
                {
                  "ModuleName": "mmcpy_outputport1",
                  "InstanceName": "grp_mmcpy_outputport1_fu_142"
                }
              ]
            }
          ]
        },
        {
          "ModuleName": "copy_beta",
          "InstanceName": "grp_copy_beta_fu_2132"
        }
      ]
    },
    "Metrics": {
      "copy_beta": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [
          {
            "Name": "memcpy.beta_tmp.gep.Beta",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1073741824",
            "Latency": "0 ~ 1073741824",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "FF": "264",
          "LUT": "350",
          "DSP48E": "0"
        }
      },
      "mmcpy_inputport": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "43",
          "PipelineIIMin": "1",
          "PipelineIIMax": "43",
          "PipelineII": "1 ~ 43",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "memcpy.input_memcpy_buffer.gep.input",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "34",
            "Latency": "0 ~ 34",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "98",
          "LUT": "195",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "mmcpy_inputport1": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "43",
          "PipelineIIMin": "1",
          "PipelineIIMax": "43",
          "PipelineII": "1 ~ 43",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "memcpy.input_memcpy_buffer.gep.input",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "34",
            "Latency": "0 ~ 34",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "98",
          "LUT": "194",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "mmcpy_inputport2": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "43",
          "PipelineIIMin": "1",
          "PipelineIIMax": "43",
          "PipelineII": "1 ~ 43",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "memcpy.input_memcpy_buffer.gep.input",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "34",
            "Latency": "0 ~ 34",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "98",
          "LUT": "195",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "mmcpy_inputport3": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "43",
          "PipelineIIMin": "1",
          "PipelineIIMax": "43",
          "PipelineII": "1 ~ 43",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "memcpy.input_memcpy_buffer.gep.input",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "34",
            "Latency": "0 ~ 34",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "98",
          "LUT": "186",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "mmcpy_inputpixel_m2b": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "45",
          "PipelineIIMin": "1",
          "PipelineIIMax": "45",
          "PipelineII": "1 ~ 45",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "FF": "645",
          "LUT": "1336",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "copy_input2buf_row": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.610"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP48E": "0",
          "FF": "393",
          "LUT": "1192",
          "BRAM_18K": "0"
        }
      },
      "input_load": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.166"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "48",
            "PipelineDepth": "4 ~ 48"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "4",
          "FF": "1806",
          "LUT": "3792"
        }
      },
      "weight_mmcpy_everyKx": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "266",
          "PipelineIIMin": "1",
          "PipelineIIMax": "266",
          "PipelineII": "1 ~ 266",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "memcpy.weight_memcpy_buffer.gep.Weight",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "256",
            "Latency": "0 ~ 256",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "191",
          "LUT": "297",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "load_weight2buf_ever": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "66",
          "LatencyWorst": "130",
          "PipelineIIMin": "1",
          "PipelineIIMax": "130",
          "PipelineII": "1 ~ 130",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.186"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "594",
          "LUT": "385",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "weight_load_reorg": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "?",
            "PipelineDepth": "5 ~ ?",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "3",
                "LatencyMax": "?",
                "Latency": "3 ~ ?",
                "PipelineII": "",
                "PipelineDepthMin": "3",
                "PipelineDepthMax": "268",
                "PipelineDepth": "3 ~ 268"
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "0",
          "FF": "858",
          "LUT": "3387"
        }
      },
      "copy_input_weight": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.166"
        },
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "4",
          "FF": "2767",
          "LUT": "7408"
        }
      },
      "reorg_yolo25": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "6",
          "FF": "428",
          "LUT": "766"
        }
      },
      "pool_yolo26": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "3942",
          "PipelineIIMin": "1",
          "PipelineIIMax": "3942",
          "PipelineII": "1 ~ 3942",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "3940",
            "Latency": "1 ~ 3940",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "2",
          "FF": "487",
          "LUT": "841"
        }
      },
      "copy_local_beta": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.242"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "1133",
          "LUT": "1274",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "compute4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "131",
          "FF": "11589",
          "LUT": "19007"
        }
      },
      "intra_pingpong_wrapp": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.166"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "34",
          "DSP48E": "143",
          "FF": "24053",
          "LUT": "42987"
        }
      },
      "outputpixel2buf": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "6"
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "7",
          "FF": "791",
          "LUT": "1176"
        }
      },
      "mmcpy_outputport": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "263",
          "PipelineIIMin": "1",
          "PipelineIIMax": "263",
          "PipelineII": "1 ~ 263",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "memcpy.Output.output_tmp.gep",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "256",
            "Latency": "0 ~ 256",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "88",
          "LUT": "203",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "mmcpy_outputport1": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "263",
          "PipelineIIMin": "1",
          "PipelineIIMax": "263",
          "PipelineII": "1 ~ 263",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "memcpy.Output.output_tmp.gep",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "256",
            "Latency": "0 ~ 256",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "88",
          "LUT": "203",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "mmcpy_outputpixel": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "264",
          "PipelineIIMin": "1",
          "PipelineIIMax": "264",
          "PipelineII": "1 ~ 264",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "FF": "180",
          "LUT": "477",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "write_back_output_re": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepthMin": "3",
                "PipelineDepthMax": "266",
                "PipelineDepth": "3 ~ 266"
              }]
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "10",
          "FF": "1505",
          "LUT": "2716"
        }
      },
      "YOLO2_FPGA": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.166"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": ""
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "178",
          "DSP48E": "156",
          "FF": "32091",
          "LUT": "56549"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-07-29 20:18:03 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
