<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>receiver</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>2.16</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>758</Best-caseLatency>
            <Average-caseLatency>818</Average-caseLatency>
            <Worst-caseLatency>877</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.064 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.544 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>7.016 us</Worst-caseRealTimeLatency>
            <Interval-min>759</Interval-min>
            <Interval-max>878</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>260</BRAM_18K>
            <DSP>86</DSP>
            <FF>28788</FF>
            <LUT>35645</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_0_address0</name>
            <Object>result_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_0_ce0</name>
            <Object>result_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_0_we0</name>
            <Object>result_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_0_d0</name>
            <Object>result_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_1_address0</name>
            <Object>result_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_1_ce0</name>
            <Object>result_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_1_we0</name>
            <Object>result_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_1_d0</name>
            <Object>result_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_2_address0</name>
            <Object>result_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_2_ce0</name>
            <Object>result_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_2_we0</name>
            <Object>result_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_2_d0</name>
            <Object>result_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_3_address0</name>
            <Object>result_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_3_ce0</name>
            <Object>result_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_3_we0</name>
            <Object>result_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_3_d0</name>
            <Object>result_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_4_address0</name>
            <Object>result_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_4_ce0</name>
            <Object>result_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_4_we0</name>
            <Object>result_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_4_d0</name>
            <Object>result_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_5_address0</name>
            <Object>result_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_5_ce0</name>
            <Object>result_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_5_we0</name>
            <Object>result_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_5_d0</name>
            <Object>result_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_6_address0</name>
            <Object>result_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_6_ce0</name>
            <Object>result_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_6_we0</name>
            <Object>result_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_6_d0</name>
            <Object>result_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_7_address0</name>
            <Object>result_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_7_ce0</name>
            <Object>result_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_7_we0</name>
            <Object>result_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_7_d0</name>
            <Object>result_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_0_address0</name>
            <Object>result_Q_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_0_ce0</name>
            <Object>result_Q_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_0_we0</name>
            <Object>result_Q_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_0_d0</name>
            <Object>result_Q_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_1_address0</name>
            <Object>result_Q_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_1_ce0</name>
            <Object>result_Q_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_1_we0</name>
            <Object>result_Q_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_1_d0</name>
            <Object>result_Q_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_2_address0</name>
            <Object>result_Q_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_2_ce0</name>
            <Object>result_Q_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_2_we0</name>
            <Object>result_Q_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_2_d0</name>
            <Object>result_Q_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_3_address0</name>
            <Object>result_Q_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_3_ce0</name>
            <Object>result_Q_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_3_we0</name>
            <Object>result_Q_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_3_d0</name>
            <Object>result_Q_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_4_address0</name>
            <Object>result_Q_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_4_ce0</name>
            <Object>result_Q_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_4_we0</name>
            <Object>result_Q_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_4_d0</name>
            <Object>result_Q_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_5_address0</name>
            <Object>result_Q_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_5_ce0</name>
            <Object>result_Q_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_5_we0</name>
            <Object>result_Q_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_5_d0</name>
            <Object>result_Q_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_6_address0</name>
            <Object>result_Q_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_6_ce0</name>
            <Object>result_Q_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_6_we0</name>
            <Object>result_Q_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_6_d0</name>
            <Object>result_Q_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_7_address0</name>
            <Object>result_Q_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_7_ce0</name>
            <Object>result_Q_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_7_we0</name>
            <Object>result_Q_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_7_d0</name>
            <Object>result_Q_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>new_sample</name>
            <Object>new_sample</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>receiver</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_52_1_fu_2262</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_52_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2262</ID>
                    <BindInstances>add_ln54_fu_1368_p2 add_ln54_1_fu_1374_p2 samples_I_1_U samples_I_2_U samples_I_3_U samples_I_4_U samples_I_5_U samples_I_6_U samples_I_7_U samples_I_8_U samples_I_9_U samples_I_10_U samples_I_0_U samples_Q_1_U samples_Q_0_U samples_Q_2_U samples_Q_3_U samples_Q_4_U samples_Q_5_U samples_Q_6_U samples_Q_7_U samples_Q_8_U samples_Q_9_U samples_Q_10_U samples_I_12_U samples_I_13_U samples_I_14_U samples_I_15_U samples_I_16_U samples_I_17_U samples_I_18_U samples_I_19_U samples_I_20_U samples_I_21_U samples_I_22_U samples_I_23_U samples_I_24_U samples_I_25_U samples_I_26_U samples_I_27_U samples_I_28_U samples_I_29_U samples_I_30_U samples_I_31_U samples_Q_12_U samples_Q_13_U samples_Q_14_U samples_Q_15_U samples_Q_16_U samples_Q_17_U samples_Q_18_U samples_Q_19_U samples_Q_20_U samples_Q_21_U samples_Q_22_U samples_Q_23_U samples_Q_24_U samples_Q_25_U samples_Q_26_U samples_Q_27_U samples_Q_28_U samples_Q_29_U samples_Q_30_U samples_Q_31_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_63_2_fu_2394</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_63_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2394</ID>
                    <BindInstances>add_ln65_fu_652_p2 add_ln65_1_fu_683_p2 add_ln65_2_fu_705_p2 add_ln65_3_fu_727_p2 add_ln65_4_fu_749_p2 add_ln65_5_fu_771_p2 add_ln65_6_fu_793_p2 add_ln65_7_fu_815_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_132_10_fu_2430</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_132_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2430</ID>
                    <BindInstances>add_ln134_fu_1368_p2 add_ln134_1_fu_1374_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_75_3_fu_2562</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_75_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2562</ID>
                    <BindInstances>mul_15s_18s_33_1_1_U20 mul_18s_15s_33_1_1_U21 mul_15s_18s_33_1_1_U22 mul_18s_15s_33_1_1_U23 mul_18s_15s_33_1_1_U24 mul_18s_15s_33_1_1_U25 mul_18s_15s_33_1_1_U26 mul_18s_15s_33_1_1_U27 mul_15s_18s_33_1_1_U28 mul_18s_15s_33_1_1_U29 mul_18s_15s_33_1_1_U30 mul_18s_15s_33_1_1_U31 mul_18s_15s_33_1_1_U32 mul_18s_15s_33_1_1_U33 mul_18s_15s_33_1_1_U34 mul_18s_15s_33_1_1_U35 add_ln75_fu_761_p2 h_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_84_4_fu_2616</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_84_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2616</ID>
                    <BindInstances>add_ln86_fu_813_p2 add_ln86_1_fu_827_p2 add_ln86_2_fu_841_p2 add_ln86_3_fu_855_p2 add_ln86_4_fu_869_p2 add_ln86_5_fu_883_p2 add_ln86_6_fu_897_p2 add_ln86_7_fu_911_p2 add_ln87_fu_929_p2 add_ln87_1_fu_939_p2 add_ln87_2_fu_957_p2 add_ln87_3_fu_967_p2 add_ln87_4_fu_985_p2 add_ln87_5_fu_995_p2 add_ln87_6_fu_1013_p2 add_ln87_7_fu_1023_p2 add_ln84_fu_794_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_95_5_fu_2652</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_95_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2652</ID>
                    <BindInstances>add_ln97_fu_805_p2 add_ln97_1_fu_811_p2 add_ln97_2_fu_817_p2 add_ln97_3_fu_823_p2 add_ln97_4_fu_829_p2 add_ln97_5_fu_835_p2 add_ln97_6_fu_841_p2 add_ln97_7_fu_847_p2 add_ln98_fu_853_p2 add_ln98_1_fu_859_p2 add_ln98_2_fu_865_p2 add_ln98_3_fu_871_p2 add_ln98_4_fu_877_p2 add_ln98_5_fu_883_p2 add_ln98_6_fu_889_p2 add_ln98_7_fu_895_p2 add_ln95_fu_794_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_102_6_fu_2688</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_102_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2688</ID>
                    <BindInstances>filt_3_I_d0 filt_3_Q_d0 add_ln102_fu_356_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_108_7_fu_2710</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_108_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2710</ID>
                    <BindInstances>add_ln109_fu_173_p2 add_ln110_fu_179_p2 add_ln108_fu_162_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_114_8_fu_2718</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_114_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2718</ID>
                    <BindInstances>add_ln115_fu_173_p2 add_ln116_fu_179_p2 add_ln114_fu_162_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_120_9_fu_2726</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_120_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2726</ID>
                    <BindInstances>filt_6_I_1_4_fu_239_p2 filt_6_Q_1_4_fu_255_p2 add_ln120_fu_228_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_149_11_fu_2738</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_149_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2738</ID>
                    <BindInstances>add_ln151_fu_2199_p2 mul_16s_18s_34_1_1_U270 add_ln151_1_fu_2220_p2 add_ln151_2_fu_2241_p2 add_ln151_3_fu_2262_p2 add_ln149_fu_2283_p2 add_ln151_4_fu_2313_p2 add_ln149_1_fu_2334_p2 add_ln151_5_fu_2364_p2 add_ln149_2_fu_2385_p2 add_ln151_6_fu_2415_p2 add_ln149_3_fu_2436_p2 add_ln151_7_fu_2466_p2 add_ln149_4_fu_2487_p2 add_ln151_8_fu_2509_p2 add_ln149_5_fu_2530_p2 add_ln151_9_fu_2552_p2 add_ln149_6_fu_2573_p2 add_ln151_10_fu_2595_p2 add_ln149_7_fu_2616_p2 add_ln151_11_fu_2638_p2 add_ln149_8_fu_2659_p2 add_ln151_12_fu_2681_p2 add_ln149_9_fu_2702_p2 add_ln151_13_fu_2724_p2 add_ln149_10_fu_2745_p2 add_ln151_14_fu_2767_p2 add_ln149_11_fu_2788_p2 add_ln151_15_fu_2810_p2 mul_18s_16s_34_1_1_U271 mul_18s_16s_34_1_1_U272 mul_18s_16s_34_1_1_U273 mul_18s_16s_34_1_1_U274 mul_18s_16s_34_1_1_U275 mul_18s_16s_34_1_1_U276 mul_18s_16s_34_1_1_U277 mul_18s_16s_34_1_1_U278 mul_18s_16s_34_1_1_U279 mul_18s_16s_34_1_1_U280 mul_18s_16s_34_1_1_U281 mul_18s_16s_34_1_1_U282 mul_18s_16s_34_1_1_U283 mul_18s_16s_34_1_1_U284 mul_16s_18s_34_1_1_U285 mul_18s_16s_34_1_1_U254 mul_18s_16s_34_1_1_U255 mul_18s_16s_34_1_1_U256 mul_18s_16s_34_1_1_U257 mul_18s_16s_34_1_1_U258 mul_18s_16s_34_1_1_U259 mul_18s_16s_34_1_1_U260 mul_18s_16s_34_1_1_U261 mul_18s_16s_34_1_1_U262 mul_18s_16s_34_1_1_U263 mul_18s_16s_34_1_1_U264 mul_18s_16s_34_1_1_U265 mul_18s_16s_34_1_1_U266 mul_18s_16s_34_1_1_U267 mul_18s_16s_34_1_1_U268 mul_18s_16s_34_1_1_U269 add_ln149_12_fu_2831_p2 preamble_upsampled_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_161_12_fu_2904</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_161_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2904</ID>
                    <BindInstances>add_ln163_fu_2845_p2 add_ln163_1_fu_2851_p2 add_ln163_2_fu_2857_p2 add_ln163_3_fu_2863_p2 add_ln163_4_fu_2869_p2 add_ln163_5_fu_2875_p2 add_ln163_6_fu_2881_p2 add_ln163_7_fu_2887_p2 add_ln163_8_fu_2893_p2 add_ln163_9_fu_2899_p2 add_ln163_10_fu_2905_p2 add_ln163_11_fu_2911_p2 add_ln163_12_fu_2917_p2 add_ln163_13_fu_2923_p2 add_ln163_14_fu_2929_p2 add_ln163_15_fu_2935_p2 add_ln163_16_fu_2941_p2 add_ln163_17_fu_2947_p2 add_ln163_18_fu_2953_p2 add_ln163_19_fu_2959_p2 add_ln163_20_fu_2965_p2 add_ln163_21_fu_2971_p2 add_ln163_22_fu_2977_p2 add_ln163_23_fu_2983_p2 add_ln163_24_fu_2989_p2 add_ln163_25_fu_2995_p2 add_ln163_26_fu_3001_p2 add_ln163_27_fu_3007_p2 add_ln163_28_fu_3013_p2 add_ln163_29_fu_3019_p2 add_ln163_30_fu_3025_p2 add_ln163_31_fu_3031_p2 add_ln164_fu_3037_p2 add_ln164_1_fu_3043_p2 add_ln164_2_fu_3049_p2 add_ln164_3_fu_3055_p2 add_ln164_4_fu_3061_p2 add_ln164_5_fu_3067_p2 add_ln164_6_fu_3073_p2 add_ln164_7_fu_3079_p2 add_ln164_8_fu_3085_p2 add_ln164_9_fu_3091_p2 add_ln164_10_fu_3097_p2 add_ln164_11_fu_3103_p2 add_ln164_12_fu_3109_p2 add_ln164_13_fu_3115_p2 add_ln164_14_fu_3121_p2 add_ln164_15_fu_3127_p2 add_ln164_16_fu_3133_p2 add_ln164_17_fu_3139_p2 add_ln164_18_fu_3145_p2 add_ln164_19_fu_3151_p2 add_ln164_20_fu_3157_p2 add_ln164_21_fu_3163_p2 add_ln164_22_fu_3169_p2 add_ln164_23_fu_3175_p2 add_ln164_24_fu_3181_p2 add_ln164_25_fu_3187_p2 add_ln164_26_fu_3193_p2 add_ln164_27_fu_3199_p2 add_ln164_28_fu_3205_p2 add_ln164_29_fu_3211_p2 add_ln164_30_fu_3217_p2 add_ln164_31_fu_3223_p2 add_ln161_fu_2834_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_171_13_fu_3004</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_171_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3004</ID>
                    <BindInstances>add_ln173_fu_2937_p2 add_ln173_1_fu_2951_p2 add_ln173_2_fu_2965_p2 add_ln173_3_fu_2979_p2 add_ln173_4_fu_2993_p2 add_ln173_5_fu_3007_p2 add_ln173_6_fu_3021_p2 add_ln173_7_fu_3035_p2 add_ln173_8_fu_3049_p2 add_ln173_9_fu_3063_p2 add_ln173_10_fu_3077_p2 add_ln173_11_fu_3091_p2 add_ln173_12_fu_3105_p2 add_ln173_13_fu_3119_p2 add_ln173_14_fu_3133_p2 add_ln173_15_fu_3147_p2 add_ln174_fu_3161_p2 add_ln174_1_fu_3175_p2 add_ln174_2_fu_3189_p2 add_ln174_3_fu_3203_p2 add_ln174_4_fu_3217_p2 add_ln174_5_fu_3231_p2 add_ln174_6_fu_3245_p2 add_ln174_7_fu_3259_p2 add_ln174_8_fu_3273_p2 add_ln174_9_fu_3287_p2 add_ln174_10_fu_3301_p2 add_ln174_11_fu_3315_p2 add_ln174_12_fu_3329_p2 add_ln174_13_fu_3343_p2 add_ln174_14_fu_3357_p2 add_ln174_15_fu_3371_p2 add_ln173_16_fu_3385_p2 add_ln173_17_fu_3399_p2 add_ln173_18_fu_3413_p2 add_ln173_19_fu_3427_p2 add_ln173_20_fu_3441_p2 add_ln173_21_fu_3455_p2 add_ln173_22_fu_3469_p2 add_ln173_23_fu_3483_p2 add_ln173_24_fu_3497_p2 add_ln173_25_fu_3511_p2 add_ln173_26_fu_3525_p2 add_ln173_27_fu_3539_p2 add_ln173_28_fu_3553_p2 add_ln173_29_fu_3567_p2 add_ln173_30_fu_3581_p2 add_ln173_31_fu_3595_p2 add_ln174_16_fu_3609_p2 add_ln174_17_fu_3623_p2 add_ln174_18_fu_3637_p2 add_ln174_19_fu_3651_p2 add_ln174_20_fu_3665_p2 add_ln174_21_fu_3679_p2 add_ln174_22_fu_3693_p2 add_ln174_23_fu_3707_p2 add_ln174_24_fu_3721_p2 add_ln174_25_fu_3735_p2 add_ln174_26_fu_3749_p2 add_ln174_27_fu_3763_p2 add_ln174_28_fu_3777_p2 add_ln174_29_fu_3791_p2 add_ln174_30_fu_3805_p2 add_ln174_31_fu_3819_p2 add_ln171_fu_2918_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_181_14_fu_3136</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_181_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3136</ID>
                    <BindInstances>add_ln183_fu_1387_p2 add_ln183_1_fu_1415_p2 add_ln183_2_fu_1443_p2 add_ln183_3_fu_1471_p2 add_ln183_4_fu_1499_p2 add_ln183_5_fu_1527_p2 add_ln183_6_fu_1555_p2 add_ln183_7_fu_1583_p2 add_ln184_fu_1611_p2 add_ln184_1_fu_1639_p2 add_ln184_2_fu_1667_p2 add_ln184_3_fu_1695_p2 add_ln184_4_fu_1723_p2 add_ln184_5_fu_1751_p2 add_ln184_6_fu_1779_p2 add_ln184_7_fu_1807_p2 add_ln181_fu_1354_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_191_15_fu_3220</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_191_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3220</ID>
                    <BindInstances>add_ln193_fu_821_p2 add_ln193_1_fu_835_p2 add_ln193_2_fu_849_p2 add_ln193_3_fu_863_p2 add_ln194_fu_877_p2 add_ln194_1_fu_891_p2 add_ln194_2_fu_905_p2 add_ln194_3_fu_919_p2 add_ln193_4_fu_933_p2 add_ln193_5_fu_947_p2 add_ln193_6_fu_961_p2 add_ln193_7_fu_975_p2 add_ln194_4_fu_989_p2 add_ln194_5_fu_1003_p2 add_ln194_6_fu_1017_p2 add_ln194_7_fu_1031_p2 add_ln191_fu_802_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_201_16_fu_3256</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_201_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3256</ID>
                    <BindInstances>add_ln203_fu_467_p2 add_ln203_1_fu_481_p2 add_ln204_fu_495_p2 add_ln204_1_fu_509_p2 add_ln203_2_fu_523_p2 add_ln203_3_fu_537_p2 add_ln204_2_fu_551_p2 add_ln204_3_fu_565_p2 add_ln201_fu_448_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_211_17_fu_3284</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_211_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3284</ID>
                    <BindInstances>add_ln213_fu_279_p2 add_ln214_fu_293_p2 add_ln213_1_fu_307_p2 add_ln214_1_fu_321_p2 add_ln211_fu_260_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_219_18_fu_3300</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_219_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3300</ID>
                    <BindInstances>add_ln220_fu_175_p2 add_ln221_fu_189_p2 add_ln219_fu_156_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_228_19_fu_3310</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_228_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3310</ID>
                    <BindInstances>add_ln229_fu_189_p2 add_ln230_fu_203_p2 add_ln228_fu_170_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_237_20_fu_3318</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_237_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3318</ID>
                    <BindInstances>add_ln238_fu_289_p2 add_ln239_fu_328_p2 add_ln237_fu_270_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_244_21_fu_3332</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_244_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3332</ID>
                    <BindInstances>arr_10_I_0_fu_226_p2 arr_10_Q_0_fu_264_p2 add_ln244_fu_278_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_264_22_fu_3348</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_264_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3348</ID>
                    <BindInstances>mul_24s_18s_40_3_1_U790 mac_mulsub_24s_18s_40s_40_4_1_U806 mac_mulsub_24s_18s_40s_40_4_1_U806 mac_muladd_24s_18s_40s_40_4_1_U807 mul_24s_18s_40_3_1_U791 mac_muladd_24s_18s_40s_40_4_1_U807 add_ln264_fu_544_p2 add_ln264_1_fu_556_p2 add_ln264_2_fu_567_p2 add_ln264_3_fu_596_p2 add_ln264_4_fu_607_p2 add_ln264_5_fu_643_p2 add_ln264_6_fu_654_p2 mul_24s_18s_40_3_1_U792 mac_muladd_24s_18s_40s_40_4_1_U808 mul_24s_18s_40_3_1_U794 mac_muladd_24s_18s_40s_40_4_1_U810 mul_24s_18s_40_3_1_U795 mac_muladd_24s_18s_40s_40_4_1_U811 mul_24s_18s_40_3_1_U798 mac_muladd_24s_18s_40s_40_4_1_U814 mul_24s_18s_40_3_1_U799 mac_muladd_24s_18s_40s_40_4_1_U815 mul_24s_18s_40_3_1_U802 mac_muladd_24s_18s_40s_40_4_1_U818 mac_mulsub_24s_18s_40s_40_4_1_U809 mac_mulsub_24s_18s_40s_40_4_1_U809 mul_24s_18s_40_3_1_U793 mac_muladd_24s_18s_40s_40_4_1_U808 mac_mulsub_24s_18s_40s_40_4_1_U812 mac_mulsub_24s_18s_40s_40_4_1_U812 mul_24s_18s_40_3_1_U796 mac_muladd_24s_18s_40s_40_4_1_U810 mac_mulsub_24s_18s_40s_40_4_1_U813 mac_mulsub_24s_18s_40s_40_4_1_U813 mul_24s_18s_40_3_1_U797 mac_muladd_24s_18s_40s_40_4_1_U811 mac_mulsub_24s_18s_40s_40_4_1_U816 mac_mulsub_24s_18s_40s_40_4_1_U816 mul_24s_18s_40_3_1_U800 mac_muladd_24s_18s_40s_40_4_1_U814 mac_mulsub_24s_18s_40s_40_4_1_U817 mac_mulsub_24s_18s_40s_40_4_1_U817 mul_24s_18s_40_3_1_U801 mac_muladd_24s_18s_40s_40_4_1_U815 mac_mulsub_24s_18s_40s_40_4_1_U819 mac_mulsub_24s_18s_40s_40_4_1_U819 mul_24s_18s_40_3_1_U803 mac_muladd_24s_18s_40s_40_4_1_U818 mul_24s_18s_40_3_1_U804 mac_mulsub_24s_18s_40s_40_4_1_U820 mac_mulsub_24s_18s_40s_40_4_1_U820 mac_muladd_24s_18s_40s_40_4_1_U821 mul_24s_18s_40_3_1_U805 mac_muladd_24s_18s_40s_40_4_1_U821 add_ln270_fu_701_p2 add_ln264_7_fu_706_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>filt_I_U filt_I_1_U filt_I_2_U filt_I_3_U filt_I_4_U filt_I_5_U filt_I_6_U filt_I_7_U filt_Q_U filt_Q_1_U filt_Q_2_U filt_Q_3_U filt_Q_4_U filt_Q_5_U filt_Q_6_U filt_Q_7_U filt_1_I_U filt_1_I_1_U filt_1_I_2_U filt_1_I_3_U filt_1_I_4_U filt_1_I_5_U filt_1_I_6_U filt_1_I_7_U filt_1_Q_U filt_1_Q_1_U filt_1_Q_2_U filt_1_Q_3_U filt_1_Q_4_U filt_1_Q_5_U filt_1_Q_6_U filt_1_Q_7_U filt_2_I_U filt_2_I_1_U filt_2_I_2_U filt_2_I_3_U filt_2_I_4_U filt_2_I_5_U filt_2_I_6_U filt_2_I_7_U filt_2_Q_U filt_2_Q_1_U filt_2_Q_2_U filt_2_Q_3_U filt_2_Q_4_U filt_2_Q_5_U filt_2_Q_6_U filt_2_Q_7_U filt_3_I_U filt_3_Q_U filt_4_I_U filt_4_Q_U filt_5_I_U filt_5_Q_U arr_I_U arr_I_1_U arr_I_2_U arr_I_3_U arr_I_4_U arr_I_5_U arr_I_6_U arr_I_7_U arr_I_8_U arr_I_9_U arr_I_10_U arr_I_11_U arr_I_12_U arr_I_13_U arr_I_14_U arr_I_15_U arr_Q_U arr_Q_1_U arr_Q_2_U arr_Q_3_U arr_Q_4_U arr_Q_5_U arr_Q_6_U arr_Q_7_U arr_Q_8_U arr_Q_9_U arr_Q_10_U arr_Q_11_U arr_Q_12_U arr_Q_13_U arr_Q_14_U arr_Q_15_U arr_1_I_U arr_1_I_1_U arr_1_I_2_U arr_1_I_3_U arr_1_I_4_U arr_1_I_5_U arr_1_I_6_U arr_1_I_7_U arr_1_I_8_U arr_1_I_9_U arr_1_I_10_U arr_1_I_11_U arr_1_I_12_U arr_1_I_13_U arr_1_I_14_U arr_1_I_15_U arr_1_I_16_U arr_1_I_17_U arr_1_I_18_U arr_1_I_19_U arr_1_I_20_U arr_1_I_21_U arr_1_I_22_U arr_1_I_23_U arr_1_I_24_U arr_1_I_25_U arr_1_I_26_U arr_1_I_27_U arr_1_I_28_U arr_1_I_29_U arr_1_I_30_U arr_1_I_31_U arr_1_Q_U arr_1_Q_1_U arr_1_Q_2_U arr_1_Q_3_U arr_1_Q_4_U arr_1_Q_5_U arr_1_Q_6_U arr_1_Q_7_U arr_1_Q_8_U arr_1_Q_9_U arr_1_Q_10_U arr_1_Q_11_U arr_1_Q_12_U arr_1_Q_13_U arr_1_Q_14_U arr_1_Q_15_U arr_1_Q_16_U arr_1_Q_17_U arr_1_Q_18_U arr_1_Q_19_U arr_1_Q_20_U arr_1_Q_21_U arr_1_Q_22_U arr_1_Q_23_U arr_1_Q_24_U arr_1_Q_25_U arr_1_Q_26_U arr_1_Q_27_U arr_1_Q_28_U arr_1_Q_29_U arr_1_Q_30_U arr_1_Q_31_U arr_2_I_U arr_2_I_1_U arr_2_I_2_U arr_2_I_3_U arr_2_I_4_U arr_2_I_5_U arr_2_I_6_U arr_2_I_7_U arr_2_I_8_U arr_2_I_9_U arr_2_I_10_U arr_2_I_11_U arr_2_I_12_U arr_2_I_13_U arr_2_I_14_U arr_2_I_15_U arr_2_I_16_U arr_2_I_17_U arr_2_I_18_U arr_2_I_19_U arr_2_I_20_U arr_2_I_21_U arr_2_I_22_U arr_2_I_23_U arr_2_I_24_U arr_2_I_25_U arr_2_I_26_U arr_2_I_27_U arr_2_I_28_U arr_2_I_29_U arr_2_I_30_U arr_2_I_31_U arr_2_Q_U arr_2_Q_1_U arr_2_Q_2_U arr_2_Q_3_U arr_2_Q_4_U arr_2_Q_5_U arr_2_Q_6_U arr_2_Q_7_U arr_2_Q_8_U arr_2_Q_9_U arr_2_Q_10_U arr_2_Q_11_U arr_2_Q_12_U arr_2_Q_13_U arr_2_Q_14_U arr_2_Q_15_U arr_2_Q_16_U arr_2_Q_17_U arr_2_Q_18_U arr_2_Q_19_U arr_2_Q_20_U arr_2_Q_21_U arr_2_Q_22_U arr_2_Q_23_U arr_2_Q_24_U arr_2_Q_25_U arr_2_Q_26_U arr_2_Q_27_U arr_2_Q_28_U arr_2_Q_29_U arr_2_Q_30_U arr_2_Q_31_U arr_3_I_U arr_3_I_1_U arr_3_I_2_U arr_3_I_3_U arr_3_I_4_U arr_3_I_5_U arr_3_I_6_U arr_3_I_7_U arr_3_Q_U arr_3_Q_1_U arr_3_Q_2_U arr_3_Q_3_U arr_3_Q_4_U arr_3_Q_5_U arr_3_Q_6_U arr_3_Q_7_U arr_4_I_U arr_4_I_1_U arr_4_I_2_U arr_4_I_3_U arr_4_I_4_U arr_4_I_5_U arr_4_I_6_U arr_4_I_7_U arr_4_Q_U arr_4_Q_1_U arr_4_Q_2_U arr_4_Q_3_U arr_4_Q_4_U arr_4_Q_5_U arr_4_Q_6_U arr_4_Q_7_U arr_5_I_U arr_5_I_1_U arr_5_I_2_U arr_5_I_3_U arr_5_Q_U arr_5_Q_1_U arr_5_Q_2_U arr_5_Q_3_U arr_6_I_U arr_6_I_1_U arr_6_Q_U arr_6_Q_1_U arr_7_I_U arr_7_Q_U arr_8_I_U arr_8_Q_U mul_18s_18s_34_1_1_U849 mul_18s_18s_34_1_1_U850 add_ln46_fu_3417_p2 add_ln89_fu_3499_p2 add_ln90_fu_3509_p2 add_ln223_fu_3561_p2 add_ln224_fu_3571_p2 add_ln232_fu_3580_p2 add_ln233_fu_3589_p2 corr_accum_I_fu_3639_p2 corr_accum_Q_fu_3645_p2 mul_24s_24s_48_3_1_U847 mul_24s_24s_48_3_1_U848 add_ln257_fu_3667_p2 sub_ln257_fu_3707_p2 add_ln257_1_fu_3721_p2 sub_ln257_3_fu_3742_p2 add_ln257_2_fu_3757_p2 sub_ln257_1_fu_3762_p2 add_ln257_3_fu_3859_p2 cos_coefficients_table_U sin_coefficients_table_U samples_I_11_U samples_Q_11_U delay_line_I_7_U delay_line_I_6_U delay_line_I_5_U delay_line_I_4_U delay_line_I_3_U delay_line_I_2_U delay_line_I_1_U delay_line_I_0_U delay_line_Q_7_U delay_line_Q_6_U delay_line_Q_5_U delay_line_Q_4_U delay_line_Q_3_U delay_line_Q_2_U delay_line_Q_1_U delay_line_Q_0_U matched_I_1_U matched_I_2_U matched_I_3_U matched_I_4_U matched_I_5_U matched_I_6_U matched_I_7_U matched_I_8_U matched_I_9_U matched_I_10_U matched_I_11_U matched_I_0_U matched_Q_11_U matched_Q_1_U matched_Q_0_U matched_Q_2_U matched_Q_3_U matched_Q_4_U matched_Q_5_U matched_Q_6_U matched_Q_7_U matched_Q_8_U matched_Q_9_U matched_Q_10_U matched_I_12_U matched_I_13_U matched_I_14_U matched_I_15_U matched_I_16_U matched_I_17_U matched_I_18_U matched_I_19_U matched_I_20_U matched_I_21_U matched_I_22_U matched_I_23_U matched_I_24_U matched_I_25_U matched_I_26_U matched_I_27_U matched_I_28_U matched_I_29_U matched_I_30_U matched_I_31_U matched_Q_12_U matched_Q_13_U matched_Q_14_U matched_Q_15_U matched_Q_16_U matched_Q_17_U matched_Q_18_U matched_Q_19_U matched_Q_20_U matched_Q_21_U matched_Q_22_U matched_Q_23_U matched_Q_24_U matched_Q_25_U matched_Q_26_U matched_Q_27_U matched_Q_28_U matched_Q_29_U matched_Q_30_U matched_Q_31_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_52_1</Name>
            <Loops>
                <VITIS_LOOP_52_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>238</Best-caseLatency>
                    <Average-caseLatency>238</Average-caseLatency>
                    <Worst-caseLatency>238</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.904 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.904 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.904 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>238</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_52_1>
                        <Name>VITIS_LOOP_52_1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>234</TripCount>
                        <Latency>236</Latency>
                        <AbsoluteTimeLatency>1.888 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_52_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>62</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>22</UTIL_BRAM>
                    <FF>2181</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1368_p2" SOURCE="receiver.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_1374_p2" SOURCE="receiver.cpp:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_1_U" SOURCE="" URAM="0" VARIABLE="samples_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_2_U" SOURCE="" URAM="0" VARIABLE="samples_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_3_U" SOURCE="" URAM="0" VARIABLE="samples_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_4_U" SOURCE="" URAM="0" VARIABLE="samples_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_5_U" SOURCE="" URAM="0" VARIABLE="samples_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_6_U" SOURCE="" URAM="0" VARIABLE="samples_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_7_U" SOURCE="" URAM="0" VARIABLE="samples_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_8_U" SOURCE="" URAM="0" VARIABLE="samples_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_9_U" SOURCE="" URAM="0" VARIABLE="samples_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_10_U" SOURCE="" URAM="0" VARIABLE="samples_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_0_U" SOURCE="" URAM="0" VARIABLE="samples_I_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_1_U" SOURCE="" URAM="0" VARIABLE="samples_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_0_U" SOURCE="" URAM="0" VARIABLE="samples_Q_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_2_U" SOURCE="" URAM="0" VARIABLE="samples_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_3_U" SOURCE="" URAM="0" VARIABLE="samples_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_4_U" SOURCE="" URAM="0" VARIABLE="samples_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_5_U" SOURCE="" URAM="0" VARIABLE="samples_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_6_U" SOURCE="" URAM="0" VARIABLE="samples_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_7_U" SOURCE="" URAM="0" VARIABLE="samples_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_8_U" SOURCE="" URAM="0" VARIABLE="samples_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_9_U" SOURCE="" URAM="0" VARIABLE="samples_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_10_U" SOURCE="" URAM="0" VARIABLE="samples_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_12_U" SOURCE="" URAM="0" VARIABLE="samples_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_13_U" SOURCE="" URAM="0" VARIABLE="samples_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_14_U" SOURCE="" URAM="0" VARIABLE="samples_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_15_U" SOURCE="" URAM="0" VARIABLE="samples_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_16_U" SOURCE="" URAM="0" VARIABLE="samples_I_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_17_U" SOURCE="" URAM="0" VARIABLE="samples_I_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_18_U" SOURCE="" URAM="0" VARIABLE="samples_I_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_19_U" SOURCE="" URAM="0" VARIABLE="samples_I_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_20_U" SOURCE="" URAM="0" VARIABLE="samples_I_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_21_U" SOURCE="" URAM="0" VARIABLE="samples_I_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_22_U" SOURCE="" URAM="0" VARIABLE="samples_I_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_23_U" SOURCE="" URAM="0" VARIABLE="samples_I_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_24_U" SOURCE="" URAM="0" VARIABLE="samples_I_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_25_U" SOURCE="" URAM="0" VARIABLE="samples_I_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_26_U" SOURCE="" URAM="0" VARIABLE="samples_I_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_27_U" SOURCE="" URAM="0" VARIABLE="samples_I_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_28_U" SOURCE="" URAM="0" VARIABLE="samples_I_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_29_U" SOURCE="" URAM="0" VARIABLE="samples_I_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_30_U" SOURCE="" URAM="0" VARIABLE="samples_I_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_31_U" SOURCE="" URAM="0" VARIABLE="samples_I_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_12_U" SOURCE="" URAM="0" VARIABLE="samples_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_13_U" SOURCE="" URAM="0" VARIABLE="samples_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_14_U" SOURCE="" URAM="0" VARIABLE="samples_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_15_U" SOURCE="" URAM="0" VARIABLE="samples_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_16_U" SOURCE="" URAM="0" VARIABLE="samples_Q_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_17_U" SOURCE="" URAM="0" VARIABLE="samples_Q_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_18_U" SOURCE="" URAM="0" VARIABLE="samples_Q_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_19_U" SOURCE="" URAM="0" VARIABLE="samples_Q_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_20_U" SOURCE="" URAM="0" VARIABLE="samples_Q_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_21_U" SOURCE="" URAM="0" VARIABLE="samples_Q_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_22_U" SOURCE="" URAM="0" VARIABLE="samples_Q_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_23_U" SOURCE="" URAM="0" VARIABLE="samples_Q_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_24_U" SOURCE="" URAM="0" VARIABLE="samples_Q_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_25_U" SOURCE="" URAM="0" VARIABLE="samples_Q_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_26_U" SOURCE="" URAM="0" VARIABLE="samples_Q_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_27_U" SOURCE="" URAM="0" VARIABLE="samples_Q_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_28_U" SOURCE="" URAM="0" VARIABLE="samples_Q_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_29_U" SOURCE="" URAM="0" VARIABLE="samples_Q_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_30_U" SOURCE="" URAM="0" VARIABLE="samples_Q_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_31_U" SOURCE="" URAM="0" VARIABLE="samples_Q_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_63_2</Name>
            <Loops>
                <VITIS_LOOP_63_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.435</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.208 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.208 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.208 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_2>
                        <Name>VITIS_LOOP_63_2</Name>
                        <Slack>5.84</Slack>
                        <TripCount>24</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>0.192 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_63_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1249</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1671</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_652_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_683_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_705_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_727_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_4_fu_749_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_5_fu_771_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_6_fu_793_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_7_fu_815_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_75_3</Name>
            <Loops>
                <VITIS_LOOP_75_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.593</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.232 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.232 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.232 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_3>
                        <Name>VITIS_LOOP_75_3</Name>
                        <Slack>5.84</Slack>
                        <TripCount>24</TripCount>
                        <Latency>27</Latency>
                        <AbsoluteTimeLatency>0.216 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_75_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>830</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>284</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15s_18s_33_1_1_U20" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U21" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15s_18s_33_1_1_U22" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U23" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U24" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U25" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U26" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U27" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15s_18s_33_1_1_U28" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U29" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U30" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U31" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U32" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U33" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U34" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U35" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_761_p2" SOURCE="receiver.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="h_U" SOURCE="" URAM="0" VARIABLE="h"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_84_4</Name>
            <Loops>
                <VITIS_LOOP_84_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.429</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_84_4>
                        <Name>VITIS_LOOP_84_4</Name>
                        <Slack>5.84</Slack>
                        <TripCount>12</TripCount>
                        <Latency>13</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_84_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>309</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>473</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_813_p2" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_827_p2" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_2_fu_841_p2" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_3_fu_855_p2" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_4_fu_869_p2" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_5_fu_883_p2" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_6_fu_897_p2" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_7_fu_911_p2" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_929_p2" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_939_p2" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_2_fu_957_p2" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_3_fu_967_p2" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_4_fu_985_p2" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_5_fu_995_p2" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_6_fu_1013_p2" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_7_fu_1023_p2" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_794_p2" SOURCE="receiver.cpp:84" URAM="0" VARIABLE="add_ln84"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_95_5</Name>
            <Loops>
                <VITIS_LOOP_95_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_95_5>
                        <Name>VITIS_LOOP_95_5</Name>
                        <Slack>5.84</Slack>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>56.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_95_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>306</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>470</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_805_p2" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_811_p2" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_2_fu_817_p2" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_3_fu_823_p2" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_4_fu_829_p2" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_5_fu_835_p2" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_6_fu_841_p2" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_7_fu_847_p2" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_853_p2" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_859_p2" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_2_fu_865_p2" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_3_fu_871_p2" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_4_fu_877_p2" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_5_fu_883_p2" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_6_fu_889_p2" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_7_fu_895_p2" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_794_p2" SOURCE="receiver.cpp:95" URAM="0" VARIABLE="add_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_102_6</Name>
            <Loops>
                <VITIS_LOOP_102_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.506</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.216 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.216 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.216 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_102_6>
                        <Name>VITIS_LOOP_102_6</Name>
                        <Slack>5.84</Slack>
                        <TripCount>24</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_102_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>94</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>264</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="add" PRAGMA="" RTLNAME="filt_3_I_d0" SOURCE="receiver.cpp:103" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="add" PRAGMA="" RTLNAME="filt_3_Q_d0" SOURCE="receiver.cpp:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_356_p2" SOURCE="receiver.cpp:102" URAM="0" VARIABLE="add_ln102"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_108_7</Name>
            <Loops>
                <VITIS_LOOP_108_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_108_7>
                        <Name>VITIS_LOOP_108_7</Name>
                        <Slack>5.84</Slack>
                        <TripCount>12</TripCount>
                        <Latency>13</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_108_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>54</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>119</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_173_p2" SOURCE="receiver.cpp:109" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_179_p2" SOURCE="receiver.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_162_p2" SOURCE="receiver.cpp:108" URAM="0" VARIABLE="add_ln108"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_114_8</Name>
            <Loops>
                <VITIS_LOOP_114_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_114_8>
                        <Name>VITIS_LOOP_114_8</Name>
                        <Slack>5.84</Slack>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>56.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_114_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>118</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_173_p2" SOURCE="receiver.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_179_p2" SOURCE="receiver.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_162_p2" SOURCE="receiver.cpp:114" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_120_9</Name>
            <Loops>
                <VITIS_LOOP_120_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_120_9>
                        <Name>VITIS_LOOP_120_9</Name>
                        <Slack>5.84</Slack>
                        <TripCount>3</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>32.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_120_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>157</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>131</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_9" OPTYPE="add" PRAGMA="" RTLNAME="filt_6_I_1_4_fu_239_p2" SOURCE="receiver.cpp:121" URAM="0" VARIABLE="filt_6_I_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_9" OPTYPE="add" PRAGMA="" RTLNAME="filt_6_Q_1_4_fu_255_p2" SOURCE="receiver.cpp:122" URAM="0" VARIABLE="filt_6_Q_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_228_p2" SOURCE="receiver.cpp:120" URAM="0" VARIABLE="add_ln120"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_132_10</Name>
            <Loops>
                <VITIS_LOOP_132_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>238</Best-caseLatency>
                    <Average-caseLatency>238</Average-caseLatency>
                    <Worst-caseLatency>238</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.904 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.904 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.904 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>238</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_132_10>
                        <Name>VITIS_LOOP_132_10</Name>
                        <Slack>5.84</Slack>
                        <TripCount>234</TripCount>
                        <Latency>236</Latency>
                        <AbsoluteTimeLatency>1.888 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_132_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2181</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_1368_p2" SOURCE="receiver.cpp:134" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_1374_p2" SOURCE="receiver.cpp:134" URAM="0" VARIABLE="add_ln134_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_149_11</Name>
            <Loops>
                <VITIS_LOOP_149_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.593</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>145</Best-caseLatency>
                    <Average-caseLatency>145</Average-caseLatency>
                    <Worst-caseLatency>145</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>145</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_149_11>
                        <Name>VITIS_LOOP_149_11</Name>
                        <Slack>5.84</Slack>
                        <TripCount>140</TripCount>
                        <Latency>143</Latency>
                        <AbsoluteTimeLatency>1.144 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_149_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>4415</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>3483</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_2199_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U270" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_1_fu_2220_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_2_fu_2241_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_3_fu_2262_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_2283_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_4_fu_2313_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_1_fu_2334_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_5_fu_2364_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_2_fu_2385_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_6_fu_2415_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_3_fu_2436_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_7_fu_2466_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_4_fu_2487_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_8_fu_2509_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_5_fu_2530_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_9_fu_2552_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_6_fu_2573_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_10_fu_2595_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_7_fu_2616_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_11_fu_2638_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_8_fu_2659_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_12_fu_2681_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_9_fu_2702_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_13_fu_2724_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_10_fu_2745_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_14_fu_2767_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_11_fu_2788_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_15_fu_2810_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U271" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U272" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U273" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U274" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U275" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U276" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U277" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U278" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U279" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U280" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U281" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U282" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U283" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U284" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U285" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U254" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U255" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U256" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U257" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U258" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U259" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U260" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U261" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U262" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U263" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U264" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U265" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U266" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U267" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U268" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U269" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_12_fu_2831_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_12"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="preamble_upsampled_U" SOURCE="" URAM="0" VARIABLE="preamble_upsampled"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_161_12</Name>
            <Loops>
                <VITIS_LOOP_161_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>38</Average-caseLatency>
                    <Worst-caseLatency>38</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.304 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.304 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.304 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_161_12>
                        <Name>VITIS_LOOP_161_12</Name>
                        <Slack>5.84</Slack>
                        <TripCount>35</TripCount>
                        <Latency>36</Latency>
                        <AbsoluteTimeLatency>0.288 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_161_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1181</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1686</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_2845_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_1_fu_2851_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_2_fu_2857_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_3_fu_2863_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_4_fu_2869_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_5_fu_2875_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_6_fu_2881_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_7_fu_2887_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_8_fu_2893_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_9_fu_2899_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_10_fu_2905_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_11_fu_2911_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_12_fu_2917_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_13_fu_2923_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_14_fu_2929_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_15_fu_2935_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_16_fu_2941_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_17_fu_2947_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_18_fu_2953_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_19_fu_2959_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_20_fu_2965_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_21_fu_2971_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_22_fu_2977_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_23_fu_2983_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_24_fu_2989_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_25_fu_2995_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_26_fu_3001_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_27_fu_3007_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_28_fu_3013_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_29_fu_3019_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_30_fu_3025_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_31_fu_3031_p2" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_3037_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_1_fu_3043_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_2_fu_3049_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_3_fu_3055_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_4_fu_3061_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_5_fu_3067_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_6_fu_3073_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_7_fu_3079_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_8_fu_3085_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_9_fu_3091_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_10_fu_3097_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_11_fu_3103_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_12_fu_3109_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_13_fu_3115_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_14_fu_3121_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_15_fu_3127_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_16_fu_3133_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_17_fu_3139_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_18_fu_3145_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_19_fu_3151_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_20_fu_3157_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_21_fu_3163_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_22_fu_3169_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_23_fu_3175_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_24_fu_3181_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_25_fu_3187_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_26_fu_3193_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_27_fu_3199_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_28_fu_3205_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_29_fu_3211_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_30_fu_3217_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_31_fu_3223_p2" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_2834_p2" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="add_ln161"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_171_13</Name>
            <Loops>
                <VITIS_LOOP_171_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.168 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.168 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_171_13>
                        <Name>VITIS_LOOP_171_13</Name>
                        <Slack>5.84</Slack>
                        <TripCount>17</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.152 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_171_13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1245</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1743</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_2937_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_1_fu_2951_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_2_fu_2965_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_3_fu_2979_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_4_fu_2993_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_5_fu_3007_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_6_fu_3021_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_7_fu_3035_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_8_fu_3049_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_9_fu_3063_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_10_fu_3077_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_11_fu_3091_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_12_fu_3105_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_13_fu_3119_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_14_fu_3133_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_15_fu_3147_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_3161_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_1_fu_3175_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_2_fu_3189_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_3_fu_3203_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_4_fu_3217_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_5_fu_3231_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_6_fu_3245_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_7_fu_3259_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_8_fu_3273_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_9_fu_3287_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_10_fu_3301_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_11_fu_3315_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_12_fu_3329_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_13_fu_3343_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_14_fu_3357_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_15_fu_3371_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_16_fu_3385_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_17_fu_3399_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_18_fu_3413_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_19_fu_3427_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_20_fu_3441_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_21_fu_3455_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_22_fu_3469_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_23_fu_3483_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_24_fu_3497_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_25_fu_3511_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_26_fu_3525_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_27_fu_3539_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_28_fu_3553_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_29_fu_3567_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_30_fu_3581_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_31_fu_3595_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_16_fu_3609_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_17_fu_3623_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_18_fu_3637_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_19_fu_3651_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_20_fu_3665_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_21_fu_3679_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_22_fu_3693_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_23_fu_3707_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_24_fu_3721_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_25_fu_3735_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_26_fu_3749_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_27_fu_3763_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_28_fu_3777_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_29_fu_3791_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_30_fu_3805_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_31_fu_3819_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_2918_p2" SOURCE="receiver.cpp:171" URAM="0" VARIABLE="add_ln171"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_181_14</Name>
            <Loops>
                <VITIS_LOOP_181_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.666</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>38</Average-caseLatency>
                    <Worst-caseLatency>38</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.304 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.304 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.304 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_181_14>
                        <Name>VITIS_LOOP_181_14</Name>
                        <Slack>5.84</Slack>
                        <TripCount>35</TripCount>
                        <Latency>36</Latency>
                        <AbsoluteTimeLatency>0.288 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_181_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1405</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_1387_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_1_fu_1415_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_2_fu_1443_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_3_fu_1471_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_4_fu_1499_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_5_fu_1527_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_6_fu_1555_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_7_fu_1583_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_1611_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_1_fu_1639_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_2_fu_1667_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_3_fu_1695_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_4_fu_1723_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_5_fu_1751_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_6_fu_1779_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_7_fu_1807_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_1354_p2" SOURCE="receiver.cpp:181" URAM="0" VARIABLE="add_ln181"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_191_15</Name>
            <Loops>
                <VITIS_LOOP_191_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.696</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.168 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.168 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_191_15>
                        <Name>VITIS_LOOP_191_15</Name>
                        <Slack>5.84</Slack>
                        <TripCount>17</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.152 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_191_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>459</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>625</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_821_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_1_fu_835_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_2_fu_849_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_3_fu_863_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_877_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_1_fu_891_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_2_fu_905_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_3_fu_919_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_4_fu_933_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_5_fu_947_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_6_fu_961_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_7_fu_975_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_4_fu_989_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_5_fu_1003_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_6_fu_1017_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_7_fu_1031_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_802_p2" SOURCE="receiver.cpp:191" URAM="0" VARIABLE="add_ln191"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_201_16</Name>
            <Loops>
                <VITIS_LOOP_201_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.726</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.168 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.168 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_201_16>
                        <Name>VITIS_LOOP_201_16</Name>
                        <Slack>5.84</Slack>
                        <TripCount>17</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.152 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_201_16>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>250</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>356</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_467_p2" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_1_fu_481_p2" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_495_p2" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_1_fu_509_p2" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_2_fu_523_p2" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_3_fu_537_p2" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_2_fu_551_p2" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_3_fu_565_p2" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_448_p2" SOURCE="receiver.cpp:201" URAM="0" VARIABLE="add_ln201"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_211_17</Name>
            <Loops>
                <VITIS_LOOP_211_17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.755</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.168 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.168 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_211_17>
                        <Name>VITIS_LOOP_211_17</Name>
                        <Slack>5.84</Slack>
                        <TripCount>17</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.152 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_211_17>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>141</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>217</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_fu_279_p2" SOURCE="receiver.cpp:213" URAM="0" VARIABLE="add_ln213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_293_p2" SOURCE="receiver.cpp:214" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_1_fu_307_p2" SOURCE="receiver.cpp:213" URAM="0" VARIABLE="add_ln213_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_1_fu_321_p2" SOURCE="receiver.cpp:214" URAM="0" VARIABLE="add_ln214_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_fu_260_p2" SOURCE="receiver.cpp:211" URAM="0" VARIABLE="add_ln211"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_219_18</Name>
            <Loops>
                <VITIS_LOOP_219_18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.785</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_219_18>
                        <Name>VITIS_LOOP_219_18</Name>
                        <Slack>5.84</Slack>
                        <TripCount>17</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.144 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_219_18>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>140</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_175_p2" SOURCE="receiver.cpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_189_p2" SOURCE="receiver.cpp:221" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_156_p2" SOURCE="receiver.cpp:219" URAM="0" VARIABLE="add_ln219"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_228_19</Name>
            <Loops>
                <VITIS_LOOP_228_19/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>88.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>88.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>88.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_228_19>
                        <Name>VITIS_LOOP_228_19</Name>
                        <Slack>5.84</Slack>
                        <TripCount>8</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>72.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_228_19>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>78</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>131</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_189_p2" SOURCE="receiver.cpp:229" URAM="0" VARIABLE="add_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_203_p2" SOURCE="receiver.cpp:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln228_fu_170_p2" SOURCE="receiver.cpp:228" URAM="0" VARIABLE="add_ln228"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_237_20</Name>
            <Loops>
                <VITIS_LOOP_237_20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.844</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>56.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>56.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_237_20>
                        <Name>VITIS_LOOP_237_20</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_237_20>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>254</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_fu_289_p2" SOURCE="receiver.cpp:238" URAM="0" VARIABLE="add_ln238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_fu_328_p2" SOURCE="receiver.cpp:239" URAM="0" VARIABLE="add_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_fu_270_p2" SOURCE="receiver.cpp:237" URAM="0" VARIABLE="add_ln237"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_244_21</Name>
            <Loops>
                <VITIS_LOOP_244_21/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.573</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_244_21>
                        <Name>VITIS_LOOP_244_21</Name>
                        <Slack>5.84</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>16.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_244_21>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>151</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>343</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_21" OPTYPE="add" PRAGMA="" RTLNAME="arr_10_I_0_fu_226_p2" SOURCE="receiver.cpp:245" URAM="0" VARIABLE="arr_10_I_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_21" OPTYPE="add" PRAGMA="" RTLNAME="arr_10_Q_0_fu_264_p2" SOURCE="receiver.cpp:246" URAM="0" VARIABLE="arr_10_Q_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_278_p2" SOURCE="receiver.cpp:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_264_22</Name>
            <Loops>
                <VITIS_LOOP_264_22/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.745</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>119</Best-caseLatency>
                    <Average-caseLatency>119</Average-caseLatency>
                    <Worst-caseLatency>119</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.952 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.952 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.952 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>119</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_264_22>
                        <Name>VITIS_LOOP_264_22</Name>
                        <Slack>5.84</Slack>
                        <TripCount>28</TripCount>
                        <Latency>117</Latency>
                        <AbsoluteTimeLatency>0.936 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_264_22>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>3367</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>373</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U790" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U806" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U806" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U807" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U791" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U807" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_544_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_1_fu_556_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_2_fu_567_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_3_fu_596_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_4_fu_607_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_5_fu_643_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_6_fu_654_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U792" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U808" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U794" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U810" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U795" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U811" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U798" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U814" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U799" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U815" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U802" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U818" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U809" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U809" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U793" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U808" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U812" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U812" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U796" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U810" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U813" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U813" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U797" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U811" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U816" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U816" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U800" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U814" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U817" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U817" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U801" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U815" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U819" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U819" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U803" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U818" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U804" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U820" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U820" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U821" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U805" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U821" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_fu_701_p2" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_7_fu_706_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>758</Best-caseLatency>
                    <Average-caseLatency>818</Average-caseLatency>
                    <Worst-caseLatency>877</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.064 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.016 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>759 ~ 878</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>260</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>92</UTIL_BRAM>
                    <DSP>86</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>39</UTIL_DSP>
                    <FF>28788</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>27</UTIL_FF>
                    <LUT>35645</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>67</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_1_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_2_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_3_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_4_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_5_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_6_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_7_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_1_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_2_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_3_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_4_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_5_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_6_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_7_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_1_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_2_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_3_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_4_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_5_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_6_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_7_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_1_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_2_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_3_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_4_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_5_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_6_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_7_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_1_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_2_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_3_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_4_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_5_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_6_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_7_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_1_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_2_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_3_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_4_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_5_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_6_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_7_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_3_I_U" SOURCE="receiver.cpp:100" URAM="0" VARIABLE="filt_3_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_3_Q_U" SOURCE="receiver.cpp:101" URAM="0" VARIABLE="filt_3_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_4_I_U" SOURCE="receiver.cpp:106" URAM="0" VARIABLE="filt_4_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_4_Q_U" SOURCE="receiver.cpp:107" URAM="0" VARIABLE="filt_4_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_5_I_U" SOURCE="receiver.cpp:112" URAM="0" VARIABLE="filt_5_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_5_Q_U" SOURCE="receiver.cpp:113" URAM="0" VARIABLE="filt_5_Q"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_1_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_2_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_3_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_4_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_5_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_6_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_7_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_8_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_9_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_10_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_11_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_12_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_13_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_14_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_15_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_1_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_2_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_3_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_4_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_5_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_6_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_7_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_8_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_9_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_10_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_11_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_12_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_13_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_14_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_15_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_1_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_2_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_3_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_4_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_5_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_6_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_7_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_8_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_9_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_10_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_11_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_12_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_13_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_14_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_15_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_16_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_17_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_18_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_19_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_20_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_21_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_22_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_23_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_24_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_25_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_26_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_27_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_28_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_29_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_30_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_31_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_1_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_2_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_3_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_4_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_5_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_6_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_7_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_8_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_9_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_10_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_11_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_12_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_13_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_14_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_15_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_16_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_17_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_18_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_19_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_20_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_21_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_22_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_23_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_24_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_25_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_26_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_27_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_28_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_29_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_30_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_31_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_1_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_2_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_3_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_4_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_5_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_6_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_7_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_8_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_9_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_10_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_11_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_12_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_13_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_14_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_15_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_16_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_17_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_18_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_19_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_20_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_21_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_22_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_23_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_24_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_25_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_26_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_27_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_28_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_29_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_30_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_31_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_1_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_2_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_3_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_4_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_5_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_6_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_7_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_8_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_9_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_10_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_11_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_12_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_13_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_14_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_15_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_16_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_17_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_18_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_19_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_20_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_21_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_22_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_23_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_24_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_25_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_26_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_27_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_28_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_29_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_30_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_31_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_1_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_2_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_3_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_4_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_5_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_6_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_7_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_1_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_2_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_3_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_4_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_5_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_6_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_7_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_1_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_2_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_3_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_4_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_5_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_6_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_7_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_1_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_2_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_3_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_4_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_5_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_6_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_7_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_5_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_1_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_5_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_2_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_5_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_3_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_5_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_5_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_1_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_5_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_2_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_5_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_3_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_5_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_6_I_U" SOURCE="receiver.cpp:206" URAM="0" VARIABLE="arr_6_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_6_I_1_U" SOURCE="receiver.cpp:206" URAM="0" VARIABLE="arr_6_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_6_Q_U" SOURCE="receiver.cpp:207" URAM="0" VARIABLE="arr_6_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_6_Q_1_U" SOURCE="receiver.cpp:207" URAM="0" VARIABLE="arr_6_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_7_I_U" SOURCE="receiver.cpp:216" URAM="0" VARIABLE="arr_7_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_7_Q_U" SOURCE="receiver.cpp:217" URAM="0" VARIABLE="arr_7_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_8_I_U" SOURCE="receiver.cpp:225" URAM="0" VARIABLE="arr_8_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_8_Q_U" SOURCE="receiver.cpp:226" URAM="0" VARIABLE="arr_8_Q"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_34_1_1_U849" SOURCE="receiver.cpp:44" URAM="0" VARIABLE="mul_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_34_1_1_U850" SOURCE="receiver.cpp:45" URAM="0" VARIABLE="mul_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_3417_p2" SOURCE="receiver.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_3499_p2" SOURCE="receiver.cpp:89" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_3509_p2" SOURCE="receiver.cpp:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_3561_p2" SOURCE="receiver.cpp:223" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_3571_p2" SOURCE="receiver.cpp:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_3580_p2" SOURCE="receiver.cpp:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_3589_p2" SOURCE="receiver.cpp:233" URAM="0" VARIABLE="add_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="corr_accum_I_fu_3639_p2" SOURCE="receiver.cpp:249" URAM="0" VARIABLE="corr_accum_I"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="corr_accum_Q_fu_3645_p2" SOURCE="receiver.cpp:250" URAM="0" VARIABLE="corr_accum_Q"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_3_1_U847" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="mul_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_3_1_U848" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="mul_ln257_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_3667_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln257_fu_3707_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="sub_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_1_fu_3721_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="add_ln257_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln257_3_fu_3742_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="sub_ln257_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_2_fu_3757_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="add_ln257_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln257_1_fu_3762_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="sub_ln257_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_3_fu_3859_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="add_ln257_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cos_coefficients_table_U" SOURCE="" URAM="0" VARIABLE="cos_coefficients_table"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sin_coefficients_table_U" SOURCE="" URAM="0" VARIABLE="sin_coefficients_table"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_11_U" SOURCE="" URAM="0" VARIABLE="samples_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_11_U" SOURCE="" URAM="0" VARIABLE="samples_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_7_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_6_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_5_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_4_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_3_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_2_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_1_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_0_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_7_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_6_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_5_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_4_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_3_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_2_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_1_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_0_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_1_U" SOURCE="" URAM="0" VARIABLE="matched_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_2_U" SOURCE="" URAM="0" VARIABLE="matched_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_3_U" SOURCE="" URAM="0" VARIABLE="matched_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_4_U" SOURCE="" URAM="0" VARIABLE="matched_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_5_U" SOURCE="" URAM="0" VARIABLE="matched_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_6_U" SOURCE="" URAM="0" VARIABLE="matched_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_7_U" SOURCE="" URAM="0" VARIABLE="matched_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_8_U" SOURCE="" URAM="0" VARIABLE="matched_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_9_U" SOURCE="" URAM="0" VARIABLE="matched_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_10_U" SOURCE="" URAM="0" VARIABLE="matched_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_11_U" SOURCE="" URAM="0" VARIABLE="matched_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_0_U" SOURCE="" URAM="0" VARIABLE="matched_I_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_11_U" SOURCE="" URAM="0" VARIABLE="matched_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_1_U" SOURCE="" URAM="0" VARIABLE="matched_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_0_U" SOURCE="" URAM="0" VARIABLE="matched_Q_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_2_U" SOURCE="" URAM="0" VARIABLE="matched_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_3_U" SOURCE="" URAM="0" VARIABLE="matched_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_4_U" SOURCE="" URAM="0" VARIABLE="matched_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_5_U" SOURCE="" URAM="0" VARIABLE="matched_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_6_U" SOURCE="" URAM="0" VARIABLE="matched_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_7_U" SOURCE="" URAM="0" VARIABLE="matched_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_8_U" SOURCE="" URAM="0" VARIABLE="matched_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_9_U" SOURCE="" URAM="0" VARIABLE="matched_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_10_U" SOURCE="" URAM="0" VARIABLE="matched_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_12_U" SOURCE="" URAM="0" VARIABLE="matched_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_13_U" SOURCE="" URAM="0" VARIABLE="matched_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_14_U" SOURCE="" URAM="0" VARIABLE="matched_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_15_U" SOURCE="" URAM="0" VARIABLE="matched_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_16_U" SOURCE="" URAM="0" VARIABLE="matched_I_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_17_U" SOURCE="" URAM="0" VARIABLE="matched_I_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_18_U" SOURCE="" URAM="0" VARIABLE="matched_I_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_19_U" SOURCE="" URAM="0" VARIABLE="matched_I_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_20_U" SOURCE="" URAM="0" VARIABLE="matched_I_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_21_U" SOURCE="" URAM="0" VARIABLE="matched_I_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_22_U" SOURCE="" URAM="0" VARIABLE="matched_I_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_23_U" SOURCE="" URAM="0" VARIABLE="matched_I_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_24_U" SOURCE="" URAM="0" VARIABLE="matched_I_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_25_U" SOURCE="" URAM="0" VARIABLE="matched_I_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_26_U" SOURCE="" URAM="0" VARIABLE="matched_I_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_27_U" SOURCE="" URAM="0" VARIABLE="matched_I_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_28_U" SOURCE="" URAM="0" VARIABLE="matched_I_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_29_U" SOURCE="" URAM="0" VARIABLE="matched_I_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_30_U" SOURCE="" URAM="0" VARIABLE="matched_I_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_31_U" SOURCE="" URAM="0" VARIABLE="matched_I_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_12_U" SOURCE="" URAM="0" VARIABLE="matched_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_13_U" SOURCE="" URAM="0" VARIABLE="matched_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_14_U" SOURCE="" URAM="0" VARIABLE="matched_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_15_U" SOURCE="" URAM="0" VARIABLE="matched_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_16_U" SOURCE="" URAM="0" VARIABLE="matched_Q_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_17_U" SOURCE="" URAM="0" VARIABLE="matched_Q_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_18_U" SOURCE="" URAM="0" VARIABLE="matched_Q_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_19_U" SOURCE="" URAM="0" VARIABLE="matched_Q_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_20_U" SOURCE="" URAM="0" VARIABLE="matched_Q_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_21_U" SOURCE="" URAM="0" VARIABLE="matched_Q_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_22_U" SOURCE="" URAM="0" VARIABLE="matched_Q_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_23_U" SOURCE="" URAM="0" VARIABLE="matched_Q_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_24_U" SOURCE="" URAM="0" VARIABLE="matched_Q_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_25_U" SOURCE="" URAM="0" VARIABLE="matched_Q_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_26_U" SOURCE="" URAM="0" VARIABLE="matched_Q_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_27_U" SOURCE="" URAM="0" VARIABLE="matched_Q_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_28_U" SOURCE="" URAM="0" VARIABLE="matched_Q_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_29_U" SOURCE="" URAM="0" VARIABLE="matched_Q_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_30_U" SOURCE="" URAM="0" VARIABLE="matched_Q_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_31_U" SOURCE="" URAM="0" VARIABLE="matched_Q_31"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="result_I" index="0" direction="out" srcType="ap_fixed&lt;24, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="result_I_0_address0" name="result_I_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_0_ce0" name="result_I_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_0_we0" name="result_I_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_0_d0" name="result_I_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_1_address0" name="result_I_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_1_ce0" name="result_I_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_1_we0" name="result_I_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_1_d0" name="result_I_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_2_address0" name="result_I_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_2_ce0" name="result_I_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_2_we0" name="result_I_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_2_d0" name="result_I_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_3_address0" name="result_I_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_3_ce0" name="result_I_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_3_we0" name="result_I_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_3_d0" name="result_I_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_4_address0" name="result_I_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_4_ce0" name="result_I_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_4_we0" name="result_I_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_4_d0" name="result_I_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_5_address0" name="result_I_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_5_ce0" name="result_I_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_5_we0" name="result_I_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_5_d0" name="result_I_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_6_address0" name="result_I_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_6_ce0" name="result_I_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_6_we0" name="result_I_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_6_d0" name="result_I_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_7_address0" name="result_I_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_7_ce0" name="result_I_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_7_we0" name="result_I_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_7_d0" name="result_I_7_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="result_Q" index="1" direction="out" srcType="ap_fixed&lt;24, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="result_Q_0_address0" name="result_Q_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_0_ce0" name="result_Q_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_0_we0" name="result_Q_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_0_d0" name="result_Q_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_1_address0" name="result_Q_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_1_ce0" name="result_Q_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_1_we0" name="result_Q_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_1_d0" name="result_Q_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_2_address0" name="result_Q_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_2_ce0" name="result_Q_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_2_we0" name="result_Q_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_2_d0" name="result_Q_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_3_address0" name="result_Q_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_3_ce0" name="result_Q_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_3_we0" name="result_Q_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_3_d0" name="result_Q_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_4_address0" name="result_Q_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_4_ce0" name="result_Q_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_4_we0" name="result_Q_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_4_d0" name="result_Q_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_5_address0" name="result_Q_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_5_ce0" name="result_Q_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_5_we0" name="result_Q_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_5_d0" name="result_Q_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_6_address0" name="result_Q_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_6_ce0" name="result_Q_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_6_we0" name="result_Q_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_6_d0" name="result_Q_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_7_address0" name="result_Q_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_7_ce0" name="result_Q_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_7_we0" name="result_Q_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_7_d0" name="result_Q_7_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="new_sample" index="2" direction="in" srcType="ap_fixed&lt;18, 2, AP_TRN, AP_WRAP, 0&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="new_sample" name="new_sample" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="result_I_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="new_sample" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="18">
            <portMaps>
                <portMap portMapName="new_sample">DATA</portMap>
            </portMaps>
            <ports>
                <port>new_sample</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="new_sample"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="result_I_0_address0">out, 1</column>
                    <column name="result_I_0_d0">out, 24</column>
                    <column name="result_I_1_address0">out, 1</column>
                    <column name="result_I_1_d0">out, 24</column>
                    <column name="result_I_2_address0">out, 1</column>
                    <column name="result_I_2_d0">out, 24</column>
                    <column name="result_I_3_address0">out, 1</column>
                    <column name="result_I_3_d0">out, 24</column>
                    <column name="result_I_4_address0">out, 1</column>
                    <column name="result_I_4_d0">out, 24</column>
                    <column name="result_I_5_address0">out, 1</column>
                    <column name="result_I_5_d0">out, 24</column>
                    <column name="result_I_6_address0">out, 1</column>
                    <column name="result_I_6_d0">out, 24</column>
                    <column name="result_I_7_address0">out, 1</column>
                    <column name="result_I_7_d0">out, 24</column>
                    <column name="result_Q_0_address0">out, 1</column>
                    <column name="result_Q_0_d0">out, 24</column>
                    <column name="result_Q_1_address0">out, 1</column>
                    <column name="result_Q_1_d0">out, 24</column>
                    <column name="result_Q_2_address0">out, 1</column>
                    <column name="result_Q_2_d0">out, 24</column>
                    <column name="result_Q_3_address0">out, 1</column>
                    <column name="result_Q_3_d0">out, 24</column>
                    <column name="result_Q_4_address0">out, 1</column>
                    <column name="result_Q_4_d0">out, 24</column>
                    <column name="result_Q_5_address0">out, 1</column>
                    <column name="result_Q_5_d0">out, 24</column>
                    <column name="result_Q_6_address0">out, 1</column>
                    <column name="result_Q_6_d0">out, 24</column>
                    <column name="result_Q_7_address0">out, 1</column>
                    <column name="result_Q_7_d0">out, 24</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ap_return">, out, 32</column>
                    <column name="new_sample">ap_none, in, 18</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="result_I">out, ap_fixed&lt;24 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="result_Q">out, ap_fixed&lt;24 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="new_sample">in, ap_fixed&lt;18 2 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="result_I">result_I_0_address0, port, offset</column>
                    <column name="result_I">result_I_0_ce0, port, </column>
                    <column name="result_I">result_I_0_we0, port, </column>
                    <column name="result_I">result_I_0_d0, port, </column>
                    <column name="result_I">result_I_1_address0, port, offset</column>
                    <column name="result_I">result_I_1_ce0, port, </column>
                    <column name="result_I">result_I_1_we0, port, </column>
                    <column name="result_I">result_I_1_d0, port, </column>
                    <column name="result_I">result_I_2_address0, port, offset</column>
                    <column name="result_I">result_I_2_ce0, port, </column>
                    <column name="result_I">result_I_2_we0, port, </column>
                    <column name="result_I">result_I_2_d0, port, </column>
                    <column name="result_I">result_I_3_address0, port, offset</column>
                    <column name="result_I">result_I_3_ce0, port, </column>
                    <column name="result_I">result_I_3_we0, port, </column>
                    <column name="result_I">result_I_3_d0, port, </column>
                    <column name="result_I">result_I_4_address0, port, offset</column>
                    <column name="result_I">result_I_4_ce0, port, </column>
                    <column name="result_I">result_I_4_we0, port, </column>
                    <column name="result_I">result_I_4_d0, port, </column>
                    <column name="result_I">result_I_5_address0, port, offset</column>
                    <column name="result_I">result_I_5_ce0, port, </column>
                    <column name="result_I">result_I_5_we0, port, </column>
                    <column name="result_I">result_I_5_d0, port, </column>
                    <column name="result_I">result_I_6_address0, port, offset</column>
                    <column name="result_I">result_I_6_ce0, port, </column>
                    <column name="result_I">result_I_6_we0, port, </column>
                    <column name="result_I">result_I_6_d0, port, </column>
                    <column name="result_I">result_I_7_address0, port, offset</column>
                    <column name="result_I">result_I_7_ce0, port, </column>
                    <column name="result_I">result_I_7_we0, port, </column>
                    <column name="result_I">result_I_7_d0, port, </column>
                    <column name="result_Q">result_Q_0_address0, port, offset</column>
                    <column name="result_Q">result_Q_0_ce0, port, </column>
                    <column name="result_Q">result_Q_0_we0, port, </column>
                    <column name="result_Q">result_Q_0_d0, port, </column>
                    <column name="result_Q">result_Q_1_address0, port, offset</column>
                    <column name="result_Q">result_Q_1_ce0, port, </column>
                    <column name="result_Q">result_Q_1_we0, port, </column>
                    <column name="result_Q">result_Q_1_d0, port, </column>
                    <column name="result_Q">result_Q_2_address0, port, offset</column>
                    <column name="result_Q">result_Q_2_ce0, port, </column>
                    <column name="result_Q">result_Q_2_we0, port, </column>
                    <column name="result_Q">result_Q_2_d0, port, </column>
                    <column name="result_Q">result_Q_3_address0, port, offset</column>
                    <column name="result_Q">result_Q_3_ce0, port, </column>
                    <column name="result_Q">result_Q_3_we0, port, </column>
                    <column name="result_Q">result_Q_3_d0, port, </column>
                    <column name="result_Q">result_Q_4_address0, port, offset</column>
                    <column name="result_Q">result_Q_4_ce0, port, </column>
                    <column name="result_Q">result_Q_4_we0, port, </column>
                    <column name="result_Q">result_Q_4_d0, port, </column>
                    <column name="result_Q">result_Q_5_address0, port, offset</column>
                    <column name="result_Q">result_Q_5_ce0, port, </column>
                    <column name="result_Q">result_Q_5_we0, port, </column>
                    <column name="result_Q">result_Q_5_d0, port, </column>
                    <column name="result_Q">result_Q_6_address0, port, offset</column>
                    <column name="result_Q">result_Q_6_ce0, port, </column>
                    <column name="result_Q">result_Q_6_we0, port, </column>
                    <column name="result_Q">result_Q_6_d0, port, </column>
                    <column name="result_Q">result_Q_7_address0, port, offset</column>
                    <column name="result_Q">result_Q_7_ce0, port, </column>
                    <column name="result_Q">result_Q_7_we0, port, </column>
                    <column name="result_Q">result_Q_7_d0, port, </column>
                    <column name="new_sample">new_sample, port, </column>
                    <column name="return">ap_return, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="receiver.cpp:31" status="valid" parentFunction="receiver" variable="samples_I" isDirective="0" options="variable=samples_I type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:32" status="valid" parentFunction="receiver" variable="samples_Q" isDirective="0" options="variable=samples_Q type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:33" status="valid" parentFunction="receiver" variable="matched_I" isDirective="0" options="variable=matched_I type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:34" status="valid" parentFunction="receiver" variable="matched_Q" isDirective="0" options="variable=matched_Q type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:35" status="valid" parentFunction="receiver" variable="delay_line_I" isDirective="0" options="variable=delay_line_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:36" status="valid" parentFunction="receiver" variable="delay_line_Q" isDirective="0" options="variable=delay_line_Q type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:37" status="valid" parentFunction="receiver" variable="result_I" isDirective="0" options="variable=result_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:38" status="valid" parentFunction="receiver" variable="result_Q" isDirective="0" options="variable=result_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:53" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="unroll" location="receiver.cpp:64" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:73" status="valid" parentFunction="receiver" variable="filt_I" isDirective="0" options="variable=filt_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:74" status="valid" parentFunction="receiver" variable="filt_Q" isDirective="0" options="variable=filt_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:76" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:82" status="valid" parentFunction="receiver" variable="filt_1_I" isDirective="0" options="variable=filt_1_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:83" status="valid" parentFunction="receiver" variable="filt_1_Q" isDirective="0" options="variable=filt_1_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:85" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:93" status="valid" parentFunction="receiver" variable="filt_2_I" isDirective="0" options="variable=filt_2_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:94" status="valid" parentFunction="receiver" variable="filt_2_Q" isDirective="0" options="variable=filt_2_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:96" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:133" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:147" status="valid" parentFunction="receiver" variable="arr_I" isDirective="0" options="variable=arr_I type=cyclic factor=16"/>
        <Pragma type="array_partition" location="receiver.cpp:148" status="valid" parentFunction="receiver" variable="arr_Q" isDirective="0" options="variable=arr_Q type=cyclic factor=16"/>
        <Pragma type="unroll" location="receiver.cpp:150" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="array_partition" location="receiver.cpp:158" status="valid" parentFunction="receiver" variable="arr_1_I" isDirective="0" options="variable=arr_1_I type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:159" status="valid" parentFunction="receiver" variable="arr_1_Q" isDirective="0" options="variable=arr_1_Q type=cyclic factor=32"/>
        <Pragma type="unroll" location="receiver.cpp:162" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:168" status="valid" parentFunction="receiver" variable="arr_2_I" isDirective="0" options="variable=arr_2_I type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:169" status="valid" parentFunction="receiver" variable="arr_2_Q" isDirective="0" options="variable=arr_2_Q type=cyclic factor=32"/>
        <Pragma type="unroll" location="receiver.cpp:172" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:178" status="valid" parentFunction="receiver" variable="arr_3_I" isDirective="0" options="variable=arr_3_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:179" status="valid" parentFunction="receiver" variable="arr_3_Q" isDirective="0" options="variable=arr_3_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:182" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:188" status="valid" parentFunction="receiver" variable="arr_4_I" isDirective="0" options="variable=arr_4_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:189" status="valid" parentFunction="receiver" variable="arr_4_Q" isDirective="0" options="variable=arr_4_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:192" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:198" status="valid" parentFunction="receiver" variable="arr_5_I" isDirective="0" options="variable=arr_5_I type=cyclic factor=4"/>
        <Pragma type="array_partition" location="receiver.cpp:199" status="valid" parentFunction="receiver" variable="arr_5_Q" isDirective="0" options="variable=arr_5_Q type=cyclic factor=4"/>
        <Pragma type="unroll" location="receiver.cpp:202" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="array_partition" location="receiver.cpp:208" status="valid" parentFunction="receiver" variable="arr_6_I" isDirective="0" options="variable=arr_6_I type=cyclic factor=2"/>
        <Pragma type="array_partition" location="receiver.cpp:209" status="valid" parentFunction="receiver" variable="arr_6_Q" isDirective="0" options="variable=arr_6_Q type=cyclic factor=2"/>
        <Pragma type="unroll" location="receiver.cpp:212" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="receiver.cpp:265" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
    </PragmaReport>
</profile>

