<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759725008674 {padding: 0px;}
div.rbtoc1759725008674 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759725008674 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759725008674'>
<ul class='toc-indentation'>
<li><a href='#Ncore3.6DVETestPlan-1ReviewHistory'>1 Review History</a></li>
<li><a href='#Ncore3.6DVETestPlan-2Introduction'>2 Introduction</a>
<ul class='toc-indentation'>
<li><a href='#Ncore3.6DVETestPlan-DVEsupportsfollowingfeatures:'>DVE supports following features:</a></li>
</ul>
</li>
<li><a href='#Ncore3.6DVETestPlan-3TestbenchDescription'>3 Testbench Description</a>
<ul class='toc-indentation'>
<li><a href='#Ncore3.6DVETestPlan-3.1DVELocationwithinNcore'>3.1 DVE Location within Ncore</a></li>
<li><a href='#Ncore3.6DVETestPlan-3.2ListandDescriptionofTBcomponents:'>3.2 List and Description of TB components:</a>
<ul class='toc-indentation'>
<li><a href='#Ncore3.6DVETestPlan-stimulus/sequences:'>stimulus/sequences:</a>
<ul class='toc-indentation'>
<li><a href='#Ncore3.6DVETestPlan-DVESequence:'>DVE Sequence:</a></li>
</ul>
</li>
<li><a href='#Ncore3.6DVETestPlan-Monitors/Interfaces:'>Monitors/Interfaces:</a></li>
<li><a href='#Ncore3.6DVETestPlan-Scoreboard/Checkers:'>Scoreboard/Checkers:</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#Ncore3.6DVETestPlan-4Features'>4 Features</a>
<ul class='toc-indentation'>
<li><a href='#Ncore3.6DVETestPlan-4.1DVM_v8.4Mapping'>4.1 DVM_v8.4 Mapping</a>
<ul class='toc-indentation'>
<li><a href='#Ncore3.6DVETestPlan-4.1.1Configs'>4.1.1 Configs</a></li>
<li><a href='#Ncore3.6DVETestPlan-4.1.2Stimulus'>4.1.2 Stimulus</a></li>
<li><a href='#Ncore3.6DVETestPlan-4.1.3FunctionalChecks'>4.1.3 Functional Checks</a></li>
<li><a href='#Ncore3.6DVETestPlan-4.1.4FunctionalCoverage'>4.1.4 Functional Coverage</a></li>
</ul>
</li>
<li><a href='#Ncore3.6DVETestPlan-4.2SystemEvents'>4.2 System Events</a>
<ul class='toc-indentation'>
<li><a href='#Ncore3.6DVETestPlan-4.2.1StimulusDescription'>4.2.1 Stimulus Description</a></li>
<li><a href='#Ncore3.6DVETestPlan-4.2.2FunctionalChecks'>4.2.2 Functional Checks</a></li>
<li><a href='#Ncore3.6DVETestPlan-4.2.3FunctionalCoverage'>4.2.3 Functional Coverage</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#Ncore3.6DVETestPlan-5References'>5 References</a></li>
</ul>
</div><h1 id="Ncore3.6DVETestPlan-1ReviewHistory">1 Review History</h1><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="3c55a5be-46ab-4d5d-8d1e-a99dd3c84813" class="confluenceTable"><tbody><tr><th class="confluenceTh"><p>Version</p></th><th class="confluenceTh"><p>Date</p></th><th class="confluenceTh"><p>Attendees</p></th><th class="confluenceTh"><p>Comments</p></th></tr><tr><td class="confluenceTd"><p>3.6.0</p></td><td class="confluenceTd"><p>07/21/2023</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="63a0aab0741248746bf45f87" href="https://arterisip.atlassian.net/wiki/people/63a0aab0741248746bf45f87?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Venkata Vellanki (Deactivated)</a> </p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.6DVETestPlan-2Introduction">2 Introduction</h1><p>DVE is the central block in Concerto System for Distributed Virtual Memory (DVM) transaction and is the point of serialization for all the DVM requests sent to it. DVE generates appropriate protocol snoops to be broadcast to the required snooping agents. DVE also collects all the snoop responses from various snooping agents and forwards the summary result to the requesting agent. </p><h2 id="Ncore3.6DVETestPlan-DVEsupportsfollowingfeatures:">DVE supports following features:</h2><ul><li><p>The DVE is the Point of Serialization for DVM requests.</p></li><li><p>The DVE contains a System Coherency manager engine (SysCo) for obtaining status from initiator agents.</p></li><li><p><strong>The DVE contains Even Broadcaster, to broadcast events generated within the Ncore or received to Ncore to all the active agents.</strong></p></li><li><p>The DVE contains a trace and debug accumulator receive and store trace debug packets.</p></li></ul><p>For more information on DVE block and Ncore system refer to: </p><p>Arch Docs</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs" data-linked-resource-id="59605622" data-linked-resource-version="151" data-linked-resource-type="page">Arch Ncore 3.6 Docs</a> </p><p>DVE MicroArch</p><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/43254072" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/43254072</a>  </p><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification</a> </p><h1 id="Ncore3.6DVETestPlan-3TestbenchDescription">3 Testbench Description </h1><h2 id="Ncore3.6DVETestPlan-3.1DVELocationwithinNcore">3.1 DVE Location within Ncore</h2><span class="confluence-embedded-file-wrapper image-left-wrapper"><img class="confluence-embedded-image confluence-content-image-border image-left" src="https://arterisip.atlassian.net/wiki/download/attachments/225214522/image-20230630-010307.png?api=v2"></span><span class="confluence-embedded-file-wrapper image-left-wrapper"><img class="confluence-embedded-image confluence-content-image-border image-left" src="https://arterisip.atlassian.net/wiki/download/attachments/225214522/dve-env%20(1).png?api=v2"></span><h2 id="Ncore3.6DVETestPlan-3.2ListandDescriptionofTBcomponents:">3.2 List and Description of TB components:</h2><h3 id="Ncore3.6DVETestPlan-stimulus/sequences:">stimulus/sequences:</h3><h4 id="Ncore3.6DVETestPlan-DVESequence:"> DVE Sequence:</h4><ul><li><p>Generates the stimulus for req messages by randomizing the address fields and opcodes, also generate response messages based on snoops requests received by the design.   </p></li></ul><h3 id="Ncore3.6DVETestPlan-Monitors/Interfaces:">Monitors/Interfaces:</h3><ul><li><p>smi system interfaces, and smi monitors from smi_agent_pkg are integrated in the DV testbench.</p></li></ul><h3 id="Ncore3.6DVETestPlan-Scoreboard/Checkers:">Scoreboard/Checkers:</h3><ul><li><p>DVE TB has most of the checks within dve_sb.svh and dve_sb_txn.svh.</p></li><li><p>The dve_sb has three queues that are of dve_sb_txn data type.</p><ul><li><p>m_ott_q : It is a queue of all pending cmd_req/snp_req that are needed to complete.</p></li><li><p>m_sys_q : This queue keeps track of system messages.</p></li><li><p>trace_pkt_q : This queue keeps track of trace information.</p></li></ul></li><li><p>dve_sb_txn is a calss object that keeps trac of all transactions and construct expected transaction packets and send to scoreboard for checks. </p></li></ul><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-content-image-border image-left" width="374" src="https://arterisip.atlassian.net/wiki/download/attachments/225214522/Drawing%20(2).png?api=v2"></span><p /><h1 id="Ncore3.6DVETestPlan-4Features">4 Features</h1><h2 id="Ncore3.6DVETestPlan-4.1DVM_v8.4Mapping">4.1 DVM_v8.4 Mapping</h2><h3 id="Ncore3.6DVETestPlan-4.1.1Configs">4.1.1 Configs</h3><p>Refer to DVE3.4/DVE3.0 Test Plan.</p><h3 id="Ncore3.6DVETestPlan-4.1.2Stimulus">4.1.2 Stimulus</h3><p><strong>CMD Request</strong></p><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="55a4626b-27ca-4e24-9c90-b54e0f3845ab" class="confluenceTable"><colgroup><col style="width: 54.0px;"/><col style="width: 141.0px;"/><col style="width: 97.0px;"/><col style="width: 94.0px;"/><col style="width: 77.0px;"/><col style="width: 58.0px;"/><col style="width: 48.0px;"/><col style="width: 59.0px;"/><col style="width: 56.0px;"/><col style="width: 76.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Name of Field</p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>Constraint</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p style="text-align: center;">TB Location</p></th><th class="confluenceTh"><p style="text-align: center;">Priority</p></th><th class="confluenceTh"><p style="text-align: center;">Implemented</p></th><th class="confluenceTh"><p style="text-align: center;">Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td colspan="4" class="confluenceTd"><p><strong>Commend Message Header</strong></p></td><td class="confluenceTd"><p>#Stimulus.DVE.CmdReq</p></td><td class="confluenceTd"><p style="text-align: center;">dve_cntr.svh</p></td><td class="confluenceTd"><p style="text-align: center;"></p></td><td class="confluenceTd"><p style="text-align: center;"></p></td><td class="confluenceTd"><p style="text-align: center;"></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Target ID</p></td><td class="confluenceTd"><p>This carries the Ncore Target Unit ID of CMDreq</p></td><td class="confluenceTd"><p style="text-align: center;">DVE Unit ID</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification" rel="nofollow">DVE3.6UArch</a> </p><p style="text-align: center;">Table -9</p></td><td class="confluenceTd"><p>#Stimulus.DVE.TargetID</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Initiator ID</p></td><td class="confluenceTd"><p>This carries the Ncore Unit ID of CMDreq generator.</p></td><td class="confluenceTd"><p>Randomly selected from the pool of DVM capable AIUs.</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification" rel="nofollow">DVE3.6UArch</a> </p><p style="text-align: center;">Table -9</p></td><td class="confluenceTd"><p>#Stimulus.DVE.SrcID</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">CMType</p></td><td class="confluenceTd"><p>This caries the Concerto Message Type Encoding</p></td><td class="confluenceTd"><p style="text-align: center;">DVMOp= 0x0F</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table -10-7</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.CMType</p></td><td class="confluenceTd"><p style="text-align: center;"></p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Message ID</p></td><td class="confluenceTd"><p>Unique identifier the sender of the message assigns to it.</p></td><td class="confluenceTd"><p>Sequence keeps a pool of message Ids per DVM supported AIUs and picks a unique value from that pool.</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification" rel="nofollow">DVE3.6UArch</a> </p><p style="text-align: center;">Table -9</p></td><td class="confluenceTd"><p>#Stimulus.DVE.MsgID</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>WSMIMSGID used to identify the message ID pool.</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">TTier</p></td><td class="confluenceTd"><p>Trafic Tier</p><p>Used for deadlock avoidance in the network.</p></td><td class="confluenceTd"><p style="text-align: center;">Random</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Section 4.4.2</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.TTier</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>The header extinction fields are not consumed by the target. </p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Steering</p></td><td class="confluenceTd"><p>The field determines the route taken by the message in the network to reach the target.</p></td><td class="confluenceTd"><p style="text-align: center;">Random</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Section 4.4.2</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.Steer</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>The header extinction fields are not consumed by the target. </p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Priority</p></td><td class="confluenceTd"><p>This value of the field determines with message should take the path in the network.</p></td><td class="confluenceTd"><p style="text-align: center;">Random</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Section 4.4.2</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.Pri</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>The header extinction fields are not consumed by the target. </p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">QL</p></td><td class="confluenceTd"><p>Used to enable bandwidth provisioning and requirements. </p></td><td class="confluenceTd"><p style="text-align: center;">Random</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Section 4.4.2</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.QL</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>The header extinction fields are not consumed by the target. </p></td></tr><tr><td colspan="4" class="confluenceTd"><p><strong>CM Body</strong></p></td><td class="confluenceTd"><p>#Stimulus.DVE.CmdReq</p></td><td class="confluenceTd"><p style="text-align: center;">dve_cntr.svh</p></td><td class="confluenceTd"><p style="text-align: center;"></p></td><td class="confluenceTd"><p style="text-align: center;"></p></td><td class="confluenceTd"><p style="text-align: center;"></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">CMstatus</p></td><td class="confluenceTd"><p>8-bit, Input Only field. Used to carry transport error to the target.</p><p /></td><td class="confluenceTd"><p><strong>For Non Error Tests:</strong></p><p>[7:6] = 2’b00</p><p>[5:0] = {RV,RS,DC,Dt[1:0],Snarf} = 5’b0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Section 4.5.3.1.</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.CMStatus</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>For Error cases refer DVE3.0 test plan. Error section</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Addr</p></td><td class="confluenceTd"><p>Address Field</p></td><td class="confluenceTd"><p>[13:11] randomize between DVMSync and DVMNonSync</p><p>3’b100: DVMSync</p><p>[3] = 0 </p><p>Otherwise DVMNonSync.</p></td><td class="confluenceTd"><p style="text-align: center;">Supplemental_Architechure_Specification.pdf, Table- 15</p><p style="text-align: center;">AMBA CHI-E Specification, Table 8-7</p><p style="text-align: center;"></p></td><td class="confluenceTd"><p>#Stimulus.DVE.Addr</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">VZ</p></td><td class="confluenceTd"><p>Visibility</p><p>0: Coherency Domain</p><p>1: system Visibility</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-16</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.VZ</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">AC</p></td><td class="confluenceTd"><p>Allocation Hint</p><p>0 : : Cacheline need not be allocated in the system cache.</p><p>1: Hint to allocate in system cache</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-16</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.AC</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">CA</p></td><td class="confluenceTd"><p>Cache-ability</p><p>0: The address shall not be cached (System Caches are not required to inspect their content)</p><p>1: The address is cacheable (System caches are required to inspect the caches if there is any address match)</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-16</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.CA</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">CH</p></td><td class="confluenceTd"><p>Coherency Requirement</p><p>0: Non- Coherent Access</p><p>1: Coherent Access </p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-16</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.CH</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">ST</p></td><td class="confluenceTd"><p>Storage Type</p><p>0: System or Peripheral</p><p>1: Device-Based</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-16</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.ST</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">EN</p></td><td class="confluenceTd"><p>Endianness</p><p>0 : Little Endianness Access</p><p>1: Big Endianness Access</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-16</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.EN</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>Also refer to CHI-E table 8-1</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">ES</p></td><td class="confluenceTd"><p>Exclusive Access/Self Snoop</p><p>0: Not Exclusive Access/No self-snoop</p><p>1: Exclusive Access/ Snoop to be sent to the requestor also</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-16</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.ES</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">NS</p></td><td class="confluenceTd"><p>Non-Secure</p><p>0: Secure Access</p><p>1: Non-Secure Access </p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-16</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.NS</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">PR</p></td><td class="confluenceTd"><p>Privileged Access</p><p>0: Application Access</p><p>1: Privileged Access</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-16</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.PR</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">OR</p></td><td class="confluenceTd"><p>Ordering [1:0]</p><p /></td><td class="confluenceTd"><p style="text-align: center;">00</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-16</p><p style="text-align: center;"></p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.OR</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>Also refer to CHI-E table 8-1</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">LK</p></td><td class="confluenceTd"><p>Link-Locking</p><p>00: No-op </p><p>01: Lock </p><p>10: Unlock </p><p>11: Reserved</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-16</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.LK</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">RL</p></td><td class="confluenceTd"><p>Response Level [1:0]</p><p>00 : No Response</p><p>01: Transport Flow-control Response</p><p>10 : Protocol-Level Completion Requested</p><p>11: Transitive Protocol-Level Completion</p></td><td class="confluenceTd"><p style="text-align: center;">01</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-16</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.RL</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>For all CMDreq </p><p>RL[1:0] = 2’b10, which requies only flow control credit.</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">TM</p></td><td class="confluenceTd"><p>Trace Me</p><p>0: No-Op</p><p>1: Trace the access</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification" rel="nofollow">DVE3.6UArch</a> </p><p style="text-align: center;">Table -9</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.TM</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">MPF-1</p></td><td class="confluenceTd"><p>Multi-Purpose Field 1</p><p>Stash_valid, Stash_nid</p><p>ArgV[5:0], BurstType[5:0],Asize[2:0],Alength[2:0]</p></td><td class="confluenceTd"><p style="text-align: center;">{Stash_valid, Stash_nid}=’b0</p><p style="text-align: center;">Arg, BurstType, Asize, Alength = Random</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-17</p><p style="text-align: center;">CHI-E table 8-1 </p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.MPF1</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>Don’t care according to specification.</p><p>CHI-E says Must be zeros for stash valid and stashNID</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">MPF-2</p></td><td class="confluenceTd"><p>Multi-Purpouse Field 2</p><p>Stash_valid,stash_lpid</p><p>Flow_valid, FlowID</p></td><td class="confluenceTd"><p style="text-align: center;">{Stash_valid,stash_lpid} =’b0</p><p style="text-align: center;"></p><p style="text-align: center;">Flow_valid, flowId =`b0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-18, Section 9.2.3</p><p style="text-align: center;">CHI-E table 8-1</p><p style="text-align: center;"></p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.MPF2</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>Don’t care according to specification.</p><p>CHI-E says Must be zeros for stash valid and stashLPID</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Size</p></td><td class="confluenceTd"><p>Access size in bytes.</p></td><td class="confluenceTd"><p style="text-align: center;">8-byte, size [2:0] = 3’b011</p></td><td class="confluenceTd"><p style="text-align: center;">CHI-E table 8-1</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.Size</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">IntfSize</p></td><td class="confluenceTd"><p>Interface size in doublewords at the receiver of data.</p><p>In the case of CMDreq, it represents the width of the native data bus at the initiator AIU. </p><p>0: 1 DW, </p><p>1: 2 DWs; </p><p>2: 4 DWs; </p><p>3: 8 DWs; </p><p>4: 16 DWs. </p><p>5 - 7: Reserved.</p></td><td class="confluenceTd"><p style="text-align: center;">Random</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Section 4.5.3.7</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.IntfSize</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Did</p></td><td class="confluenceTd"><p>Destination ID. Refers to either DMIs or DIIs.</p></td><td class="confluenceTd"><p style="text-align: center;">Random</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Section 4.5.3.8</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.DID</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>Spec says, for NC-CMD req this field is don’t care.</p><p>DVE receives NC-CMD Req. ConcertoCProtocolArch.pdf, Table 4-71 </p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;"><strong>TOF</strong></p></td><td class="confluenceTd"><p>Transaction Ordering Framework. This refers to the native protocol of the requesting agent.</p></td><td class="confluenceTd"><p style="text-align: center;">Based on fnNativeInterface of Src AIU (DVM capable AIU).</p><p style="text-align: center;">001: For CHI native Interface</p><p style="text-align: center;">010: For ACE, ACE-lite,ACE-Lite-E Interface</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Section 4.5.3.9</p><p style="text-align: center;">SupplementalArchitectureSpecification.pdf </p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.TOF</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">HIGH</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>According to Supplement Architecture Snp Fields are defined based on Native Inerface, So DV should randomize the TOF field.   </p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">QoS</p></td><td class="confluenceTd"><p>Quality of Service.</p></td><td class="confluenceTd"><p style="text-align: center;">Random</p></td><td class="confluenceTd"><p style="text-align: center;">CHI-E table 8-1</p></td><td class="confluenceTd"><p>Stimulus.DVE.CmdReq.QoS</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p><strong>DTW Req</strong></p><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="236946ef-a882-41df-bd0f-c991b7c05a10" class="confluenceTable"><colgroup><col style="width: 54.0px;"/><col style="width: 141.0px;"/><col style="width: 97.0px;"/><col style="width: 94.0px;"/><col style="width: 77.0px;"/><col style="width: 58.0px;"/><col style="width: 48.0px;"/><col style="width: 59.0px;"/><col style="width: 56.0px;"/><col style="width: 76.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Name of Field</p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>Constraint</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p style="text-align: center;">TB Location</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td colspan="4" class="confluenceTd"><p><strong>Commend Message Header</strong></p></td><td class="confluenceTd"><p>#Stimulus.DVE.CmdReq</p></td><td class="confluenceTd"><p style="text-align: center;">dve_cntr.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Target ID</p></td><td class="confluenceTd"><p>This carries the Ncore Target Unit ID of CMDreq</p></td><td class="confluenceTd"><p style="text-align: center;">Concerto Spec says CMDReq.SrcID, but to facilitate out-of-order DTWreq according to DVE3.4UArch </p><p style="text-align: center;">STRreq.SourceID</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification" rel="nofollow">DVE3.6UArch</a> </p><p style="text-align: center;">Table -13</p></td><td class="confluenceTd"><p>#Stimulus.DVE.DTWreqTargetID</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>DTWreq is issued after receiving STRreq with RBID and MsgID of the issued CMDreq.</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Initiator ID</p></td><td class="confluenceTd"><p>This carries the Ncore Unit ID of CMDreq generator.</p></td><td class="confluenceTd"><p style="text-align: center;">Concerto Spec says CMDReq.SrcID, but to facilitate out-of-order DTWreq according to DVE3.4UArch </p><p style="text-align: center;">STRreq.TargID</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification" rel="nofollow">DVE3.6UArch</a> </p><p style="text-align: center;">Table -13</p></td><td class="confluenceTd"><p>#Stimulus.DVE.DTWreqSrcID</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>DTWreq is issued after receiving STRreq with RBID and MsgID of the issued CMDreq.</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">CMType</p></td><td class="confluenceTd"><p>This caries the Concerto Message Type Encoding</p></td><td class="confluenceTd"><p style="text-align: center;">DTWreq = 0x91</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-42</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.CMType</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Message ID</p></td><td class="confluenceTd"><p>Unique identifier the sender of the message assigns to it.</p></td><td class="confluenceTd"><p style="text-align: center;">Concerto Spec says CMDReq.SrcID, but to facilitate out-of-order DTWreq according to DVE3.4UArch </p><p style="text-align: center;">STRreq.RMessageID</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification" rel="nofollow">DVE3.6UArch</a> </p><p style="text-align: center;">Table -13</p></td><td class="confluenceTd"><p>#Stimulus.DVE.DTWreqMsgID</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>DTWreq is issued after receiving STRreq with RBID and MsgID of the issued CMDreq.</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">TTier</p></td><td class="confluenceTd"><p>Trafic Tier</p><p>Used for deadlock avoidance in the network.</p></td><td class="confluenceTd"><p style="text-align: center;">Random</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Section 4.4.2</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.TTier</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>The header extinction fields are not consumed by the target. </p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Steering</p></td><td class="confluenceTd"><p>The field determines the route taken by the message in the network to reach the target.</p></td><td class="confluenceTd"><p style="text-align: center;">Random</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Section 4.4.2</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.Steer</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>The header extinction fields are not consumed by the target. </p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Priority</p></td><td class="confluenceTd"><p>This value of the field determines with message should take the path in the network.</p></td><td class="confluenceTd"><p style="text-align: center;">Random</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Section 4.4.2</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.Pri</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>The header extinction fields are not consumed by the target. </p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">QL</p></td><td class="confluenceTd"><p>Used to enable bandwidth provisioning and requirements. </p></td><td class="confluenceTd"><p style="text-align: center;">Random</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Section 4.4.2</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.QL</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>The header extinction fields are not consumed by the target. </p></td></tr><tr><td colspan="4" class="confluenceTd"><p><strong>CM Body</strong></p></td><td class="confluenceTd"><p>#Stimulus.DVE.CmdReq</p></td><td class="confluenceTd"><p style="text-align: center;">dve_cntr.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">RBID</p></td><td class="confluenceTd"><p>Request Buffer Identifier</p><p>This field is used to match the DtwRew with appropriate CMDreq</p></td><td class="confluenceTd"><p style="text-align: center;">STRReq.RBID</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-44</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.RBID</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">CMstatus</p></td><td class="confluenceTd"><p>8-bit, Input Only field. Used to carry transport error to the target.</p><p /></td><td class="confluenceTd"><p><strong>For Non Error Tests:</strong></p><p>[7:6] = 2’b00</p><p>[5:0] = {RV,RS,DC,Dt[1:0],Snarf} = 5’b0</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Section 4.5.3.1</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.CMStatus</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>For Error cases refer DVE3.0 test plan. Error section</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">RL</p></td><td class="confluenceTd"><p>Response Level [1:0]</p><p>00 : No Response</p><p>01: Transport Flow-control Response</p><p>10 : Protocol-Level Completion Requested</p><p>11: Transitive Protocol-Level Completion</p></td><td class="confluenceTd"><p style="text-align: center;">10</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-15</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.RL</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>For all DTWReq</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">TM</p></td><td class="confluenceTd"><p>Trace Me</p><p>0: No-Op</p><p>1: Trace the access</p></td><td class="confluenceTd"><p style="text-align: center;">Concerto Spec says CMDReq.SrcID, but to facilitate out-of-order DTWreq according to DVE3.4UArch </p><p style="text-align: center;">STRReq.TM</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-44</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.TM</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">Primary</p></td><td class="confluenceTd"><p>Used to specify primary data or secondary data.</p><p>1: Primary Data </p><p>0: Secondary Data </p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification" rel="nofollow">DVE3.6UArch</a> </p><p style="text-align: center;">Table -13</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.Prim</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">MPF-1</p></td><td class="confluenceTd"><p>This field is used to carry DTWreq specific information</p></td><td class="confluenceTd"><p>Random</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-45</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.MPF1</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>Spec says Don’t Care</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">MPF-2</p></td><td class="confluenceTd"><p>This field is used to carry DTWreq specific information</p></td><td class="confluenceTd"><p>Random</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-46</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.MPF2</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>Spec Says Don’t care</p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">IntfSize</p></td><td class="confluenceTd"><p>Interface size in doublewords at the receiver of data.</p></td><td class="confluenceTd"><p>STRreq.Intf- Size</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p><p style="text-align: center;">Table 4-44</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.IntfSize</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="4" class="confluenceTd"><p><strong>Data Payload</strong></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Data</p></td><td class="confluenceTd"><p>This field has Data Content of DVMCmd Req</p></td><td class="confluenceTd"><p>Unused bits must be zero for Data[63:0] and </p><p>Data[n:64] = Don’t Care</p><p>Randomize beat.</p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Section 8.1</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.Data</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>BE</p></td><td class="confluenceTd"><p>Per DataWord(DW)</p><p /></td><td class="confluenceTd"><p>Only BE[7:0] must be asserted</p></td><td class="confluenceTd"><p>CHI-E Table 8-2</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.BE</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>Only 8 Bytes are transferred according to CHI-E (Size field of CMDReq) </p></td></tr><tr><td class="confluenceTd"><p>Data Protection</p></td><td class="confluenceTd"><p>One bit per double word (DW)</p></td><td class="confluenceTd"><p>Random</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_97.pdf?version=1&amp;modificationDate=1682538841807&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> spec</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.DP</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DWID</p></td><td class="confluenceTd"><p>Data Word ID</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>CHI-E Table 8-2</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.DWID</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>DataID(Section 8.3.2 in CCMP) field in Table 8-2 in CHI-E specification</p></td></tr><tr><td class="confluenceTd"><p>DBad</p></td><td class="confluenceTd"><p>Bad data indicator</p><p>0 Corresponding 64-bit (DW) chunk is not poisoned. </p><p>1 Corresponding 64-bit (DW) chunk is poisoned.</p></td><td class="confluenceTd"><p>Random</p></td><td class="confluenceTd"><p>CHI-E </p><p>Table 8-2</p></td><td class="confluenceTd"><p>Stimulus.DVE.DTWreq.DBad</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p>Same as Poison Field in CHI-E, according to ConcertoCProtocolArch.pdf (Table 4-44)</p><p>CHI-E says can take any value.</p></td></tr></tbody></table></div><p /><ul><li><p>Refer <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777248/DVE+v3.0+TestPlan" rel="nofollow">DVE v3.0 TestPlan</a>, for a Rep Messages Stimulus.</p></li></ul><h3 id="Ncore3.6DVETestPlan-4.1.3FunctionalChecks">4.1.3 Functional Checks</h3><p>DVE snoops the Snoop Capable AIUs using 2 parts , Snp_req1 and Snp_req2. </p><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="6fd0d0c0-1229-460b-a780-b2f6933ff1ad" class="confluenceTable"><colgroup><col style="width: 96.0px;"/><col style="width: 95.0px;"/><col style="width: 95.0px;"/><col style="width: 95.0px;"/><col style="width: 95.0px;"/><col style="width: 64.0px;"/><col style="width: 51.0px;"/><col style="width: 169.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>TB Location</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check snp_req 1 field</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">Supplemental_Architectue_Specification.pdf</a></p></td><td class="confluenceTd"><p>#Check.DVE.SMI_Snp1</p></td><td class="confluenceTd"><p>dve_sb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><strong>Expected snp_req1.</strong></p><ol start="1"><li><p>snp_part : smi_addr[3] = 1’b0 </p></li><li><p>smi_addr[40:4] = cmd_req.addr[40:4]</p></li><li><p>smi_addr[43:41] = dtw_req.smi_dp_data[46:44]</p></li><li><p>smi_addr[44] = dtw_req.smi_dp_data[48]</p></li><li><p>smi_addr[45] = dtw_req.smi_dp_data[50]</p></li></ol><p>MPF3_range = Range (cmdreq.addr[41])</p><p>MPF1_vmId_ext[7:0] = smi_dp_data[63:56]</p><p /></td></tr><tr><td class="confluenceTd"><p>Check snp_req 2 field</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">Supplemental_Architectue_Specification.pdf</a></p></td><td class="confluenceTd"><p>#Check.DVE.SMI_Snp2</p></td><td class="confluenceTd"><p>dve_sb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><strong>Expected  snp_req 2.</strong></p><ol start="1"><li><p>snp_part : smi_addr[3] 1’b1</p></li><li><p>If range bit (cmd_req.addr[41] == 1)</p></li></ol><p>        MPF3.num [3:0] = NUM [3:0] (smi_dp_data[3:0])</p><p>    otherwise         </p><p>     MPF3.num [3:0] =0</p><ol start="3"><li><p>For CHI (TOF = 3’b001) </p></li></ol><p>         MPF1_vmid_ext = [7:0] = 0</p><p>         MPF3.num [4] = cmd_req.smi_addr[42] (NUM [4])</p><ol start="4"><li><p>For (TOF! = 3’b001) </p></li></ol><p>        MPF1_vmid_ext [3:0] = smi_dp_data[54:51]</p><p>         MPF1.num [5] = smi_dp_data[55] (NUM [4])</p><p><strong>Note: MPF1_NUM [4:0] = NUM [4:0] only if range bit is set (cmd_req.smi_addr[41])</strong></p></td></tr></tbody></table></div><p /><h3 id="Ncore3.6DVETestPlan-4.1.4FunctionalCoverage">4.1.4 Functional Coverage</h3><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="ca1cf386-2c02-41b3-a935-1b5cee061ead" class="confluenceTable"><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>TB Location</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Cover TOF field for both CHI and ACE</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification</a> </p><p>Section 5.5</p></td><td class="confluenceTd"><p style="text-align: center;">Cover.DVE.TOF_Field</p></td><td class="confluenceTd"><p style="text-align: center;">dve_seq.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p style="text-align: center;">Pass</p></td><td class="confluenceTd"><p style="text-align: center;"></p></td></tr></tbody></table></div><h2 id="Ncore3.6DVETestPlan-4.2SystemEvents">4.2 System Events</h2><h3 id="Ncore3.6DVETestPlan-4.2.1StimulusDescription">4.2.1 Stimulus Description</h3><ul><li><p>SysEvent requests and responses uses system messages. These system messages are used to convey operating state information or state transitions for the agents or asynchronous events within the endpoints of the Ncore domain.</p></li><li><p>DVE has Event Broadcaster, that receives SysReq.Events from iAIUs (Initiator AIUs) and broadcasts to all the active AIUs (Coherency AIUs).</p></li><li><p>DVE TB generates and drives the SysReqsEvents to DVE as iAIUs.</p></li><li><p>Now DVE also sends SysReq (Event Broadcaster).</p></li></ul><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-content-image-border image-center" width="204" src="https://arterisip.atlassian.net/wiki/download/attachments/225214522/Drawing%201%20(1).png?api=v2"></span><p /><h3 id="Ncore3.6DVETestPlan-4.2.2FunctionalChecks">4.2.2 Functional Checks</h3><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="378f6bfc-89c8-4ae2-925d-171154f91c73" class="confluenceTable"><colgroup><col style="width: 96.0px;"/><col style="width: 95.0px;"/><col style="width: 95.0px;"/><col style="width: 95.0px;"/><col style="width: 95.0px;"/><col style="width: 64.0px;"/><col style="width: 51.0px;"/><col style="width: 169.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p style="text-align: center;">Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p style="text-align: center;">TB Location</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>SysReq Event</p><p>Broadcast SysReq.Event to AIUs within “SysEvtReceivers” list except initiating AIU.</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%20SysCmd%20Architecture%20Specification_058.pdf?api=v2" rel="nofollow">SysCMD Architechure</a></p><p style="text-align: center;">Section 1.3</p></td><td class="confluenceTd"><p>#Check.DVE.SysReqEvent_ActiveAgents</p></td><td class="confluenceTd"><p style="text-align: center;">dve_sb.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>DVE should send the SysReq.Event only to the active agents.</p></td></tr><tr><td class="confluenceTd"><p>SysReq Event</p><p>Only one outstanding Event Req per AIU</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%20SysCmd%20Architecture%20Specification_058.pdf?api=v2" rel="nofollow">SysCMD Architechure</a></p><p style="text-align: center;">Section 1.3</p></td><td class="confluenceTd"><p>#Check.DVE.SysReqEvent_OutStandingReq</p></td><td class="confluenceTd"><p style="text-align: center;">dve_sb.svh</p></td><td class="confluenceTd"><p style="text-align: center;">High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>DVE should not broadcast more than one event to the AIU. (Should receive Rsp before sending another event). Used to handle noncredit based SysReq management.</p></td></tr></tbody></table></div><h3 id="Ncore3.6DVETestPlan-4.2.3FunctionalCoverage">4.2.3 Functional Coverage</h3><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="2e87d4dc-7fb1-4427-949e-5fdde8102a98" class="confluenceTable"><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>TB Location</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>SysReq Opcode = 3</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%20SysCmd%20Architecture%20Specification_058.pdf?api=v2" rel="nofollow">SysCMD Architechure</a></p></td><td class="confluenceTd"><p>Cover.DVE.SysReqOpcode</p></td><td class="confluenceTd"><p>dve_seq.sch</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover checking Sys Event to only active agents.</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%20SysCmd%20Architecture%20Specification_058.pdf?api=v2" rel="nofollow">SysCMD Architechure</a></p></td><td class="confluenceTd"><p>Cover.DVE.SysActive</p></td><td class="confluenceTd"><p>dve_sb.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p style="text-align: center;">Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.6DVETestPlan-5References">5 References</h1><p>DVE3.0Testplan: <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777248/DVE+v3.0+TestPlan" rel="nofollow">DVE v3.0 TestPlan</a></p><p>DVE3.4Testplan: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170826/Ncore+3.4+DVE+Testplan" data-linked-resource-id="16170826" data-linked-resource-version="34" data-linked-resource-type="page">Ncore 3.4 DVE Testplan:</a> </p><p>DVE3.6UArch: <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565175/Ncore+3.6+DVE+Micro-Architecture+Specification</a> </p><p>Ncore3.6 Specifications:  <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs" data-linked-resource-id="59605622" data-linked-resource-version="151" data-linked-resource-type="page">Arch Ncore 3.6 Docs</a>  </p><p>CHI -E: ARM IHI 0050F: <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf</a> </p><p>ACE: ARM IHI 0022H.c: <a class="external-link" data-card-appearance="inline" href="https://developer.arm.com/documentation/ihi0022/hc/?lang=en" rel="nofollow">https://developer.arm.com/documentation/ihi0022/hc/?lang=en</a> </p>