{"Source Block": ["oh/elink/hdl/etx_protocol.v@148:160@HdlStmAssign", "\ttx_rd_wait_reg    <= tx_rd_wait;\n\ttx_wr_wait_reg    <= tx_wr_wait;\n\ttx_io_wait_reg    <= tx_io_wait;\n     end\n\n   assign tx_burst  = tx_burst_reg & \n\t\t      tx_burst_in & \n\t\t       ~(tx_wr_wait | tx_rd_wait);\n     \n   assign burst_negedge = ~tx_burst_in &\n\t\t\t  tx_burst_reg;\n   \n   //#############################\n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@152:163", "\n   assign tx_burst  = tx_burst_reg & \n\t\t      tx_burst_in & \n\t\t       ~(tx_wr_wait | tx_rd_wait);\n     \n   assign burst_negedge = ~tx_burst_in &\n\t\t\t  tx_burst_reg;\n   \n   //#############################\n   //# Wait propagation circuit\n   //#############################\t      \n   assign etx_wr_wait = (tx_wr_wait | tx_io_wait | burst_negedge) & ~adjust;\n"]], "Diff Content": {"Delete": [[154, "\t\t      tx_burst_in & \n"]], "Add": []}}