C:/Users/oktay/Desktop/repo/soc_course/soc_imp/uart_test/src/uart_rx.vhd {1 {vcom -work work -2008 -explicit -stats=none {C:\Users\oktay\Desktop\repo\soc_course\soc_imp\uart_test\src\uart_rx.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity uart_rx
-- Compiling architecture rtl of uart_rx

} {} {}} C:/Users/oktay/Desktop/repo/soc_course/soc_imp/uart_test/src/uart_tx.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/oktay/Desktop/repo/soc_course/soc_imp/uart_test/src/uart_tx.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity uart_tx
-- Compiling architecture rtl of uart_tx

} {} {}}
