// Seed: 3137238840
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = id_1 == id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_4;
  wire id_5;
  wire id_6;
  module_0(
      id_4, id_1, id_1, id_4, id_1, id_4, id_5, id_5, id_4
  );
  wire id_7;
  logic [7:0] id_8;
  wire id_9;
  wire id_10 = id_8[1];
  assign id_2 = id_8;
endmodule
