var hal__i2s__lld_8h =
[
    [ "STM32_I2S_USE_SPI1", "group___i2_s.html#gad915c2bd3cdd90fe2b61154f3e61141d", null ],
    [ "STM32_I2S_USE_SPI2", "group___i2_s.html#gacd22e1bd87deb8a1af4147fb1d1f56a8", null ],
    [ "STM32_I2S_USE_SPI3", "group___i2_s.html#ga0212e8071f0240410c1c341389596a7b", null ],
    [ "STM32_I2S_SPI1_MODE", "group___i2_s.html#ga689131ac68d2e8f4981fe8ab2beb4f85", null ],
    [ "STM32_I2S_SPI2_MODE", "group___i2_s.html#ga4fad4956936ccbec0e5aa3fdb5edf681", null ],
    [ "STM32_I2S_SPI3_MODE", "group___i2_s.html#gac6fb5dc177c17f40e0cb6f5ad9a88993", null ],
    [ "STM32_I2S_SPI1_IRQ_PRIORITY", "group___i2_s.html#ga7bf65cf783cb38a1e7701de2b8532b12", null ],
    [ "STM32_I2S_SPI2_IRQ_PRIORITY", "group___i2_s.html#ga8c246418932b7600c8226c1d8795b3e0", null ],
    [ "STM32_I2S_SPI3_IRQ_PRIORITY", "group___i2_s.html#ga8efaca9152088f4b512f9fcd3c5cc3b4", null ],
    [ "STM32_I2S_SPI1_DMA_PRIORITY", "group___i2_s.html#ga4c85010f553e0eb3791f1bbb6b646825", null ],
    [ "STM32_I2S_SPI2_DMA_PRIORITY", "group___i2_s.html#gac8bf5d54f8163403a4108ef3de30ffbd", null ],
    [ "STM32_I2S_SPI3_DMA_PRIORITY", "group___i2_s.html#ga6c1411b30180879096a278d276620892", null ],
    [ "STM32_I2S_DMA_ERROR_HOOK", "group___i2_s.html#ga20e72e40f561c49b450e3074e7a0ca2c", null ],
    [ "I2SDriver", "group___i2_s.html#ga83fbd77b288db4bb9c8ac6208497c3c4", null ],
    [ "i2scallback_t", "group___i2_s.html#ga71827a8bafd93b05f3a917235a76d5a3", null ],
    [ "i2s_lld_init", "group___i2_s.html#ga3fd2b5511428130331bc4ba5dd3253ee", null ],
    [ "i2s_lld_start", "group___i2_s.html#gac29220167e0419922766bbeae8a8c5e6", null ],
    [ "i2s_lld_stop", "group___i2_s.html#ga3a8cc1fe9eb29ab73b55e1ec076777d5", null ],
    [ "i2s_lld_start_exchange", "group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b", null ],
    [ "i2s_lld_stop_exchange", "group___i2_s.html#ga92bd2e8011e0c860d428cca9f22b2998", null ]
];