get_board_parts: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.715 ; gain = 11.898 ; free physical = 21809 ; free virtual = 38790
*********************************************
Summary of build parameters
*********************************************
Board: digilentinc.com:zybo:part0:1.0
Part: xc7z010clg400-1
Root directory: /homes/robert/Developer/ds/vhdl
Design name: lb
Frequency: 125 MHz
Delay: 50000 Âµs
*********************************************
WARNING: [IP_Flow 19-5655] Packaging a component with a VHDL-2008 top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/packages/LabSoC/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Coretcl 2-1500] The part has been set to 'xc7z010clg400-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/robert/ds/syn/lb'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/packages/LabSoC/Xilinx/Vivado/2023.2/data/ip'.
Wrote  : </tmp/robert/ds/syn/.srcs/sources_1/bd/lb_top/lb_top.bd> 
Wrote  : </tmp/robert/ds/syn/.srcs/sources_1/bd/lb_top/lb_top.bd> 
INFO: [BD 41-1662] The design 'lb_top.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/synth/lb_top.v
Verilog Output written to : /tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/sim/lb_top.v
Verilog Output written to : /tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/hdl/lb_top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lb .
Exporting to file /tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/hw_handoff/lb_top.hwh
Generated Hardware Definition File /tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/synth/lb_top.hwdef
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.148 ; gain = 205.531 ; free physical = 21501 ; free virtual = 38548
Command: synth_design -top lb_top
Starting synth_design
Using part: xc7z010clg400-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 267915
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2139.609 ; gain = 396.582 ; free physical = 20672 ; free virtual = 37751
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lb_top' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/synth/lb_top.v:13]
INFO: [Synth 8-638] synthesizing module 'lb_top_lb_0' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ip/lb_top_lb_0/synth/lb_top_lb_0.vhd:67]
	Parameter f_mhz bound to: 125 - type: integer 
	Parameter delay_us bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'lb' declared at '/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/lb.vhd:5' bound to instance 'U0' of component 'lb' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ip/lb_top_lb_0/synth/lb_top_lb_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'lb' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/lb.vhd:17]
INFO: [Synth 8-638] synthesizing module 'sr' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/sr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sr' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/sr.vhd:18]
INFO: [Synth 8-638] synthesizing module 'timer' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/timer.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'timer' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/timer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized0' [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/sr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/sr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'lb' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ipshared/4196/src/work/lb.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'lb_top_lb_0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/ip/lb_top_lb_0/synth/lb_top_lb_0.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'lb_top' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/lb_top/synth/lb_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2216.578 ; gain = 473.551 ; free physical = 20571 ; free virtual = 37653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2234.391 ; gain = 491.363 ; free physical = 20568 ; free virtual = 37651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2234.391 ; gain = 491.363 ; free physical = 20568 ; free virtual = 37651
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2234.391 ; gain = 0.000 ; free physical = 20568 ; free virtual = 37650
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.121 ; gain = 0.000 ; free physical = 20546 ; free virtual = 37642
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.156 ; gain = 0.000 ; free physical = 20546 ; free virtual = 37642
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20544 ; free virtual = 37640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20544 ; free virtual = 37640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for lb. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20544 ; free virtual = 37640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20543 ; free virtual = 37639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20526 ; free virtual = 37629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20518 ; free virtual = 37627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20518 ; free virtual = 37627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20518 ; free virtual = 37627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20518 ; free virtual = 37627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20518 ; free virtual = 37627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20518 ; free virtual = 37627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20518 ; free virtual = 37627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20518 ; free virtual = 37627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20518 ; free virtual = 37627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |     1|
|6     |LUT4   |     8|
|7     |LUT5   |     1|
|8     |LUT6   |     7|
|9     |FDRE   |    29|
|10    |IBUF   |     2|
|11    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20518 ; free virtual = 37627
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2327.156 ; gain = 491.363 ; free physical = 20518 ; free virtual = 37627
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2327.156 ; gain = 584.129 ; free physical = 20518 ; free virtual = 37627
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.156 ; gain = 0.000 ; free physical = 20518 ; free virtual = 37627
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.156 ; gain = 0.000 ; free physical = 20804 ; free virtual = 37914
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 93741781
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2327.156 ; gain = 741.008 ; free physical = 20804 ; free virtual = 37914
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2032.408; main = 1756.227; forked = 434.691
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3303.930; main = 2327.125; forked = 992.812
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'clock' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'clock' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2439.176 ; gain = 0.000 ; free physical = 20803 ; free virtual = 37914

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 151554535

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2507.980 ; gain = 68.805 ; free physical = 20711 ; free virtual = 37836

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 151554535

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.918 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 151554535

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.918 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564
Phase 1 Initialization | Checksum: 151554535

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.918 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 151554535

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2754.918 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 151554535

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2754.918 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564
Phase 2 Timer Update And Timing Data Collection | Checksum: 151554535

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2754.918 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 151554535

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2754.918 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564
Retarget | Checksum: 151554535
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 151554535

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2754.918 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564
Constant propagation | Checksum: 151554535
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 16d788b14

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2754.918 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564
Sweep | Checksum: 16d788b14
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 16d788b14

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2786.934 ; gain = 32.016 ; free physical = 20439 ; free virtual = 37564
BUFG optimization | Checksum: 16d788b14
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 16d788b14

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2786.934 ; gain = 32.016 ; free physical = 20439 ; free virtual = 37564
Shift Register Optimization | Checksum: 16d788b14
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: de33e918

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2786.934 ; gain = 32.016 ; free physical = 20439 ; free virtual = 37564
Post Processing Netlist | Checksum: de33e918
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 127f8c587

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2786.934 ; gain = 32.016 ; free physical = 20439 ; free virtual = 37564

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.934 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564
Phase 9.2 Verifying Netlist Connectivity | Checksum: 127f8c587

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2786.934 ; gain = 32.016 ; free physical = 20439 ; free virtual = 37564
Phase 9 Finalization | Checksum: 127f8c587

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2786.934 ; gain = 32.016 ; free physical = 20439 ; free virtual = 37564
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 127f8c587

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2786.934 ; gain = 32.016 ; free physical = 20439 ; free virtual = 37564
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.934 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 127f8c587

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2786.934 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 127f8c587

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.934 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.934 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564
Ending Netlist Obfuscation Task | Checksum: 127f8c587

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.934 ; gain = 0.000 ; free physical = 20439 ; free virtual = 37564
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.941 ; gain = 0.000 ; free physical = 20438 ; free virtual = 37564
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6234d51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.941 ; gain = 0.000 ; free physical = 20438 ; free virtual = 37564
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.941 ; gain = 0.000 ; free physical = 20438 ; free virtual = 37564

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 100812852

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2802.941 ; gain = 0.000 ; free physical = 20435 ; free virtual = 37564

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16bd481ea

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2802.941 ; gain = 0.000 ; free physical = 20434 ; free virtual = 37565

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16bd481ea

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2802.941 ; gain = 0.000 ; free physical = 20434 ; free virtual = 37565
Phase 1 Placer Initialization | Checksum: 16bd481ea

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2802.941 ; gain = 0.000 ; free physical = 20434 ; free virtual = 37565

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18092ac16

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2802.941 ; gain = 0.000 ; free physical = 20434 ; free virtual = 37565

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11e12d658

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2802.941 ; gain = 0.000 ; free physical = 20434 ; free virtual = 37565

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11e12d658

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2802.941 ; gain = 0.000 ; free physical = 20434 ; free virtual = 37565

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18bcbc0f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20427 ; free virtual = 37559

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20426 ; free virtual = 37561

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1fb60926b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20426 ; free virtual = 37561
Phase 2.4 Global Placement Core | Checksum: 249353e00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20426 ; free virtual = 37561
Phase 2 Global Placement | Checksum: 249353e00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20426 ; free virtual = 37561

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20f4b28a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20426 ; free virtual = 37561

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 243a8e172

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20426 ; free virtual = 37561

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 203a6c845

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20426 ; free virtual = 37561

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25e54a691

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20426 ; free virtual = 37561

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 127f75844

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d1ee277a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1996806ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561
Phase 3 Detail Placement | Checksum: 1996806ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25cead09c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.291 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 211a68c82

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20425 ; free virtual = 37561
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 211a68c82

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20425 ; free virtual = 37561
Phase 4.1.1.1 BUFG Insertion | Checksum: 25cead09c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.291. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2755a2baf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561
Phase 4.1 Post Commit Optimization | Checksum: 2755a2baf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2755a2baf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2755a2baf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561
Phase 4.3 Placer Reporting | Checksum: 2755a2baf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20425 ; free virtual = 37561

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23cd63a17

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561
Ending Placer Task | Checksum: 1874d22b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2810.945 ; gain = 8.004 ; free physical = 20425 ; free virtual = 37561
92 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c3ade197 ConstDB: 0 ShapeSum: c39f411d RouteDB: 0
Post Restoration Checksum: NetGraph: 1239b815 | NumContArr: b7d10db1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24f5cbb00

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20413 ; free virtual = 37550

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24f5cbb00

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20413 ; free virtual = 37550

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24f5cbb00

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20413 ; free virtual = 37550
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 25035f990

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20405 ; free virtual = 37543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.236  | TNS=0.000  | WHS=-0.132 | THS=-0.895 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 47
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 47
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e5f1dfa6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20404 ; free virtual = 37541

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e5f1dfa6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20404 ; free virtual = 37541

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 12e2c4456

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37541
Phase 3 Initial Routing | Checksum: 12e2c4456

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37541

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.118  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2da2b9515

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37541
Phase 4 Rip-up And Reroute | Checksum: 2da2b9515

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37541

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2da2b9515

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37541

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2da2b9515

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37541
Phase 5 Delay and Skew Optimization | Checksum: 2da2b9515

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37541

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2c0b72179

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37541
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.271  | TNS=0.000  | WHS=0.130  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2c0b72179

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37541
Phase 6 Post Hold Fix | Checksum: 2c0b72179

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37541

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0115428 %
  Global Horizontal Routing Utilization  = 0.00850184 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2c0b72179

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37541

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2c0b72179

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37540

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2af28c88d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37540

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.271  | TNS=0.000  | WHS=0.130  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2af28c88d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37540
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 13a9f3316

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37540
Ending Routing Task | Checksum: 13a9f3316

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37540

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.945 ; gain = 0.000 ; free physical = 20403 ; free virtual = 37540
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Command: write_bitstream -force lb
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 5 out of 6 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: led[3:0], and areset.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 5 out of 6 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: led[3:0], and areset.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 4 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

    while executing
"write_bitstream -force $design"
    (file "/homes/robert/Developer/ds/vhdl/lab04/lb.syn.tcl" line 126)
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 11:23:18 2024...