Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  4 13:17:18 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.814        0.000                      0                  392        0.110        0.000                      0                  392        3.000        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in                           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 6.250}        12.500          80.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       29.333        0.000                      0                  332        0.263        0.000                      0                  332       49.500        0.000                       0                   200  
  clk_out2_design_1_clk_wiz_0_0        6.657        0.000                      0                   36        0.110        0.000                      0                   36        5.750        0.000                       0                    38  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        4.814        0.000                      0                   60        0.165        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.333ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.577ns  (logic 34.173ns (48.419%)  route 36.404ns (51.581%))
  Logic Levels:           83  (CARRY4=46 DSP48E1=4 LUT1=1 LUT2=2 LUT3=8 LUT4=8 LUT5=5 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.672    -0.686    design_1_i/BTNs_test_0/inst/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.230 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.009     0.779    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.903 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.325     1.228    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.124     1.352 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.053     2.405    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.441 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.443    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.961 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[0]
                         net (fo=24, routed)          1.734     9.695    design_1_i/hsv_to_rgb_0/inst/R6__0_n_105
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.845 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_444/O
                         net (fo=2, routed)           0.490    10.335    design_1_i/hsv_to_rgb_0/inst/R6__1_i_444_n_0
    SLICE_X28Y11         LUT4 (Prop_lut4_I3_O)        0.328    10.663 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_448/O
                         net (fo=1, routed)           0.000    10.663    design_1_i/hsv_to_rgb_0/inst/R6__1_i_448_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.196 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_371/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/hsv_to_rgb_0/inst/R6__1_i_371_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_308/O[0]
                         net (fo=2, routed)           0.756    12.171    design_1_i/hsv_to_rgb_0/inst/R6__1_i_308_n_7
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.295    12.466 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_297/O
                         net (fo=2, routed)           0.702    13.168    design_1_i/hsv_to_rgb_0/inst/R6__1_i_297_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_301/O
                         net (fo=1, routed)           0.000    13.292    design_1_i/hsv_to_rgb_0/inst/R6__1_i_301_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.842 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/hsv_to_rgb_0/inst/R6__1_i_159_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.956 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/hsv_to_rgb_0/inst/R6__1_i_97_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.070    design_1_i/hsv_to_rgb_0/inst/R6__1_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.309 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_48/O[2]
                         net (fo=21, routed)          1.621    15.930    design_1_i/hsv_to_rgb_0/inst/R6__1_i_48_n_5
    SLICE_X34Y17         LUT3 (Prop_lut3_I1_O)        0.302    16.232 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.338    16.570    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.077 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    17.077    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.411 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/O[1]
                         net (fo=3, routed)           0.808    18.219    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_355/O
                         net (fo=1, routed)           0.000    18.522    design_1_i/hsv_to_rgb_0/inst/R6__1_i_355_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.055 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.055    design_1_i/hsv_to_rgb_0/inst/R6__1_i_185_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.172 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.172    design_1_i/hsv_to_rgb_0/inst/R6__1_i_119_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.289    design_1_i/hsv_to_rgb_0/inst/R6__1_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.446 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=78, routed)          0.807    20.253    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X32Y26         LUT5 (Prop_lut5_I3_O)        0.332    20.585 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_26/O
                         net (fo=1, routed)           0.000    20.585    design_1_i/hsv_to_rgb_0/inst/R6__1_i_26_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.118 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.118    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.235 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.235    design_1_i/hsv_to_rgb_0/inst/R6__1_i_7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.454 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_6/O[0]
                         net (fo=1, routed)           0.587    22.041    design_1_i/hsv_to_rgb_0/inst/R70_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    26.248 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    26.250    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.768 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.125    28.893    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.153    29.046 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_865/O
                         net (fo=4, routed)           0.789    29.835    design_1_i/hsv_to_rgb_0/inst/R[0]_i_865_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.327    30.162 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_905/O
                         net (fo=1, routed)           0.000    30.162    design_1_i/hsv_to_rgb_0/inst/R[0]_i_905_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.538 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878/CO[3]
                         net (fo=1, routed)           0.000    30.538    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.655 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.655    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.772 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    30.772    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.889 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.889    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.009    31.015    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.338 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812/O[1]
                         net (fo=2, routed)           0.819    32.157    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.334    32.491 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771/O
                         net (fo=2, routed)           0.469    32.960    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.326    33.286 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775/O
                         net (fo=1, routed)           0.000    33.286    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.836 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662/CO[3]
                         net (fo=1, routed)           0.000    33.836    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.149 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420/O[3]
                         net (fo=6, routed)           1.109    35.258    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420_n_4
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.306    35.564 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799/O
                         net (fo=1, routed)           0.000    35.564    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.097 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681/CO[3]
                         net (fo=1, routed)           0.000    36.097    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.214 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    36.214    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.537 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201/O[1]
                         net (fo=3, routed)           1.074    37.611    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201_n_6
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306    37.917 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436/O
                         net (fo=1, routed)           0.000    37.917    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.467 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196/CO[3]
                         net (fo=1, routed)           0.000    38.467    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.624 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934/CO[1]
                         net (fo=5, routed)           0.668    39.292    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934_n_2
    SLICE_X27Y31         LUT3 (Prop_lut3_I0_O)        0.329    39.621 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_937/O
                         net (fo=50, routed)          1.240    40.862    design_1_i/hsv_to_rgb_0/inst/R[7]_i_937_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.124    40.986 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_580/O
                         net (fo=1, routed)           0.000    40.986    design_1_i/hsv_to_rgb_0/inst/R[0]_i_580_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    41.519    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.738 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401/O[0]
                         net (fo=12, routed)          1.363    43.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401_n_7
    SLICE_X22Y21         LUT2 (Prop_lut2_I0_O)        0.295    43.396 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623/O
                         net (fo=1, routed)           0.000    43.396    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.797 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    43.797    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.110 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166/O[3]
                         net (fo=4, routed)           1.308    45.418    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166_n_4
    SLICE_X26Y22         LUT6 (Prop_lut6_I0_O)        0.306    45.724 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_898/O
                         net (fo=2, routed)           1.059    46.783    design_1_i/hsv_to_rgb_0/inst/R[7]_i_898_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I0_O)        0.124    46.907 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=1, routed)           0.000    46.907    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.457 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590/CO[3]
                         net (fo=1, routed)           0.009    47.466    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.800 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253/O[1]
                         net (fo=15, routed)          1.241    49.041    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253_n_6
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.303    49.344 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_941/O
                         net (fo=1, routed)           0.000    49.344    design_1_i/hsv_to_rgb_0/inst/R[7]_i_941_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.720 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637/CO[3]
                         net (fo=1, routed)           0.000    49.720    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.959 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289/O[2]
                         net (fo=13, routed)          1.382    51.341    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289_n_5
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.327    51.668 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_837/O
                         net (fo=12, routed)          1.224    52.892    design_1_i/hsv_to_rgb_0/inst/R[7]_i_837_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.326    53.218 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_143/O
                         net (fo=2, routed)           0.634    53.851    design_1_i/hsv_to_rgb_0/inst/R[0]_i_143_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I1_O)        0.124    53.975 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_147/O
                         net (fo=1, routed)           0.000    53.975    design_1_i/hsv_to_rgb_0/inst/R[0]_i_147_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.525 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.525    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.639 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235/CO[3]
                         net (fo=1, routed)           0.000    54.639    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227/O[2]
                         net (fo=2, routed)           1.280    56.158    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227_n_5
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.302    56.460 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_97/O
                         net (fo=2, routed)           0.726    57.186    design_1_i/hsv_to_rgb_0/inst/R[7]_i_97_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    57.310 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_101/O
                         net (fo=1, routed)           0.000    57.310    design_1_i/hsv_to_rgb_0/inst/R[7]_i_101_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.711 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.024 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233/O[3]
                         net (fo=9, routed)           1.478    59.502    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233_n_4
    SLICE_X21Y23         LUT3 (Prop_lut3_I0_O)        0.306    59.808 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_958/O
                         net (fo=1, routed)           0.473    60.281    design_1_i/hsv_to_rgb_0/inst/R[7]_i_958_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    60.831    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.948 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304/CO[3]
                         net (fo=1, routed)           0.000    60.948    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.167 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153/O[0]
                         net (fo=3, routed)           0.601    61.768    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153_n_7
    SLICE_X19Y24         LUT4 (Prop_lut4_I0_O)        0.295    62.063 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_298/O
                         net (fo=1, routed)           0.658    62.721    design_1_i/hsv_to_rgb_0/inst/R[7]_i_298_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    63.247 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.404 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68/CO[1]
                         net (fo=7, routed)           0.674    64.078    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68_n_2
    SLICE_X19Y27         LUT4 (Prop_lut4_I0_O)        0.329    64.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_45/O
                         net (fo=6, routed)           0.952    65.360    design_1_i/hsv_to_rgb_0/inst/R[7]_i_45_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124    65.484 f  design_1_i/hsv_to_rgb_0/inst/R[0]_i_3/O
                         net (fo=3, routed)           1.659    67.142    design_1_i/hsv_to_rgb_0/inst/R[0]_i_3_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I4_O)        0.152    67.294 f  design_1_i/hsv_to_rgb_0/inst/B[0]_i_2/O
                         net (fo=2, routed)           1.106    68.400    design_1_i/hsv_to_rgb_0/inst/B[0]_i_2_n_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.326    68.726 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_5/O
                         net (fo=7, routed)           1.041    69.767    design_1_i/hsv_to_rgb_0/inst/B[7]_i_5_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I3_O)        0.124    69.891 r  design_1_i/hsv_to_rgb_0/inst/B[3]_i_1/O
                         net (fo=1, routed)           0.000    69.891    design_1_i/hsv_to_rgb_0/inst/B[3]_i_1_n_0
    SLICE_X38Y44         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y44         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
                         clock pessimism              0.588    99.335    
                         clock uncertainty           -0.190    99.145    
    SLICE_X38Y44         FDCE (Setup_fdce_C_D)        0.079    99.224    design_1_i/hsv_to_rgb_0/inst/B_reg[3]
  -------------------------------------------------------------------
                         required time                         99.224    
                         arrival time                         -69.891    
  -------------------------------------------------------------------
                         slack                                 29.333    

Slack (MET) :             29.340ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.522ns  (logic 34.179ns (48.465%)  route 36.343ns (51.535%))
  Logic Levels:           83  (CARRY4=46 DSP48E1=4 LUT1=1 LUT2=2 LUT3=7 LUT4=7 LUT5=5 LUT6=11)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.672    -0.686    design_1_i/BTNs_test_0/inst/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.230 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.009     0.779    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.903 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.325     1.228    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.124     1.352 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.053     2.405    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.441 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.443    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.961 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[0]
                         net (fo=24, routed)          1.734     9.695    design_1_i/hsv_to_rgb_0/inst/R6__0_n_105
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.845 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_444/O
                         net (fo=2, routed)           0.490    10.335    design_1_i/hsv_to_rgb_0/inst/R6__1_i_444_n_0
    SLICE_X28Y11         LUT4 (Prop_lut4_I3_O)        0.328    10.663 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_448/O
                         net (fo=1, routed)           0.000    10.663    design_1_i/hsv_to_rgb_0/inst/R6__1_i_448_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.196 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_371/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/hsv_to_rgb_0/inst/R6__1_i_371_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_308/O[0]
                         net (fo=2, routed)           0.756    12.171    design_1_i/hsv_to_rgb_0/inst/R6__1_i_308_n_7
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.295    12.466 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_297/O
                         net (fo=2, routed)           0.702    13.168    design_1_i/hsv_to_rgb_0/inst/R6__1_i_297_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_301/O
                         net (fo=1, routed)           0.000    13.292    design_1_i/hsv_to_rgb_0/inst/R6__1_i_301_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.842 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/hsv_to_rgb_0/inst/R6__1_i_159_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.956 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/hsv_to_rgb_0/inst/R6__1_i_97_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.070    design_1_i/hsv_to_rgb_0/inst/R6__1_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.309 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_48/O[2]
                         net (fo=21, routed)          1.621    15.930    design_1_i/hsv_to_rgb_0/inst/R6__1_i_48_n_5
    SLICE_X34Y17         LUT3 (Prop_lut3_I1_O)        0.302    16.232 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.338    16.570    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.077 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    17.077    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.411 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/O[1]
                         net (fo=3, routed)           0.808    18.219    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_355/O
                         net (fo=1, routed)           0.000    18.522    design_1_i/hsv_to_rgb_0/inst/R6__1_i_355_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.055 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.055    design_1_i/hsv_to_rgb_0/inst/R6__1_i_185_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.172 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.172    design_1_i/hsv_to_rgb_0/inst/R6__1_i_119_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.289    design_1_i/hsv_to_rgb_0/inst/R6__1_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.446 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=78, routed)          0.807    20.253    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X32Y26         LUT5 (Prop_lut5_I3_O)        0.332    20.585 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_26/O
                         net (fo=1, routed)           0.000    20.585    design_1_i/hsv_to_rgb_0/inst/R6__1_i_26_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.118 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.118    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.235 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.235    design_1_i/hsv_to_rgb_0/inst/R6__1_i_7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.454 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_6/O[0]
                         net (fo=1, routed)           0.587    22.041    design_1_i/hsv_to_rgb_0/inst/R70_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    26.248 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    26.250    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.768 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.125    28.893    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.153    29.046 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_865/O
                         net (fo=4, routed)           0.789    29.835    design_1_i/hsv_to_rgb_0/inst/R[0]_i_865_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.327    30.162 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_905/O
                         net (fo=1, routed)           0.000    30.162    design_1_i/hsv_to_rgb_0/inst/R[0]_i_905_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.538 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878/CO[3]
                         net (fo=1, routed)           0.000    30.538    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.655 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.655    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.772 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    30.772    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.889 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.889    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.009    31.015    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.338 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812/O[1]
                         net (fo=2, routed)           0.819    32.157    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.334    32.491 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771/O
                         net (fo=2, routed)           0.469    32.960    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.326    33.286 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775/O
                         net (fo=1, routed)           0.000    33.286    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.836 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662/CO[3]
                         net (fo=1, routed)           0.000    33.836    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.149 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420/O[3]
                         net (fo=6, routed)           1.109    35.258    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420_n_4
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.306    35.564 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799/O
                         net (fo=1, routed)           0.000    35.564    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.097 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681/CO[3]
                         net (fo=1, routed)           0.000    36.097    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.214 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    36.214    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.537 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201/O[1]
                         net (fo=3, routed)           1.074    37.611    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201_n_6
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306    37.917 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436/O
                         net (fo=1, routed)           0.000    37.917    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.467 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196/CO[3]
                         net (fo=1, routed)           0.000    38.467    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.624 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934/CO[1]
                         net (fo=5, routed)           0.668    39.292    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934_n_2
    SLICE_X27Y31         LUT3 (Prop_lut3_I0_O)        0.329    39.621 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_937/O
                         net (fo=50, routed)          1.240    40.862    design_1_i/hsv_to_rgb_0/inst/R[7]_i_937_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.124    40.986 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_580/O
                         net (fo=1, routed)           0.000    40.986    design_1_i/hsv_to_rgb_0/inst/R[0]_i_580_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    41.519    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.738 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401/O[0]
                         net (fo=12, routed)          1.363    43.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401_n_7
    SLICE_X22Y21         LUT2 (Prop_lut2_I0_O)        0.295    43.396 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623/O
                         net (fo=1, routed)           0.000    43.396    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.797 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    43.797    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.110 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166/O[3]
                         net (fo=4, routed)           1.308    45.418    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166_n_4
    SLICE_X26Y22         LUT6 (Prop_lut6_I0_O)        0.306    45.724 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_898/O
                         net (fo=2, routed)           1.059    46.783    design_1_i/hsv_to_rgb_0/inst/R[7]_i_898_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I0_O)        0.124    46.907 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=1, routed)           0.000    46.907    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.457 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590/CO[3]
                         net (fo=1, routed)           0.009    47.466    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.800 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253/O[1]
                         net (fo=15, routed)          1.241    49.041    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253_n_6
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.303    49.344 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_941/O
                         net (fo=1, routed)           0.000    49.344    design_1_i/hsv_to_rgb_0/inst/R[7]_i_941_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.720 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637/CO[3]
                         net (fo=1, routed)           0.000    49.720    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.959 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289/O[2]
                         net (fo=13, routed)          1.382    51.341    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289_n_5
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.327    51.668 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_837/O
                         net (fo=12, routed)          1.224    52.892    design_1_i/hsv_to_rgb_0/inst/R[7]_i_837_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.326    53.218 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_143/O
                         net (fo=2, routed)           0.634    53.851    design_1_i/hsv_to_rgb_0/inst/R[0]_i_143_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I1_O)        0.124    53.975 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_147/O
                         net (fo=1, routed)           0.000    53.975    design_1_i/hsv_to_rgb_0/inst/R[0]_i_147_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.525 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.525    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.639 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235/CO[3]
                         net (fo=1, routed)           0.000    54.639    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227/O[2]
                         net (fo=2, routed)           1.280    56.158    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227_n_5
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.302    56.460 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_97/O
                         net (fo=2, routed)           0.726    57.186    design_1_i/hsv_to_rgb_0/inst/R[7]_i_97_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    57.310 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_101/O
                         net (fo=1, routed)           0.000    57.310    design_1_i/hsv_to_rgb_0/inst/R[7]_i_101_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.711 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.024 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233/O[3]
                         net (fo=9, routed)           1.478    59.502    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233_n_4
    SLICE_X21Y23         LUT3 (Prop_lut3_I0_O)        0.306    59.808 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_958/O
                         net (fo=1, routed)           0.473    60.281    design_1_i/hsv_to_rgb_0/inst/R[7]_i_958_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    60.831    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.948 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304/CO[3]
                         net (fo=1, routed)           0.000    60.948    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.167 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153/O[0]
                         net (fo=3, routed)           0.601    61.768    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153_n_7
    SLICE_X19Y24         LUT4 (Prop_lut4_I0_O)        0.295    62.063 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_298/O
                         net (fo=1, routed)           0.658    62.721    design_1_i/hsv_to_rgb_0/inst/R[7]_i_298_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    63.247 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.404 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68/CO[1]
                         net (fo=7, routed)           0.966    64.370    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68_n_2
    SLICE_X19Y27         LUT6 (Prop_lut6_I3_O)        0.329    64.699 f  design_1_i/hsv_to_rgb_0/inst/R[3]_i_8/O
                         net (fo=3, routed)           0.970    65.669    design_1_i/hsv_to_rgb_0/inst/R[3]_i_8_n_0
    SLICE_X20Y28         LUT6 (Prop_lut6_I4_O)        0.124    65.793 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_29/O
                         net (fo=2, routed)           0.172    65.965    design_1_i/hsv_to_rgb_0/inst/R[7]_i_29_n_0
    SLICE_X20Y28         LUT6 (Prop_lut6_I5_O)        0.124    66.089 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_9/O
                         net (fo=3, routed)           2.096    68.185    design_1_i/hsv_to_rgb_0/inst/R[7]_i_9_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.153    68.338 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=8, routed)           1.167    69.505    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I1_O)        0.331    69.836 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_1/O
                         net (fo=1, routed)           0.000    69.836    design_1_i/hsv_to_rgb_0/inst/R[3]_i_1_n_0
    SLICE_X36Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
                         clock pessimism              0.588    99.335    
                         clock uncertainty           -0.190    99.145    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.031    99.176    design_1_i/hsv_to_rgb_0/inst/R_reg[3]
  -------------------------------------------------------------------
                         required time                         99.176    
                         arrival time                         -69.836    
  -------------------------------------------------------------------
                         slack                                 29.340    

Slack (MET) :             29.341ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.519ns  (logic 34.179ns (48.468%)  route 36.340ns (51.532%))
  Logic Levels:           83  (CARRY4=46 DSP48E1=4 LUT1=1 LUT2=2 LUT3=7 LUT4=7 LUT5=5 LUT6=11)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.672    -0.686    design_1_i/BTNs_test_0/inst/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.230 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.009     0.779    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.903 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.325     1.228    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.124     1.352 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.053     2.405    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.441 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.443    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.961 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[0]
                         net (fo=24, routed)          1.734     9.695    design_1_i/hsv_to_rgb_0/inst/R6__0_n_105
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.845 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_444/O
                         net (fo=2, routed)           0.490    10.335    design_1_i/hsv_to_rgb_0/inst/R6__1_i_444_n_0
    SLICE_X28Y11         LUT4 (Prop_lut4_I3_O)        0.328    10.663 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_448/O
                         net (fo=1, routed)           0.000    10.663    design_1_i/hsv_to_rgb_0/inst/R6__1_i_448_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.196 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_371/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/hsv_to_rgb_0/inst/R6__1_i_371_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_308/O[0]
                         net (fo=2, routed)           0.756    12.171    design_1_i/hsv_to_rgb_0/inst/R6__1_i_308_n_7
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.295    12.466 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_297/O
                         net (fo=2, routed)           0.702    13.168    design_1_i/hsv_to_rgb_0/inst/R6__1_i_297_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_301/O
                         net (fo=1, routed)           0.000    13.292    design_1_i/hsv_to_rgb_0/inst/R6__1_i_301_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.842 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/hsv_to_rgb_0/inst/R6__1_i_159_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.956 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/hsv_to_rgb_0/inst/R6__1_i_97_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.070    design_1_i/hsv_to_rgb_0/inst/R6__1_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.309 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_48/O[2]
                         net (fo=21, routed)          1.621    15.930    design_1_i/hsv_to_rgb_0/inst/R6__1_i_48_n_5
    SLICE_X34Y17         LUT3 (Prop_lut3_I1_O)        0.302    16.232 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.338    16.570    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.077 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    17.077    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.411 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/O[1]
                         net (fo=3, routed)           0.808    18.219    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_355/O
                         net (fo=1, routed)           0.000    18.522    design_1_i/hsv_to_rgb_0/inst/R6__1_i_355_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.055 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.055    design_1_i/hsv_to_rgb_0/inst/R6__1_i_185_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.172 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.172    design_1_i/hsv_to_rgb_0/inst/R6__1_i_119_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.289    design_1_i/hsv_to_rgb_0/inst/R6__1_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.446 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=78, routed)          0.807    20.253    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X32Y26         LUT5 (Prop_lut5_I3_O)        0.332    20.585 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_26/O
                         net (fo=1, routed)           0.000    20.585    design_1_i/hsv_to_rgb_0/inst/R6__1_i_26_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.118 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.118    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.235 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.235    design_1_i/hsv_to_rgb_0/inst/R6__1_i_7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.454 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_6/O[0]
                         net (fo=1, routed)           0.587    22.041    design_1_i/hsv_to_rgb_0/inst/R70_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    26.248 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    26.250    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.768 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.125    28.893    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.153    29.046 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_865/O
                         net (fo=4, routed)           0.789    29.835    design_1_i/hsv_to_rgb_0/inst/R[0]_i_865_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.327    30.162 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_905/O
                         net (fo=1, routed)           0.000    30.162    design_1_i/hsv_to_rgb_0/inst/R[0]_i_905_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.538 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878/CO[3]
                         net (fo=1, routed)           0.000    30.538    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.655 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.655    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.772 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    30.772    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.889 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.889    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.009    31.015    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.338 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812/O[1]
                         net (fo=2, routed)           0.819    32.157    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.334    32.491 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771/O
                         net (fo=2, routed)           0.469    32.960    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.326    33.286 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775/O
                         net (fo=1, routed)           0.000    33.286    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.836 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662/CO[3]
                         net (fo=1, routed)           0.000    33.836    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.149 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420/O[3]
                         net (fo=6, routed)           1.109    35.258    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420_n_4
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.306    35.564 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799/O
                         net (fo=1, routed)           0.000    35.564    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.097 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681/CO[3]
                         net (fo=1, routed)           0.000    36.097    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.214 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    36.214    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.537 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201/O[1]
                         net (fo=3, routed)           1.074    37.611    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201_n_6
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306    37.917 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436/O
                         net (fo=1, routed)           0.000    37.917    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.467 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196/CO[3]
                         net (fo=1, routed)           0.000    38.467    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.624 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934/CO[1]
                         net (fo=5, routed)           0.668    39.292    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934_n_2
    SLICE_X27Y31         LUT3 (Prop_lut3_I0_O)        0.329    39.621 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_937/O
                         net (fo=50, routed)          1.240    40.862    design_1_i/hsv_to_rgb_0/inst/R[7]_i_937_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.124    40.986 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_580/O
                         net (fo=1, routed)           0.000    40.986    design_1_i/hsv_to_rgb_0/inst/R[0]_i_580_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    41.519    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.738 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401/O[0]
                         net (fo=12, routed)          1.363    43.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401_n_7
    SLICE_X22Y21         LUT2 (Prop_lut2_I0_O)        0.295    43.396 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623/O
                         net (fo=1, routed)           0.000    43.396    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.797 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    43.797    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.110 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166/O[3]
                         net (fo=4, routed)           1.308    45.418    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166_n_4
    SLICE_X26Y22         LUT6 (Prop_lut6_I0_O)        0.306    45.724 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_898/O
                         net (fo=2, routed)           1.059    46.783    design_1_i/hsv_to_rgb_0/inst/R[7]_i_898_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I0_O)        0.124    46.907 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=1, routed)           0.000    46.907    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.457 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590/CO[3]
                         net (fo=1, routed)           0.009    47.466    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.800 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253/O[1]
                         net (fo=15, routed)          1.241    49.041    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253_n_6
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.303    49.344 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_941/O
                         net (fo=1, routed)           0.000    49.344    design_1_i/hsv_to_rgb_0/inst/R[7]_i_941_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.720 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637/CO[3]
                         net (fo=1, routed)           0.000    49.720    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.959 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289/O[2]
                         net (fo=13, routed)          1.382    51.341    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289_n_5
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.327    51.668 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_837/O
                         net (fo=12, routed)          1.224    52.892    design_1_i/hsv_to_rgb_0/inst/R[7]_i_837_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.326    53.218 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_143/O
                         net (fo=2, routed)           0.634    53.851    design_1_i/hsv_to_rgb_0/inst/R[0]_i_143_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I1_O)        0.124    53.975 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_147/O
                         net (fo=1, routed)           0.000    53.975    design_1_i/hsv_to_rgb_0/inst/R[0]_i_147_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.525 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.525    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.639 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235/CO[3]
                         net (fo=1, routed)           0.000    54.639    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227/O[2]
                         net (fo=2, routed)           1.280    56.158    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227_n_5
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.302    56.460 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_97/O
                         net (fo=2, routed)           0.726    57.186    design_1_i/hsv_to_rgb_0/inst/R[7]_i_97_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    57.310 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_101/O
                         net (fo=1, routed)           0.000    57.310    design_1_i/hsv_to_rgb_0/inst/R[7]_i_101_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.711 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.024 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233/O[3]
                         net (fo=9, routed)           1.478    59.502    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233_n_4
    SLICE_X21Y23         LUT3 (Prop_lut3_I0_O)        0.306    59.808 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_958/O
                         net (fo=1, routed)           0.473    60.281    design_1_i/hsv_to_rgb_0/inst/R[7]_i_958_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    60.831    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.948 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304/CO[3]
                         net (fo=1, routed)           0.000    60.948    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.167 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153/O[0]
                         net (fo=3, routed)           0.601    61.768    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153_n_7
    SLICE_X19Y24         LUT4 (Prop_lut4_I0_O)        0.295    62.063 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_298/O
                         net (fo=1, routed)           0.658    62.721    design_1_i/hsv_to_rgb_0/inst/R[7]_i_298_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    63.247 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.404 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68/CO[1]
                         net (fo=7, routed)           0.966    64.370    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68_n_2
    SLICE_X19Y27         LUT6 (Prop_lut6_I3_O)        0.329    64.699 f  design_1_i/hsv_to_rgb_0/inst/R[3]_i_8/O
                         net (fo=3, routed)           0.970    65.669    design_1_i/hsv_to_rgb_0/inst/R[3]_i_8_n_0
    SLICE_X20Y28         LUT6 (Prop_lut6_I4_O)        0.124    65.793 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_29/O
                         net (fo=2, routed)           0.172    65.965    design_1_i/hsv_to_rgb_0/inst/R[7]_i_29_n_0
    SLICE_X20Y28         LUT6 (Prop_lut6_I5_O)        0.124    66.089 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_9/O
                         net (fo=3, routed)           2.096    68.185    design_1_i/hsv_to_rgb_0/inst/R[7]_i_9_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.153    68.338 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=8, routed)           1.164    69.502    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I1_O)        0.331    69.833 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_1/O
                         net (fo=1, routed)           0.000    69.833    design_1_i/hsv_to_rgb_0/inst/R[0]_i_1_n_0
    SLICE_X36Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
                         clock pessimism              0.588    99.335    
                         clock uncertainty           -0.190    99.145    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.029    99.174    design_1_i/hsv_to_rgb_0/inst/R_reg[0]
  -------------------------------------------------------------------
                         required time                         99.174    
                         arrival time                         -69.833    
  -------------------------------------------------------------------
                         slack                                 29.341    

Slack (MET) :             29.420ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.440ns  (logic 34.067ns (48.363%)  route 36.373ns (51.637%))
  Logic Levels:           84  (CARRY4=46 DSP48E1=4 LUT1=1 LUT2=2 LUT3=7 LUT4=8 LUT5=5 LUT6=11)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.672    -0.686    design_1_i/BTNs_test_0/inst/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.230 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.009     0.779    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.903 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.325     1.228    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.124     1.352 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.053     2.405    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.441 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.443    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.961 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[0]
                         net (fo=24, routed)          1.734     9.695    design_1_i/hsv_to_rgb_0/inst/R6__0_n_105
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.845 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_444/O
                         net (fo=2, routed)           0.490    10.335    design_1_i/hsv_to_rgb_0/inst/R6__1_i_444_n_0
    SLICE_X28Y11         LUT4 (Prop_lut4_I3_O)        0.328    10.663 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_448/O
                         net (fo=1, routed)           0.000    10.663    design_1_i/hsv_to_rgb_0/inst/R6__1_i_448_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.196 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_371/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/hsv_to_rgb_0/inst/R6__1_i_371_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_308/O[0]
                         net (fo=2, routed)           0.756    12.171    design_1_i/hsv_to_rgb_0/inst/R6__1_i_308_n_7
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.295    12.466 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_297/O
                         net (fo=2, routed)           0.702    13.168    design_1_i/hsv_to_rgb_0/inst/R6__1_i_297_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_301/O
                         net (fo=1, routed)           0.000    13.292    design_1_i/hsv_to_rgb_0/inst/R6__1_i_301_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.842 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/hsv_to_rgb_0/inst/R6__1_i_159_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.956 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/hsv_to_rgb_0/inst/R6__1_i_97_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.070    design_1_i/hsv_to_rgb_0/inst/R6__1_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.309 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_48/O[2]
                         net (fo=21, routed)          1.621    15.930    design_1_i/hsv_to_rgb_0/inst/R6__1_i_48_n_5
    SLICE_X34Y17         LUT3 (Prop_lut3_I1_O)        0.302    16.232 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.338    16.570    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.077 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    17.077    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.411 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/O[1]
                         net (fo=3, routed)           0.808    18.219    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_355/O
                         net (fo=1, routed)           0.000    18.522    design_1_i/hsv_to_rgb_0/inst/R6__1_i_355_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.055 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.055    design_1_i/hsv_to_rgb_0/inst/R6__1_i_185_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.172 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.172    design_1_i/hsv_to_rgb_0/inst/R6__1_i_119_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.289    design_1_i/hsv_to_rgb_0/inst/R6__1_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.446 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=78, routed)          0.807    20.253    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X32Y26         LUT5 (Prop_lut5_I3_O)        0.332    20.585 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_26/O
                         net (fo=1, routed)           0.000    20.585    design_1_i/hsv_to_rgb_0/inst/R6__1_i_26_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.118 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.118    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.235 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.235    design_1_i/hsv_to_rgb_0/inst/R6__1_i_7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.454 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_6/O[0]
                         net (fo=1, routed)           0.587    22.041    design_1_i/hsv_to_rgb_0/inst/R70_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    26.248 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    26.250    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.768 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.125    28.893    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.153    29.046 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_865/O
                         net (fo=4, routed)           0.789    29.835    design_1_i/hsv_to_rgb_0/inst/R[0]_i_865_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.327    30.162 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_905/O
                         net (fo=1, routed)           0.000    30.162    design_1_i/hsv_to_rgb_0/inst/R[0]_i_905_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.538 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878/CO[3]
                         net (fo=1, routed)           0.000    30.538    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.655 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.655    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.772 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    30.772    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.889 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.889    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.009    31.015    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.338 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812/O[1]
                         net (fo=2, routed)           0.819    32.157    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.334    32.491 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771/O
                         net (fo=2, routed)           0.469    32.960    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.326    33.286 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775/O
                         net (fo=1, routed)           0.000    33.286    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.836 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662/CO[3]
                         net (fo=1, routed)           0.000    33.836    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.149 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420/O[3]
                         net (fo=6, routed)           1.109    35.258    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420_n_4
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.306    35.564 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799/O
                         net (fo=1, routed)           0.000    35.564    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.097 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681/CO[3]
                         net (fo=1, routed)           0.000    36.097    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.214 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    36.214    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.537 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201/O[1]
                         net (fo=3, routed)           1.074    37.611    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201_n_6
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306    37.917 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436/O
                         net (fo=1, routed)           0.000    37.917    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.467 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196/CO[3]
                         net (fo=1, routed)           0.000    38.467    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.624 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934/CO[1]
                         net (fo=5, routed)           0.668    39.292    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934_n_2
    SLICE_X27Y31         LUT3 (Prop_lut3_I0_O)        0.329    39.621 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_937/O
                         net (fo=50, routed)          1.240    40.862    design_1_i/hsv_to_rgb_0/inst/R[7]_i_937_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.124    40.986 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_580/O
                         net (fo=1, routed)           0.000    40.986    design_1_i/hsv_to_rgb_0/inst/R[0]_i_580_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    41.519    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.738 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401/O[0]
                         net (fo=12, routed)          1.363    43.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401_n_7
    SLICE_X22Y21         LUT2 (Prop_lut2_I0_O)        0.295    43.396 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623/O
                         net (fo=1, routed)           0.000    43.396    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.797 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    43.797    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.110 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166/O[3]
                         net (fo=4, routed)           1.308    45.418    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166_n_4
    SLICE_X26Y22         LUT6 (Prop_lut6_I0_O)        0.306    45.724 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_898/O
                         net (fo=2, routed)           1.059    46.783    design_1_i/hsv_to_rgb_0/inst/R[7]_i_898_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I0_O)        0.124    46.907 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=1, routed)           0.000    46.907    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.457 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590/CO[3]
                         net (fo=1, routed)           0.009    47.466    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.800 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253/O[1]
                         net (fo=15, routed)          1.241    49.041    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253_n_6
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.303    49.344 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_941/O
                         net (fo=1, routed)           0.000    49.344    design_1_i/hsv_to_rgb_0/inst/R[7]_i_941_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.720 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637/CO[3]
                         net (fo=1, routed)           0.000    49.720    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.959 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289/O[2]
                         net (fo=13, routed)          1.382    51.341    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289_n_5
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.327    51.668 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_837/O
                         net (fo=12, routed)          1.224    52.892    design_1_i/hsv_to_rgb_0/inst/R[7]_i_837_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.326    53.218 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_143/O
                         net (fo=2, routed)           0.634    53.851    design_1_i/hsv_to_rgb_0/inst/R[0]_i_143_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I1_O)        0.124    53.975 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_147/O
                         net (fo=1, routed)           0.000    53.975    design_1_i/hsv_to_rgb_0/inst/R[0]_i_147_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.525 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.525    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.639 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235/CO[3]
                         net (fo=1, routed)           0.000    54.639    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227/O[2]
                         net (fo=2, routed)           1.280    56.158    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227_n_5
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.302    56.460 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_97/O
                         net (fo=2, routed)           0.726    57.186    design_1_i/hsv_to_rgb_0/inst/R[7]_i_97_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    57.310 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_101/O
                         net (fo=1, routed)           0.000    57.310    design_1_i/hsv_to_rgb_0/inst/R[7]_i_101_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.711 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.024 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233/O[3]
                         net (fo=9, routed)           1.478    59.502    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233_n_4
    SLICE_X21Y23         LUT3 (Prop_lut3_I0_O)        0.306    59.808 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_958/O
                         net (fo=1, routed)           0.473    60.281    design_1_i/hsv_to_rgb_0/inst/R[7]_i_958_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    60.831    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.948 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304/CO[3]
                         net (fo=1, routed)           0.000    60.948    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.167 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153/O[0]
                         net (fo=3, routed)           0.601    61.768    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153_n_7
    SLICE_X19Y24         LUT4 (Prop_lut4_I0_O)        0.295    62.063 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_298/O
                         net (fo=1, routed)           0.658    62.721    design_1_i/hsv_to_rgb_0/inst/R[7]_i_298_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    63.247 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.404 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68/CO[1]
                         net (fo=7, routed)           0.674    64.078    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68_n_2
    SLICE_X19Y27         LUT4 (Prop_lut4_I0_O)        0.329    64.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_45/O
                         net (fo=6, routed)           0.952    65.360    design_1_i/hsv_to_rgb_0/inst/R[7]_i_45_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124    65.484 f  design_1_i/hsv_to_rgb_0/inst/R[0]_i_3/O
                         net (fo=3, routed)           1.659    67.142    design_1_i/hsv_to_rgb_0/inst/R[0]_i_3_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.124    67.266 f  design_1_i/hsv_to_rgb_0/inst/R[0]_i_2/O
                         net (fo=2, routed)           0.851    68.117    design_1_i/hsv_to_rgb_0/inst/R[0]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124    68.241 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_8/O
                         net (fo=5, routed)           0.448    68.689    design_1_i/hsv_to_rgb_0/inst/R[7]_i_8_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.124    68.813 f  design_1_i/hsv_to_rgb_0/inst/R[3]_i_3/O
                         net (fo=4, routed)           0.817    69.630    design_1_i/hsv_to_rgb_0/inst/R[3]_i_3_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124    69.754 r  design_1_i/hsv_to_rgb_0/inst/R[1]_i_1/O
                         net (fo=1, routed)           0.000    69.754    design_1_i/hsv_to_rgb_0/inst/R[1]_i_1_n_0
    SLICE_X36Y44         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y44         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
                         clock pessimism              0.588    99.335    
                         clock uncertainty           -0.190    99.145    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.029    99.174    design_1_i/hsv_to_rgb_0/inst/R_reg[1]
  -------------------------------------------------------------------
                         required time                         99.174    
                         arrival time                         -69.754    
  -------------------------------------------------------------------
                         slack                                 29.420    

Slack (MET) :             29.457ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.403ns  (logic 34.173ns (48.539%)  route 36.230ns (51.461%))
  Logic Levels:           83  (CARRY4=46 DSP48E1=4 LUT1=1 LUT2=2 LUT3=7 LUT4=7 LUT5=6 LUT6=10)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.672    -0.686    design_1_i/BTNs_test_0/inst/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.230 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.009     0.779    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.903 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.325     1.228    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.124     1.352 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.053     2.405    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.441 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.443    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.961 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[0]
                         net (fo=24, routed)          1.734     9.695    design_1_i/hsv_to_rgb_0/inst/R6__0_n_105
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.845 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_444/O
                         net (fo=2, routed)           0.490    10.335    design_1_i/hsv_to_rgb_0/inst/R6__1_i_444_n_0
    SLICE_X28Y11         LUT4 (Prop_lut4_I3_O)        0.328    10.663 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_448/O
                         net (fo=1, routed)           0.000    10.663    design_1_i/hsv_to_rgb_0/inst/R6__1_i_448_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.196 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_371/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/hsv_to_rgb_0/inst/R6__1_i_371_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_308/O[0]
                         net (fo=2, routed)           0.756    12.171    design_1_i/hsv_to_rgb_0/inst/R6__1_i_308_n_7
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.295    12.466 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_297/O
                         net (fo=2, routed)           0.702    13.168    design_1_i/hsv_to_rgb_0/inst/R6__1_i_297_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_301/O
                         net (fo=1, routed)           0.000    13.292    design_1_i/hsv_to_rgb_0/inst/R6__1_i_301_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.842 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/hsv_to_rgb_0/inst/R6__1_i_159_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.956 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/hsv_to_rgb_0/inst/R6__1_i_97_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.070    design_1_i/hsv_to_rgb_0/inst/R6__1_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.309 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_48/O[2]
                         net (fo=21, routed)          1.621    15.930    design_1_i/hsv_to_rgb_0/inst/R6__1_i_48_n_5
    SLICE_X34Y17         LUT3 (Prop_lut3_I1_O)        0.302    16.232 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.338    16.570    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.077 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    17.077    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.411 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/O[1]
                         net (fo=3, routed)           0.808    18.219    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_355/O
                         net (fo=1, routed)           0.000    18.522    design_1_i/hsv_to_rgb_0/inst/R6__1_i_355_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.055 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.055    design_1_i/hsv_to_rgb_0/inst/R6__1_i_185_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.172 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.172    design_1_i/hsv_to_rgb_0/inst/R6__1_i_119_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.289    design_1_i/hsv_to_rgb_0/inst/R6__1_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.446 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=78, routed)          0.807    20.253    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X32Y26         LUT5 (Prop_lut5_I3_O)        0.332    20.585 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_26/O
                         net (fo=1, routed)           0.000    20.585    design_1_i/hsv_to_rgb_0/inst/R6__1_i_26_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.118 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.118    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.235 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.235    design_1_i/hsv_to_rgb_0/inst/R6__1_i_7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.454 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_6/O[0]
                         net (fo=1, routed)           0.587    22.041    design_1_i/hsv_to_rgb_0/inst/R70_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    26.248 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    26.250    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.768 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.125    28.893    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.153    29.046 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_865/O
                         net (fo=4, routed)           0.789    29.835    design_1_i/hsv_to_rgb_0/inst/R[0]_i_865_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.327    30.162 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_905/O
                         net (fo=1, routed)           0.000    30.162    design_1_i/hsv_to_rgb_0/inst/R[0]_i_905_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.538 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878/CO[3]
                         net (fo=1, routed)           0.000    30.538    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.655 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.655    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.772 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    30.772    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.889 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.889    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.009    31.015    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.338 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812/O[1]
                         net (fo=2, routed)           0.819    32.157    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.334    32.491 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771/O
                         net (fo=2, routed)           0.469    32.960    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.326    33.286 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775/O
                         net (fo=1, routed)           0.000    33.286    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.836 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662/CO[3]
                         net (fo=1, routed)           0.000    33.836    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.149 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420/O[3]
                         net (fo=6, routed)           1.109    35.258    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420_n_4
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.306    35.564 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799/O
                         net (fo=1, routed)           0.000    35.564    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.097 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681/CO[3]
                         net (fo=1, routed)           0.000    36.097    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.214 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    36.214    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.537 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201/O[1]
                         net (fo=3, routed)           1.074    37.611    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201_n_6
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306    37.917 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436/O
                         net (fo=1, routed)           0.000    37.917    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.467 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196/CO[3]
                         net (fo=1, routed)           0.000    38.467    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.624 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934/CO[1]
                         net (fo=5, routed)           0.668    39.292    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934_n_2
    SLICE_X27Y31         LUT3 (Prop_lut3_I0_O)        0.329    39.621 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_937/O
                         net (fo=50, routed)          1.240    40.862    design_1_i/hsv_to_rgb_0/inst/R[7]_i_937_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.124    40.986 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_580/O
                         net (fo=1, routed)           0.000    40.986    design_1_i/hsv_to_rgb_0/inst/R[0]_i_580_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    41.519    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.738 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401/O[0]
                         net (fo=12, routed)          1.363    43.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401_n_7
    SLICE_X22Y21         LUT2 (Prop_lut2_I0_O)        0.295    43.396 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623/O
                         net (fo=1, routed)           0.000    43.396    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.797 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    43.797    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.110 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166/O[3]
                         net (fo=4, routed)           1.308    45.418    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166_n_4
    SLICE_X26Y22         LUT6 (Prop_lut6_I0_O)        0.306    45.724 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_898/O
                         net (fo=2, routed)           1.059    46.783    design_1_i/hsv_to_rgb_0/inst/R[7]_i_898_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I0_O)        0.124    46.907 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=1, routed)           0.000    46.907    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.457 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590/CO[3]
                         net (fo=1, routed)           0.009    47.466    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.800 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253/O[1]
                         net (fo=15, routed)          1.241    49.041    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253_n_6
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.303    49.344 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_941/O
                         net (fo=1, routed)           0.000    49.344    design_1_i/hsv_to_rgb_0/inst/R[7]_i_941_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.720 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637/CO[3]
                         net (fo=1, routed)           0.000    49.720    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.959 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289/O[2]
                         net (fo=13, routed)          1.382    51.341    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289_n_5
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.327    51.668 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_837/O
                         net (fo=12, routed)          1.224    52.892    design_1_i/hsv_to_rgb_0/inst/R[7]_i_837_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.326    53.218 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_143/O
                         net (fo=2, routed)           0.634    53.851    design_1_i/hsv_to_rgb_0/inst/R[0]_i_143_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I1_O)        0.124    53.975 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_147/O
                         net (fo=1, routed)           0.000    53.975    design_1_i/hsv_to_rgb_0/inst/R[0]_i_147_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.525 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.525    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.639 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235/CO[3]
                         net (fo=1, routed)           0.000    54.639    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227/O[2]
                         net (fo=2, routed)           1.280    56.158    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227_n_5
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.302    56.460 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_97/O
                         net (fo=2, routed)           0.726    57.186    design_1_i/hsv_to_rgb_0/inst/R[7]_i_97_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    57.310 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_101/O
                         net (fo=1, routed)           0.000    57.310    design_1_i/hsv_to_rgb_0/inst/R[7]_i_101_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.711 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.024 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233/O[3]
                         net (fo=9, routed)           1.478    59.502    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233_n_4
    SLICE_X21Y23         LUT3 (Prop_lut3_I0_O)        0.306    59.808 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_958/O
                         net (fo=1, routed)           0.473    60.281    design_1_i/hsv_to_rgb_0/inst/R[7]_i_958_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    60.831    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.948 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304/CO[3]
                         net (fo=1, routed)           0.000    60.948    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.167 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153/O[0]
                         net (fo=3, routed)           0.601    61.768    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153_n_7
    SLICE_X19Y24         LUT4 (Prop_lut4_I0_O)        0.295    62.063 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_298/O
                         net (fo=1, routed)           0.658    62.721    design_1_i/hsv_to_rgb_0/inst/R[7]_i_298_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    63.247 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.404 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68/CO[1]
                         net (fo=7, routed)           0.966    64.370    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68_n_2
    SLICE_X19Y27         LUT6 (Prop_lut6_I3_O)        0.329    64.699 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_8/O
                         net (fo=3, routed)           0.616    65.315    design_1_i/hsv_to_rgb_0/inst/R[3]_i_8_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I5_O)        0.124    65.439 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_52/O
                         net (fo=1, routed)           0.779    66.218    design_1_i/hsv_to_rgb_0/inst/R[7]_i_52_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I3_O)        0.124    66.342 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_17/O
                         net (fo=3, routed)           1.916    68.258    design_1_i/hsv_to_rgb_0/inst/R[7]_i_17_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.152    68.410 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_5/O
                         net (fo=8, routed)           0.981    69.391    design_1_i/hsv_to_rgb_0/inst/R[7]_i_5_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.326    69.717 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_1/O
                         net (fo=1, routed)           0.000    69.717    design_1_i/hsv_to_rgb_0/inst/R[4]_i_1_n_0
    SLICE_X36Y46         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y46         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                         clock pessimism              0.588    99.335    
                         clock uncertainty           -0.190    99.145    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.029    99.174    design_1_i/hsv_to_rgb_0/inst/R_reg[4]
  -------------------------------------------------------------------
                         required time                         99.174    
                         arrival time                         -69.717    
  -------------------------------------------------------------------
                         slack                                 29.457    

Slack (MET) :             29.464ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.399ns  (logic 34.173ns (48.542%)  route 36.226ns (51.458%))
  Logic Levels:           83  (CARRY4=46 DSP48E1=4 LUT1=1 LUT2=2 LUT3=8 LUT4=8 LUT5=5 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.672    -0.686    design_1_i/BTNs_test_0/inst/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.230 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.009     0.779    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.903 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.325     1.228    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.124     1.352 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.053     2.405    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.441 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.443    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.961 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[0]
                         net (fo=24, routed)          1.734     9.695    design_1_i/hsv_to_rgb_0/inst/R6__0_n_105
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.845 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_444/O
                         net (fo=2, routed)           0.490    10.335    design_1_i/hsv_to_rgb_0/inst/R6__1_i_444_n_0
    SLICE_X28Y11         LUT4 (Prop_lut4_I3_O)        0.328    10.663 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_448/O
                         net (fo=1, routed)           0.000    10.663    design_1_i/hsv_to_rgb_0/inst/R6__1_i_448_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.196 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_371/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/hsv_to_rgb_0/inst/R6__1_i_371_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_308/O[0]
                         net (fo=2, routed)           0.756    12.171    design_1_i/hsv_to_rgb_0/inst/R6__1_i_308_n_7
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.295    12.466 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_297/O
                         net (fo=2, routed)           0.702    13.168    design_1_i/hsv_to_rgb_0/inst/R6__1_i_297_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_301/O
                         net (fo=1, routed)           0.000    13.292    design_1_i/hsv_to_rgb_0/inst/R6__1_i_301_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.842 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/hsv_to_rgb_0/inst/R6__1_i_159_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.956 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/hsv_to_rgb_0/inst/R6__1_i_97_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.070    design_1_i/hsv_to_rgb_0/inst/R6__1_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.309 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_48/O[2]
                         net (fo=21, routed)          1.621    15.930    design_1_i/hsv_to_rgb_0/inst/R6__1_i_48_n_5
    SLICE_X34Y17         LUT3 (Prop_lut3_I1_O)        0.302    16.232 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.338    16.570    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.077 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    17.077    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.411 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/O[1]
                         net (fo=3, routed)           0.808    18.219    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_355/O
                         net (fo=1, routed)           0.000    18.522    design_1_i/hsv_to_rgb_0/inst/R6__1_i_355_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.055 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.055    design_1_i/hsv_to_rgb_0/inst/R6__1_i_185_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.172 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.172    design_1_i/hsv_to_rgb_0/inst/R6__1_i_119_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.289    design_1_i/hsv_to_rgb_0/inst/R6__1_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.446 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=78, routed)          0.807    20.253    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X32Y26         LUT5 (Prop_lut5_I3_O)        0.332    20.585 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_26/O
                         net (fo=1, routed)           0.000    20.585    design_1_i/hsv_to_rgb_0/inst/R6__1_i_26_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.118 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.118    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.235 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.235    design_1_i/hsv_to_rgb_0/inst/R6__1_i_7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.454 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_6/O[0]
                         net (fo=1, routed)           0.587    22.041    design_1_i/hsv_to_rgb_0/inst/R70_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    26.248 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    26.250    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.768 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.125    28.893    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.153    29.046 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_865/O
                         net (fo=4, routed)           0.789    29.835    design_1_i/hsv_to_rgb_0/inst/R[0]_i_865_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.327    30.162 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_905/O
                         net (fo=1, routed)           0.000    30.162    design_1_i/hsv_to_rgb_0/inst/R[0]_i_905_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.538 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878/CO[3]
                         net (fo=1, routed)           0.000    30.538    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.655 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.655    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.772 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    30.772    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.889 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.889    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.009    31.015    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.338 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812/O[1]
                         net (fo=2, routed)           0.819    32.157    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.334    32.491 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771/O
                         net (fo=2, routed)           0.469    32.960    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.326    33.286 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775/O
                         net (fo=1, routed)           0.000    33.286    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.836 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662/CO[3]
                         net (fo=1, routed)           0.000    33.836    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.149 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420/O[3]
                         net (fo=6, routed)           1.109    35.258    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420_n_4
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.306    35.564 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799/O
                         net (fo=1, routed)           0.000    35.564    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.097 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681/CO[3]
                         net (fo=1, routed)           0.000    36.097    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.214 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    36.214    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.537 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201/O[1]
                         net (fo=3, routed)           1.074    37.611    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201_n_6
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306    37.917 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436/O
                         net (fo=1, routed)           0.000    37.917    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.467 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196/CO[3]
                         net (fo=1, routed)           0.000    38.467    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.624 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934/CO[1]
                         net (fo=5, routed)           0.668    39.292    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934_n_2
    SLICE_X27Y31         LUT3 (Prop_lut3_I0_O)        0.329    39.621 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_937/O
                         net (fo=50, routed)          1.240    40.862    design_1_i/hsv_to_rgb_0/inst/R[7]_i_937_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.124    40.986 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_580/O
                         net (fo=1, routed)           0.000    40.986    design_1_i/hsv_to_rgb_0/inst/R[0]_i_580_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    41.519    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.738 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401/O[0]
                         net (fo=12, routed)          1.363    43.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401_n_7
    SLICE_X22Y21         LUT2 (Prop_lut2_I0_O)        0.295    43.396 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623/O
                         net (fo=1, routed)           0.000    43.396    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.797 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    43.797    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.110 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166/O[3]
                         net (fo=4, routed)           1.308    45.418    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166_n_4
    SLICE_X26Y22         LUT6 (Prop_lut6_I0_O)        0.306    45.724 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_898/O
                         net (fo=2, routed)           1.059    46.783    design_1_i/hsv_to_rgb_0/inst/R[7]_i_898_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I0_O)        0.124    46.907 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=1, routed)           0.000    46.907    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.457 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590/CO[3]
                         net (fo=1, routed)           0.009    47.466    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.800 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253/O[1]
                         net (fo=15, routed)          1.241    49.041    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253_n_6
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.303    49.344 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_941/O
                         net (fo=1, routed)           0.000    49.344    design_1_i/hsv_to_rgb_0/inst/R[7]_i_941_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.720 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637/CO[3]
                         net (fo=1, routed)           0.000    49.720    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.959 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289/O[2]
                         net (fo=13, routed)          1.382    51.341    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289_n_5
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.327    51.668 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_837/O
                         net (fo=12, routed)          1.224    52.892    design_1_i/hsv_to_rgb_0/inst/R[7]_i_837_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.326    53.218 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_143/O
                         net (fo=2, routed)           0.634    53.851    design_1_i/hsv_to_rgb_0/inst/R[0]_i_143_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I1_O)        0.124    53.975 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_147/O
                         net (fo=1, routed)           0.000    53.975    design_1_i/hsv_to_rgb_0/inst/R[0]_i_147_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.525 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.525    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.639 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235/CO[3]
                         net (fo=1, routed)           0.000    54.639    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227/O[2]
                         net (fo=2, routed)           1.280    56.158    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227_n_5
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.302    56.460 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_97/O
                         net (fo=2, routed)           0.726    57.186    design_1_i/hsv_to_rgb_0/inst/R[7]_i_97_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    57.310 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_101/O
                         net (fo=1, routed)           0.000    57.310    design_1_i/hsv_to_rgb_0/inst/R[7]_i_101_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.711 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.024 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233/O[3]
                         net (fo=9, routed)           1.478    59.502    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233_n_4
    SLICE_X21Y23         LUT3 (Prop_lut3_I0_O)        0.306    59.808 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_958/O
                         net (fo=1, routed)           0.473    60.281    design_1_i/hsv_to_rgb_0/inst/R[7]_i_958_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    60.831    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.948 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304/CO[3]
                         net (fo=1, routed)           0.000    60.948    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.167 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153/O[0]
                         net (fo=3, routed)           0.601    61.768    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153_n_7
    SLICE_X19Y24         LUT4 (Prop_lut4_I0_O)        0.295    62.063 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_298/O
                         net (fo=1, routed)           0.658    62.721    design_1_i/hsv_to_rgb_0/inst/R[7]_i_298_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    63.247 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.404 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68/CO[1]
                         net (fo=7, routed)           0.674    64.078    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68_n_2
    SLICE_X19Y27         LUT4 (Prop_lut4_I0_O)        0.329    64.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_45/O
                         net (fo=6, routed)           0.952    65.360    design_1_i/hsv_to_rgb_0/inst/R[7]_i_45_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124    65.484 f  design_1_i/hsv_to_rgb_0/inst/R[0]_i_3/O
                         net (fo=3, routed)           1.659    67.142    design_1_i/hsv_to_rgb_0/inst/R[0]_i_3_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I4_O)        0.152    67.294 f  design_1_i/hsv_to_rgb_0/inst/B[0]_i_2/O
                         net (fo=2, routed)           1.106    68.400    design_1_i/hsv_to_rgb_0/inst/B[0]_i_2_n_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.326    68.726 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_5/O
                         net (fo=7, routed)           0.862    69.588    design_1_i/hsv_to_rgb_0/inst/B[7]_i_5_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124    69.712 r  design_1_i/hsv_to_rgb_0/inst/B[6]_i_1/O
                         net (fo=1, routed)           0.000    69.712    design_1_i/hsv_to_rgb_0/inst/B[6]_i_1_n_0
    SLICE_X39Y44         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y44         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
                         clock pessimism              0.588    99.335    
                         clock uncertainty           -0.190    99.145    
    SLICE_X39Y44         FDCE (Setup_fdce_C_D)        0.031    99.176    design_1_i/hsv_to_rgb_0/inst/B_reg[6]
  -------------------------------------------------------------------
                         required time                         99.176    
                         arrival time                         -69.712    
  -------------------------------------------------------------------
                         slack                                 29.464    

Slack (MET) :             29.467ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.395ns  (logic 34.173ns (48.544%)  route 36.222ns (51.456%))
  Logic Levels:           83  (CARRY4=46 DSP48E1=4 LUT1=1 LUT2=2 LUT3=7 LUT4=7 LUT5=6 LUT6=10)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.672    -0.686    design_1_i/BTNs_test_0/inst/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.230 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.009     0.779    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.903 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.325     1.228    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.124     1.352 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.053     2.405    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.441 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.443    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.961 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[0]
                         net (fo=24, routed)          1.734     9.695    design_1_i/hsv_to_rgb_0/inst/R6__0_n_105
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.845 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_444/O
                         net (fo=2, routed)           0.490    10.335    design_1_i/hsv_to_rgb_0/inst/R6__1_i_444_n_0
    SLICE_X28Y11         LUT4 (Prop_lut4_I3_O)        0.328    10.663 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_448/O
                         net (fo=1, routed)           0.000    10.663    design_1_i/hsv_to_rgb_0/inst/R6__1_i_448_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.196 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_371/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/hsv_to_rgb_0/inst/R6__1_i_371_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_308/O[0]
                         net (fo=2, routed)           0.756    12.171    design_1_i/hsv_to_rgb_0/inst/R6__1_i_308_n_7
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.295    12.466 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_297/O
                         net (fo=2, routed)           0.702    13.168    design_1_i/hsv_to_rgb_0/inst/R6__1_i_297_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_301/O
                         net (fo=1, routed)           0.000    13.292    design_1_i/hsv_to_rgb_0/inst/R6__1_i_301_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.842 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/hsv_to_rgb_0/inst/R6__1_i_159_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.956 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/hsv_to_rgb_0/inst/R6__1_i_97_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.070    design_1_i/hsv_to_rgb_0/inst/R6__1_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.309 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_48/O[2]
                         net (fo=21, routed)          1.621    15.930    design_1_i/hsv_to_rgb_0/inst/R6__1_i_48_n_5
    SLICE_X34Y17         LUT3 (Prop_lut3_I1_O)        0.302    16.232 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.338    16.570    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.077 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    17.077    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.411 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/O[1]
                         net (fo=3, routed)           0.808    18.219    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_355/O
                         net (fo=1, routed)           0.000    18.522    design_1_i/hsv_to_rgb_0/inst/R6__1_i_355_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.055 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.055    design_1_i/hsv_to_rgb_0/inst/R6__1_i_185_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.172 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.172    design_1_i/hsv_to_rgb_0/inst/R6__1_i_119_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.289    design_1_i/hsv_to_rgb_0/inst/R6__1_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.446 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=78, routed)          0.807    20.253    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X32Y26         LUT5 (Prop_lut5_I3_O)        0.332    20.585 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_26/O
                         net (fo=1, routed)           0.000    20.585    design_1_i/hsv_to_rgb_0/inst/R6__1_i_26_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.118 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.118    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.235 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.235    design_1_i/hsv_to_rgb_0/inst/R6__1_i_7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.454 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_6/O[0]
                         net (fo=1, routed)           0.587    22.041    design_1_i/hsv_to_rgb_0/inst/R70_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    26.248 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    26.250    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.768 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.125    28.893    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.153    29.046 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_865/O
                         net (fo=4, routed)           0.789    29.835    design_1_i/hsv_to_rgb_0/inst/R[0]_i_865_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.327    30.162 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_905/O
                         net (fo=1, routed)           0.000    30.162    design_1_i/hsv_to_rgb_0/inst/R[0]_i_905_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.538 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878/CO[3]
                         net (fo=1, routed)           0.000    30.538    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.655 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.655    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.772 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    30.772    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.889 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.889    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.009    31.015    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.338 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812/O[1]
                         net (fo=2, routed)           0.819    32.157    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.334    32.491 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771/O
                         net (fo=2, routed)           0.469    32.960    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.326    33.286 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775/O
                         net (fo=1, routed)           0.000    33.286    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.836 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662/CO[3]
                         net (fo=1, routed)           0.000    33.836    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.149 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420/O[3]
                         net (fo=6, routed)           1.109    35.258    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420_n_4
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.306    35.564 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799/O
                         net (fo=1, routed)           0.000    35.564    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.097 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681/CO[3]
                         net (fo=1, routed)           0.000    36.097    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.214 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    36.214    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.537 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201/O[1]
                         net (fo=3, routed)           1.074    37.611    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201_n_6
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306    37.917 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436/O
                         net (fo=1, routed)           0.000    37.917    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.467 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196/CO[3]
                         net (fo=1, routed)           0.000    38.467    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.624 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934/CO[1]
                         net (fo=5, routed)           0.668    39.292    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934_n_2
    SLICE_X27Y31         LUT3 (Prop_lut3_I0_O)        0.329    39.621 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_937/O
                         net (fo=50, routed)          1.240    40.862    design_1_i/hsv_to_rgb_0/inst/R[7]_i_937_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.124    40.986 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_580/O
                         net (fo=1, routed)           0.000    40.986    design_1_i/hsv_to_rgb_0/inst/R[0]_i_580_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    41.519    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.738 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401/O[0]
                         net (fo=12, routed)          1.363    43.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401_n_7
    SLICE_X22Y21         LUT2 (Prop_lut2_I0_O)        0.295    43.396 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623/O
                         net (fo=1, routed)           0.000    43.396    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.797 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    43.797    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.110 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166/O[3]
                         net (fo=4, routed)           1.308    45.418    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166_n_4
    SLICE_X26Y22         LUT6 (Prop_lut6_I0_O)        0.306    45.724 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_898/O
                         net (fo=2, routed)           1.059    46.783    design_1_i/hsv_to_rgb_0/inst/R[7]_i_898_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I0_O)        0.124    46.907 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=1, routed)           0.000    46.907    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.457 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590/CO[3]
                         net (fo=1, routed)           0.009    47.466    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.800 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253/O[1]
                         net (fo=15, routed)          1.241    49.041    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253_n_6
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.303    49.344 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_941/O
                         net (fo=1, routed)           0.000    49.344    design_1_i/hsv_to_rgb_0/inst/R[7]_i_941_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.720 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637/CO[3]
                         net (fo=1, routed)           0.000    49.720    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.959 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289/O[2]
                         net (fo=13, routed)          1.382    51.341    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289_n_5
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.327    51.668 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_837/O
                         net (fo=12, routed)          1.224    52.892    design_1_i/hsv_to_rgb_0/inst/R[7]_i_837_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.326    53.218 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_143/O
                         net (fo=2, routed)           0.634    53.851    design_1_i/hsv_to_rgb_0/inst/R[0]_i_143_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I1_O)        0.124    53.975 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_147/O
                         net (fo=1, routed)           0.000    53.975    design_1_i/hsv_to_rgb_0/inst/R[0]_i_147_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.525 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.525    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.639 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235/CO[3]
                         net (fo=1, routed)           0.000    54.639    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227/O[2]
                         net (fo=2, routed)           1.280    56.158    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227_n_5
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.302    56.460 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_97/O
                         net (fo=2, routed)           0.726    57.186    design_1_i/hsv_to_rgb_0/inst/R[7]_i_97_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    57.310 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_101/O
                         net (fo=1, routed)           0.000    57.310    design_1_i/hsv_to_rgb_0/inst/R[7]_i_101_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.711 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.024 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233/O[3]
                         net (fo=9, routed)           1.478    59.502    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233_n_4
    SLICE_X21Y23         LUT3 (Prop_lut3_I0_O)        0.306    59.808 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_958/O
                         net (fo=1, routed)           0.473    60.281    design_1_i/hsv_to_rgb_0/inst/R[7]_i_958_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    60.831    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.948 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304/CO[3]
                         net (fo=1, routed)           0.000    60.948    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.167 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153/O[0]
                         net (fo=3, routed)           0.601    61.768    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153_n_7
    SLICE_X19Y24         LUT4 (Prop_lut4_I0_O)        0.295    62.063 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_298/O
                         net (fo=1, routed)           0.658    62.721    design_1_i/hsv_to_rgb_0/inst/R[7]_i_298_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    63.247 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.404 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68/CO[1]
                         net (fo=7, routed)           0.966    64.370    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68_n_2
    SLICE_X19Y27         LUT6 (Prop_lut6_I3_O)        0.329    64.699 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_8/O
                         net (fo=3, routed)           0.616    65.315    design_1_i/hsv_to_rgb_0/inst/R[3]_i_8_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I5_O)        0.124    65.439 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_52/O
                         net (fo=1, routed)           0.779    66.218    design_1_i/hsv_to_rgb_0/inst/R[7]_i_52_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I3_O)        0.124    66.342 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_17/O
                         net (fo=3, routed)           1.916    68.258    design_1_i/hsv_to_rgb_0/inst/R[7]_i_17_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.152    68.410 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_5/O
                         net (fo=8, routed)           0.973    69.383    design_1_i/hsv_to_rgb_0/inst/R[7]_i_5_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.326    69.709 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_1/O
                         net (fo=1, routed)           0.000    69.709    design_1_i/hsv_to_rgb_0/inst/R[5]_i_1_n_0
    SLICE_X36Y46         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y46         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
                         clock pessimism              0.588    99.335    
                         clock uncertainty           -0.190    99.145    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.031    99.176    design_1_i/hsv_to_rgb_0/inst/R_reg[5]
  -------------------------------------------------------------------
                         required time                         99.176    
                         arrival time                         -69.709    
  -------------------------------------------------------------------
                         slack                                 29.467    

Slack (MET) :             29.476ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.384ns  (logic 34.177ns (48.558%)  route 36.207ns (51.442%))
  Logic Levels:           83  (CARRY4=46 DSP48E1=4 LUT1=1 LUT2=2 LUT3=8 LUT4=7 LUT5=5 LUT6=10)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.672    -0.686    design_1_i/BTNs_test_0/inst/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.230 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.009     0.779    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.903 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.325     1.228    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.124     1.352 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.053     2.405    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.441 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.443    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.961 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[0]
                         net (fo=24, routed)          1.734     9.695    design_1_i/hsv_to_rgb_0/inst/R6__0_n_105
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.845 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_444/O
                         net (fo=2, routed)           0.490    10.335    design_1_i/hsv_to_rgb_0/inst/R6__1_i_444_n_0
    SLICE_X28Y11         LUT4 (Prop_lut4_I3_O)        0.328    10.663 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_448/O
                         net (fo=1, routed)           0.000    10.663    design_1_i/hsv_to_rgb_0/inst/R6__1_i_448_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.196 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_371/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/hsv_to_rgb_0/inst/R6__1_i_371_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_308/O[0]
                         net (fo=2, routed)           0.756    12.171    design_1_i/hsv_to_rgb_0/inst/R6__1_i_308_n_7
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.295    12.466 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_297/O
                         net (fo=2, routed)           0.702    13.168    design_1_i/hsv_to_rgb_0/inst/R6__1_i_297_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_301/O
                         net (fo=1, routed)           0.000    13.292    design_1_i/hsv_to_rgb_0/inst/R6__1_i_301_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.842 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/hsv_to_rgb_0/inst/R6__1_i_159_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.956 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/hsv_to_rgb_0/inst/R6__1_i_97_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.070    design_1_i/hsv_to_rgb_0/inst/R6__1_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.309 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_48/O[2]
                         net (fo=21, routed)          1.621    15.930    design_1_i/hsv_to_rgb_0/inst/R6__1_i_48_n_5
    SLICE_X34Y17         LUT3 (Prop_lut3_I1_O)        0.302    16.232 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.338    16.570    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.077 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    17.077    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.411 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/O[1]
                         net (fo=3, routed)           0.808    18.219    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_355/O
                         net (fo=1, routed)           0.000    18.522    design_1_i/hsv_to_rgb_0/inst/R6__1_i_355_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.055 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.055    design_1_i/hsv_to_rgb_0/inst/R6__1_i_185_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.172 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.172    design_1_i/hsv_to_rgb_0/inst/R6__1_i_119_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.289    design_1_i/hsv_to_rgb_0/inst/R6__1_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.446 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=78, routed)          0.807    20.253    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X32Y26         LUT5 (Prop_lut5_I3_O)        0.332    20.585 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_26/O
                         net (fo=1, routed)           0.000    20.585    design_1_i/hsv_to_rgb_0/inst/R6__1_i_26_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.118 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.118    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.235 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.235    design_1_i/hsv_to_rgb_0/inst/R6__1_i_7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.454 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_6/O[0]
                         net (fo=1, routed)           0.587    22.041    design_1_i/hsv_to_rgb_0/inst/R70_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    26.248 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    26.250    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.768 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.125    28.893    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.153    29.046 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_865/O
                         net (fo=4, routed)           0.789    29.835    design_1_i/hsv_to_rgb_0/inst/R[0]_i_865_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.327    30.162 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_905/O
                         net (fo=1, routed)           0.000    30.162    design_1_i/hsv_to_rgb_0/inst/R[0]_i_905_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.538 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878/CO[3]
                         net (fo=1, routed)           0.000    30.538    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.655 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.655    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.772 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    30.772    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.889 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.889    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.009    31.015    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.338 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812/O[1]
                         net (fo=2, routed)           0.819    32.157    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.334    32.491 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771/O
                         net (fo=2, routed)           0.469    32.960    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.326    33.286 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775/O
                         net (fo=1, routed)           0.000    33.286    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.836 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662/CO[3]
                         net (fo=1, routed)           0.000    33.836    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.149 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420/O[3]
                         net (fo=6, routed)           1.109    35.258    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420_n_4
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.306    35.564 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799/O
                         net (fo=1, routed)           0.000    35.564    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.097 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681/CO[3]
                         net (fo=1, routed)           0.000    36.097    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.214 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    36.214    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.537 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201/O[1]
                         net (fo=3, routed)           1.074    37.611    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201_n_6
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306    37.917 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436/O
                         net (fo=1, routed)           0.000    37.917    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.467 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196/CO[3]
                         net (fo=1, routed)           0.000    38.467    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.624 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934/CO[1]
                         net (fo=5, routed)           0.668    39.292    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934_n_2
    SLICE_X27Y31         LUT3 (Prop_lut3_I0_O)        0.329    39.621 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_937/O
                         net (fo=50, routed)          1.240    40.862    design_1_i/hsv_to_rgb_0/inst/R[7]_i_937_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.124    40.986 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_580/O
                         net (fo=1, routed)           0.000    40.986    design_1_i/hsv_to_rgb_0/inst/R[0]_i_580_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    41.519    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.738 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401/O[0]
                         net (fo=12, routed)          1.363    43.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401_n_7
    SLICE_X22Y21         LUT2 (Prop_lut2_I0_O)        0.295    43.396 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623/O
                         net (fo=1, routed)           0.000    43.396    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.797 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    43.797    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.110 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166/O[3]
                         net (fo=4, routed)           1.308    45.418    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166_n_4
    SLICE_X26Y22         LUT6 (Prop_lut6_I0_O)        0.306    45.724 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_898/O
                         net (fo=2, routed)           1.059    46.783    design_1_i/hsv_to_rgb_0/inst/R[7]_i_898_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I0_O)        0.124    46.907 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=1, routed)           0.000    46.907    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.457 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590/CO[3]
                         net (fo=1, routed)           0.009    47.466    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.800 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253/O[1]
                         net (fo=15, routed)          1.241    49.041    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253_n_6
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.303    49.344 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_941/O
                         net (fo=1, routed)           0.000    49.344    design_1_i/hsv_to_rgb_0/inst/R[7]_i_941_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.720 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637/CO[3]
                         net (fo=1, routed)           0.000    49.720    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.959 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289/O[2]
                         net (fo=13, routed)          1.382    51.341    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289_n_5
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.327    51.668 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_837/O
                         net (fo=12, routed)          1.224    52.892    design_1_i/hsv_to_rgb_0/inst/R[7]_i_837_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.326    53.218 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_143/O
                         net (fo=2, routed)           0.634    53.851    design_1_i/hsv_to_rgb_0/inst/R[0]_i_143_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I1_O)        0.124    53.975 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_147/O
                         net (fo=1, routed)           0.000    53.975    design_1_i/hsv_to_rgb_0/inst/R[0]_i_147_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.525 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.525    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.639 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235/CO[3]
                         net (fo=1, routed)           0.000    54.639    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227/O[2]
                         net (fo=2, routed)           1.280    56.158    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227_n_5
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.302    56.460 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_97/O
                         net (fo=2, routed)           0.726    57.186    design_1_i/hsv_to_rgb_0/inst/R[7]_i_97_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    57.310 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_101/O
                         net (fo=1, routed)           0.000    57.310    design_1_i/hsv_to_rgb_0/inst/R[7]_i_101_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.711 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.024 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233/O[3]
                         net (fo=9, routed)           1.478    59.502    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233_n_4
    SLICE_X21Y23         LUT3 (Prop_lut3_I0_O)        0.306    59.808 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_958/O
                         net (fo=1, routed)           0.473    60.281    design_1_i/hsv_to_rgb_0/inst/R[7]_i_958_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    60.831    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.948 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304/CO[3]
                         net (fo=1, routed)           0.000    60.948    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.167 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153/O[0]
                         net (fo=3, routed)           0.601    61.768    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153_n_7
    SLICE_X19Y24         LUT4 (Prop_lut4_I0_O)        0.295    62.063 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_298/O
                         net (fo=1, routed)           0.658    62.721    design_1_i/hsv_to_rgb_0/inst/R[7]_i_298_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    63.247 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.404 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68/CO[1]
                         net (fo=7, routed)           0.698    64.102    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68_n_2
    SLICE_X19Y27         LUT6 (Prop_lut6_I3_O)        0.329    64.431 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_9/O
                         net (fo=4, routed)           1.356    65.786    design_1_i/hsv_to_rgb_0/inst/R[3]_i_9_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I4_O)        0.124    65.910 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_4/O
                         net (fo=3, routed)           1.577    67.487    design_1_i/hsv_to_rgb_0/inst/R[3]_i_4_n_0
    SLICE_X38Y42         LUT5 (Prop_lut5_I0_O)        0.124    67.611 f  design_1_i/hsv_to_rgb_0/inst/R[3]_i_2/O
                         net (fo=3, routed)           0.736    68.347    design_1_i/hsv_to_rgb_0/inst/R[3]_i_2_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.150    68.497 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_6/O
                         net (fo=7, routed)           0.869    69.366    design_1_i/hsv_to_rgb_0/inst/R[7]_i_6_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.332    69.698 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1/O
                         net (fo=1, routed)           0.000    69.698    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1_n_0
    SLICE_X37Y46         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y46         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
                         clock pessimism              0.588    99.335    
                         clock uncertainty           -0.190    99.145    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.029    99.174    design_1_i/hsv_to_rgb_0/inst/R_reg[6]
  -------------------------------------------------------------------
                         required time                         99.174    
                         arrival time                         -69.698    
  -------------------------------------------------------------------
                         slack                                 29.476    

Slack (MET) :             29.481ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.379ns  (logic 34.067ns (48.405%)  route 36.312ns (51.595%))
  Logic Levels:           84  (CARRY4=46 DSP48E1=4 LUT1=1 LUT2=2 LUT3=7 LUT4=9 LUT5=5 LUT6=10)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.672    -0.686    design_1_i/BTNs_test_0/inst/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.230 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.009     0.779    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.903 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.325     1.228    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.124     1.352 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.053     2.405    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.441 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.443    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.961 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[0]
                         net (fo=24, routed)          1.734     9.695    design_1_i/hsv_to_rgb_0/inst/R6__0_n_105
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.845 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_444/O
                         net (fo=2, routed)           0.490    10.335    design_1_i/hsv_to_rgb_0/inst/R6__1_i_444_n_0
    SLICE_X28Y11         LUT4 (Prop_lut4_I3_O)        0.328    10.663 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_448/O
                         net (fo=1, routed)           0.000    10.663    design_1_i/hsv_to_rgb_0/inst/R6__1_i_448_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.196 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_371/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/hsv_to_rgb_0/inst/R6__1_i_371_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_308/O[0]
                         net (fo=2, routed)           0.756    12.171    design_1_i/hsv_to_rgb_0/inst/R6__1_i_308_n_7
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.295    12.466 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_297/O
                         net (fo=2, routed)           0.702    13.168    design_1_i/hsv_to_rgb_0/inst/R6__1_i_297_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_301/O
                         net (fo=1, routed)           0.000    13.292    design_1_i/hsv_to_rgb_0/inst/R6__1_i_301_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.842 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/hsv_to_rgb_0/inst/R6__1_i_159_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.956 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/hsv_to_rgb_0/inst/R6__1_i_97_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.070    design_1_i/hsv_to_rgb_0/inst/R6__1_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.309 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_48/O[2]
                         net (fo=21, routed)          1.621    15.930    design_1_i/hsv_to_rgb_0/inst/R6__1_i_48_n_5
    SLICE_X34Y17         LUT3 (Prop_lut3_I1_O)        0.302    16.232 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.338    16.570    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.077 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    17.077    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.411 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/O[1]
                         net (fo=3, routed)           0.808    18.219    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_355/O
                         net (fo=1, routed)           0.000    18.522    design_1_i/hsv_to_rgb_0/inst/R6__1_i_355_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.055 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.055    design_1_i/hsv_to_rgb_0/inst/R6__1_i_185_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.172 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.172    design_1_i/hsv_to_rgb_0/inst/R6__1_i_119_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.289    design_1_i/hsv_to_rgb_0/inst/R6__1_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.446 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=78, routed)          0.807    20.253    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X32Y26         LUT5 (Prop_lut5_I3_O)        0.332    20.585 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_26/O
                         net (fo=1, routed)           0.000    20.585    design_1_i/hsv_to_rgb_0/inst/R6__1_i_26_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.118 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.118    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.235 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.235    design_1_i/hsv_to_rgb_0/inst/R6__1_i_7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.454 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_6/O[0]
                         net (fo=1, routed)           0.587    22.041    design_1_i/hsv_to_rgb_0/inst/R70_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    26.248 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    26.250    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.768 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.125    28.893    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.153    29.046 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_865/O
                         net (fo=4, routed)           0.789    29.835    design_1_i/hsv_to_rgb_0/inst/R[0]_i_865_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.327    30.162 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_905/O
                         net (fo=1, routed)           0.000    30.162    design_1_i/hsv_to_rgb_0/inst/R[0]_i_905_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.538 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878/CO[3]
                         net (fo=1, routed)           0.000    30.538    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.655 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.655    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.772 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    30.772    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.889 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.889    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.009    31.015    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.338 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812/O[1]
                         net (fo=2, routed)           0.819    32.157    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.334    32.491 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771/O
                         net (fo=2, routed)           0.469    32.960    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.326    33.286 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775/O
                         net (fo=1, routed)           0.000    33.286    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.836 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662/CO[3]
                         net (fo=1, routed)           0.000    33.836    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.149 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420/O[3]
                         net (fo=6, routed)           1.109    35.258    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420_n_4
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.306    35.564 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799/O
                         net (fo=1, routed)           0.000    35.564    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.097 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681/CO[3]
                         net (fo=1, routed)           0.000    36.097    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.214 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    36.214    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.537 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201/O[1]
                         net (fo=3, routed)           1.074    37.611    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201_n_6
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306    37.917 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436/O
                         net (fo=1, routed)           0.000    37.917    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.467 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196/CO[3]
                         net (fo=1, routed)           0.000    38.467    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.624 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934/CO[1]
                         net (fo=5, routed)           0.668    39.292    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934_n_2
    SLICE_X27Y31         LUT3 (Prop_lut3_I0_O)        0.329    39.621 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_937/O
                         net (fo=50, routed)          1.240    40.862    design_1_i/hsv_to_rgb_0/inst/R[7]_i_937_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.124    40.986 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_580/O
                         net (fo=1, routed)           0.000    40.986    design_1_i/hsv_to_rgb_0/inst/R[0]_i_580_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    41.519    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.738 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401/O[0]
                         net (fo=12, routed)          1.363    43.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401_n_7
    SLICE_X22Y21         LUT2 (Prop_lut2_I0_O)        0.295    43.396 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623/O
                         net (fo=1, routed)           0.000    43.396    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.797 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    43.797    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.110 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166/O[3]
                         net (fo=4, routed)           1.308    45.418    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166_n_4
    SLICE_X26Y22         LUT6 (Prop_lut6_I0_O)        0.306    45.724 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_898/O
                         net (fo=2, routed)           1.059    46.783    design_1_i/hsv_to_rgb_0/inst/R[7]_i_898_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I0_O)        0.124    46.907 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=1, routed)           0.000    46.907    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.457 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590/CO[3]
                         net (fo=1, routed)           0.009    47.466    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.800 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253/O[1]
                         net (fo=15, routed)          1.241    49.041    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253_n_6
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.303    49.344 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_941/O
                         net (fo=1, routed)           0.000    49.344    design_1_i/hsv_to_rgb_0/inst/R[7]_i_941_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.720 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637/CO[3]
                         net (fo=1, routed)           0.000    49.720    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.959 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289/O[2]
                         net (fo=13, routed)          1.382    51.341    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289_n_5
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.327    51.668 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_837/O
                         net (fo=12, routed)          1.224    52.892    design_1_i/hsv_to_rgb_0/inst/R[7]_i_837_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.326    53.218 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_143/O
                         net (fo=2, routed)           0.634    53.851    design_1_i/hsv_to_rgb_0/inst/R[0]_i_143_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I1_O)        0.124    53.975 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_147/O
                         net (fo=1, routed)           0.000    53.975    design_1_i/hsv_to_rgb_0/inst/R[0]_i_147_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.525 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.525    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.639 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235/CO[3]
                         net (fo=1, routed)           0.000    54.639    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227/O[2]
                         net (fo=2, routed)           1.280    56.158    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227_n_5
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.302    56.460 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_97/O
                         net (fo=2, routed)           0.726    57.186    design_1_i/hsv_to_rgb_0/inst/R[7]_i_97_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    57.310 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_101/O
                         net (fo=1, routed)           0.000    57.310    design_1_i/hsv_to_rgb_0/inst/R[7]_i_101_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.711 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.024 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233/O[3]
                         net (fo=9, routed)           1.478    59.502    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233_n_4
    SLICE_X21Y23         LUT3 (Prop_lut3_I0_O)        0.306    59.808 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_958/O
                         net (fo=1, routed)           0.473    60.281    design_1_i/hsv_to_rgb_0/inst/R[7]_i_958_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    60.831    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.948 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304/CO[3]
                         net (fo=1, routed)           0.000    60.948    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.167 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153/O[0]
                         net (fo=3, routed)           0.601    61.768    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153_n_7
    SLICE_X19Y24         LUT4 (Prop_lut4_I0_O)        0.295    62.063 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_298/O
                         net (fo=1, routed)           0.658    62.721    design_1_i/hsv_to_rgb_0/inst/R[7]_i_298_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    63.247 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.404 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68/CO[1]
                         net (fo=7, routed)           0.674    64.078    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68_n_2
    SLICE_X19Y27         LUT4 (Prop_lut4_I0_O)        0.329    64.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_45/O
                         net (fo=6, routed)           0.952    65.360    design_1_i/hsv_to_rgb_0/inst/R[7]_i_45_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124    65.484 f  design_1_i/hsv_to_rgb_0/inst/R[0]_i_3/O
                         net (fo=3, routed)           1.427    66.910    design_1_i/hsv_to_rgb_0/inst/R[0]_i_3_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124    67.034 f  design_1_i/hsv_to_rgb_0/inst/G[0]_i_2/O
                         net (fo=2, routed)           0.886    67.920    design_1_i/hsv_to_rgb_0/inst/G[0]_i_2_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124    68.044 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_7/O
                         net (fo=1, routed)           0.466    68.510    design_1_i/hsv_to_rgb_0/inst/G[7]_i_7_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124    68.634 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_6/O
                         net (fo=8, routed)           0.935    69.569    design_1_i/hsv_to_rgb_0/inst/G[7]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.124    69.693 r  design_1_i/hsv_to_rgb_0/inst/G[0]_i_1/O
                         net (fo=1, routed)           0.000    69.693    design_1_i/hsv_to_rgb_0/inst/G[0]_i_1_n_0
    SLICE_X39Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
                         clock pessimism              0.588    99.335    
                         clock uncertainty           -0.190    99.145    
    SLICE_X39Y45         FDCE (Setup_fdce_C_D)        0.029    99.174    design_1_i/hsv_to_rgb_0/inst/G_reg[0]
  -------------------------------------------------------------------
                         required time                         99.174    
                         arrival time                         -69.693    
  -------------------------------------------------------------------
                         slack                                 29.481    

Slack (MET) :             29.484ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.378ns  (logic 34.067ns (48.405%)  route 36.311ns (51.595%))
  Logic Levels:           84  (CARRY4=46 DSP48E1=4 LUT1=1 LUT2=2 LUT3=7 LUT4=9 LUT5=5 LUT6=10)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.672    -0.686    design_1_i/BTNs_test_0/inst/clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.230 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.009     0.779    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124     0.903 f  design_1_i/hsv_to_rgb_0/inst/R6_i_10/O
                         net (fo=4, routed)           0.325     1.228    design_1_i/hsv_to_rgb_0/inst/R6_i_10_n_0
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.124     1.352 r  design_1_i/hsv_to_rgb_0/inst/R6_i_1/O
                         net (fo=23, routed)          1.053     2.405    design_1_i/hsv_to_rgb_0/inst/R6_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.441 r  design_1_i/hsv_to_rgb_0/inst/R6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.443    design_1_i/hsv_to_rgb_0/inst/R6_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.961 r  design_1_i/hsv_to_rgb_0/inst/R6__0/P[0]
                         net (fo=24, routed)          1.734     9.695    design_1_i/hsv_to_rgb_0/inst/R6__0_n_105
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.845 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_444/O
                         net (fo=2, routed)           0.490    10.335    design_1_i/hsv_to_rgb_0/inst/R6__1_i_444_n_0
    SLICE_X28Y11         LUT4 (Prop_lut4_I3_O)        0.328    10.663 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_448/O
                         net (fo=1, routed)           0.000    10.663    design_1_i/hsv_to_rgb_0/inst/R6__1_i_448_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.196 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_371/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/hsv_to_rgb_0/inst/R6__1_i_371_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.415 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_308/O[0]
                         net (fo=2, routed)           0.756    12.171    design_1_i/hsv_to_rgb_0/inst/R6__1_i_308_n_7
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.295    12.466 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_297/O
                         net (fo=2, routed)           0.702    13.168    design_1_i/hsv_to_rgb_0/inst/R6__1_i_297_n_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_301/O
                         net (fo=1, routed)           0.000    13.292    design_1_i/hsv_to_rgb_0/inst/R6__1_i_301_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.842 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.842    design_1_i/hsv_to_rgb_0/inst/R6__1_i_159_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.956 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_97/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/hsv_to_rgb_0/inst/R6__1_i_97_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.070    design_1_i/hsv_to_rgb_0/inst/R6__1_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.309 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_48/O[2]
                         net (fo=21, routed)          1.621    15.930    design_1_i/hsv_to_rgb_0/inst/R6__1_i_48_n_5
    SLICE_X34Y17         LUT3 (Prop_lut3_I1_O)        0.302    16.232 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_405/O
                         net (fo=1, routed)           0.338    16.570    design_1_i/hsv_to_rgb_0/inst/R6__1_i_405_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.077 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_339/CO[3]
                         net (fo=1, routed)           0.000    17.077    design_1_i/hsv_to_rgb_0/inst/R6__1_i_339_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.411 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_176/O[1]
                         net (fo=3, routed)           0.808    18.219    design_1_i/hsv_to_rgb_0/inst/R6__1_i_176_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I1_O)        0.303    18.522 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_355/O
                         net (fo=1, routed)           0.000    18.522    design_1_i/hsv_to_rgb_0/inst/R6__1_i_355_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.055 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.055    design_1_i/hsv_to_rgb_0/inst/R6__1_i_185_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.172 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.172    design_1_i/hsv_to_rgb_0/inst/R6__1_i_119_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.289 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.289    design_1_i/hsv_to_rgb_0/inst/R6__1_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.446 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_41/CO[1]
                         net (fo=78, routed)          0.807    20.253    design_1_i/hsv_to_rgb_0/inst/R6__1_i_41_n_2
    SLICE_X32Y26         LUT5 (Prop_lut5_I3_O)        0.332    20.585 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_26/O
                         net (fo=1, routed)           0.000    20.585    design_1_i/hsv_to_rgb_0/inst/R6__1_i_26_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.118 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.118    design_1_i/hsv_to_rgb_0/inst/R6__1_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.235 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.235    design_1_i/hsv_to_rgb_0/inst/R6__1_i_7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.454 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_6/O[0]
                         net (fo=1, routed)           0.587    22.041    design_1_i/hsv_to_rgb_0/inst/R70_in[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    26.248 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    26.250    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.768 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.125    28.893    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.153    29.046 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_865/O
                         net (fo=4, routed)           0.789    29.835    design_1_i/hsv_to_rgb_0/inst/R[0]_i_865_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.327    30.162 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_905/O
                         net (fo=1, routed)           0.000    30.162    design_1_i/hsv_to_rgb_0/inst/R[0]_i_905_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.538 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878/CO[3]
                         net (fo=1, routed)           0.000    30.538    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_878_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.655 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    30.655    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_859_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.772 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    30.772    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_858_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.889 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.889    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_822_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.009    31.015    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_810_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.338 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812/O[1]
                         net (fo=2, routed)           0.819    32.157    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_812_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.334    32.491 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771/O
                         net (fo=2, routed)           0.469    32.960    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1771_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I3_O)        0.326    33.286 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775/O
                         net (fo=1, routed)           0.000    33.286    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1775_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.836 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662/CO[3]
                         net (fo=1, routed)           0.000    33.836    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1662_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.149 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420/O[3]
                         net (fo=6, routed)           1.109    35.258    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1420_n_4
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.306    35.564 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799/O
                         net (fo=1, routed)           0.000    35.564    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1799_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.097 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681/CO[3]
                         net (fo=1, routed)           0.000    36.097    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1681_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.214 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    36.214    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1438_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.537 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201/O[1]
                         net (fo=3, routed)           1.074    37.611    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1201_n_6
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.306    37.917 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436/O
                         net (fo=1, routed)           0.000    37.917    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1436_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.467 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196/CO[3]
                         net (fo=1, routed)           0.000    38.467    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1196_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.624 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934/CO[1]
                         net (fo=5, routed)           0.668    39.292    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_934_n_2
    SLICE_X27Y31         LUT3 (Prop_lut3_I0_O)        0.329    39.621 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_937/O
                         net (fo=50, routed)          1.240    40.862    design_1_i/hsv_to_rgb_0/inst/R[7]_i_937_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.124    40.986 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_580/O
                         net (fo=1, routed)           0.000    40.986    design_1_i/hsv_to_rgb_0/inst/R[0]_i_580_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.519 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    41.519    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_397_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.738 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401/O[0]
                         net (fo=12, routed)          1.363    43.101    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1401_n_7
    SLICE_X22Y21         LUT2 (Prop_lut2_I0_O)        0.295    43.396 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623/O
                         net (fo=1, routed)           0.000    43.396    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1623_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.797 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378/CO[3]
                         net (fo=1, routed)           0.000    43.797    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1378_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.110 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166/O[3]
                         net (fo=4, routed)           1.308    45.418    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1166_n_4
    SLICE_X26Y22         LUT6 (Prop_lut6_I0_O)        0.306    45.724 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_898/O
                         net (fo=2, routed)           1.059    46.783    design_1_i/hsv_to_rgb_0/inst/R[7]_i_898_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I0_O)        0.124    46.907 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=1, routed)           0.000    46.907    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.457 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590/CO[3]
                         net (fo=1, routed)           0.009    47.466    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_590_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.800 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253/O[1]
                         net (fo=15, routed)          1.241    49.041    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_253_n_6
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.303    49.344 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_941/O
                         net (fo=1, routed)           0.000    49.344    design_1_i/hsv_to_rgb_0/inst/R[7]_i_941_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.720 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637/CO[3]
                         net (fo=1, routed)           0.000    49.720    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_637_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.959 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289/O[2]
                         net (fo=13, routed)          1.382    51.341    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_289_n_5
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.327    51.668 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_837/O
                         net (fo=12, routed)          1.224    52.892    design_1_i/hsv_to_rgb_0/inst/R[7]_i_837_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I3_O)        0.326    53.218 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_143/O
                         net (fo=2, routed)           0.634    53.851    design_1_i/hsv_to_rgb_0/inst/R[0]_i_143_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I1_O)        0.124    53.975 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_147/O
                         net (fo=1, routed)           0.000    53.975    design_1_i/hsv_to_rgb_0/inst/R[0]_i_147_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.525 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    54.525    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_62_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.639 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235/CO[3]
                         net (fo=1, routed)           0.000    54.639    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_235_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.878 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227/O[2]
                         net (fo=2, routed)           1.280    56.158    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_227_n_5
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.302    56.460 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_97/O
                         net (fo=2, routed)           0.726    57.186    design_1_i/hsv_to_rgb_0/inst/R[7]_i_97_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    57.310 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_101/O
                         net (fo=1, routed)           0.000    57.310    design_1_i/hsv_to_rgb_0/inst/R[7]_i_101_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.711 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_46_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.024 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233/O[3]
                         net (fo=9, routed)           1.478    59.502    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1233_n_4
    SLICE_X21Y23         LUT3 (Prop_lut3_I0_O)        0.306    59.808 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_958/O
                         net (fo=1, routed)           0.473    60.281    design_1_i/hsv_to_rgb_0/inst/R[7]_i_958_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.831 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    60.831    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_652_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.948 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304/CO[3]
                         net (fo=1, routed)           0.000    60.948    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_304_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.167 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153/O[0]
                         net (fo=3, routed)           0.601    61.768    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_153_n_7
    SLICE_X19Y24         LUT4 (Prop_lut4_I0_O)        0.295    62.063 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_298/O
                         net (fo=1, routed)           0.658    62.721    design_1_i/hsv_to_rgb_0/inst/R[7]_i_298_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    63.247 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_148_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.404 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68/CO[1]
                         net (fo=7, routed)           0.674    64.078    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_68_n_2
    SLICE_X19Y27         LUT4 (Prop_lut4_I0_O)        0.329    64.407 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_45/O
                         net (fo=6, routed)           0.952    65.360    design_1_i/hsv_to_rgb_0/inst/R[7]_i_45_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124    65.484 f  design_1_i/hsv_to_rgb_0/inst/R[0]_i_3/O
                         net (fo=3, routed)           1.427    66.910    design_1_i/hsv_to_rgb_0/inst/R[0]_i_3_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124    67.034 f  design_1_i/hsv_to_rgb_0/inst/G[0]_i_2/O
                         net (fo=2, routed)           0.886    67.920    design_1_i/hsv_to_rgb_0/inst/G[0]_i_2_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124    68.044 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_7/O
                         net (fo=1, routed)           0.466    68.510    design_1_i/hsv_to_rgb_0/inst/G[7]_i_7_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124    68.634 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_6/O
                         net (fo=8, routed)           0.934    69.568    design_1_i/hsv_to_rgb_0/inst/G[7]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.124    69.692 r  design_1_i/hsv_to_rgb_0/inst/G[3]_i_1/O
                         net (fo=1, routed)           0.000    69.692    design_1_i/hsv_to_rgb_0/inst/G[3]_i_1_n_0
    SLICE_X39Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                         clock pessimism              0.588    99.335    
                         clock uncertainty           -0.190    99.145    
    SLICE_X39Y45         FDCE (Setup_fdce_C_D)        0.031    99.176    design_1_i/hsv_to_rgb_0/inst/G_reg[3]
  -------------------------------------------------------------------
                         required time                         99.176    
                         arrival time                         -69.692    
  -------------------------------------------------------------------
                         slack                                 29.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.578    -0.482    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y77         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  design_1_i/BTNs_test_0/inst/counter2_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.222    design_1_i/BTNs_test_0/inst/counter2_reg[11]
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  design_1_i/BTNs_test_0/inst/counter2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    design_1_i/BTNs_test_0/inst/counter2_reg[8]_i_1_n_4
    SLICE_X43Y77         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.845    -0.718    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y77         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[11]/C
                         clock pessimism              0.235    -0.482    
    SLICE_X43Y77         FDRE (Hold_fdre_C_D)         0.105    -0.377    design_1_i/BTNs_test_0/inst/counter2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.587    -0.473    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.213    design_1_i/BTNs_test_0/inst/counter1_reg[11]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.105 r  design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1_n_4
    SLICE_X43Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.105    -0.368    design_1_i/BTNs_test_0/inst/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.586    -0.474    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.214    design_1_i/BTNs_test_0/inst/counter1_reg[15]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1_n_4
    SLICE_X43Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.856    -0.707    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/BTNs_test_0/inst/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.586    -0.474    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.214    design_1_i/BTNs_test_0/inst/counter1_reg[19]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1_n_4
    SLICE_X43Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.856    -0.707    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/BTNs_test_0/inst/counter1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.587    -0.473    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.213    design_1_i/BTNs_test_0/inst/counter1_reg[3]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.105 r  design_1_i/BTNs_test_0/inst/counter1_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BTNs_test_0/inst/counter1_reg[0]_i_2_n_4
    SLICE_X43Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.105    -0.368    design_1_i/BTNs_test_0/inst/counter1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.587    -0.473    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.213    design_1_i/BTNs_test_0/inst/counter1_reg[7]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.105 r  design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1_n_4
    SLICE_X43Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.105    -0.368    design_1_i/BTNs_test_0/inst/counter1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.578    -0.482    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  design_1_i/BTNs_test_0/inst/counter2_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.222    design_1_i/BTNs_test_0/inst/counter2_reg[15]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  design_1_i/BTNs_test_0/inst/counter2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    design_1_i/BTNs_test_0/inst/counter2_reg[12]_i_1_n_4
    SLICE_X43Y78         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.846    -0.717    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[15]/C
                         clock pessimism              0.234    -0.482    
    SLICE_X43Y78         FDRE (Hold_fdre_C_D)         0.105    -0.377    design_1_i/BTNs_test_0/inst/counter2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.579    -0.481    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y79         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  design_1_i/BTNs_test_0/inst/counter2_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.221    design_1_i/BTNs_test_0/inst/counter2_reg[19]
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  design_1_i/BTNs_test_0/inst/counter2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    design_1_i/BTNs_test_0/inst/counter2_reg[16]_i_1_n_4
    SLICE_X43Y79         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.847    -0.716    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y79         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[19]/C
                         clock pessimism              0.234    -0.481    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.105    -0.376    design_1_i/BTNs_test_0/inst/counter2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.575    -0.485    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  design_1_i/BTNs_test_0/inst/counter2_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.225    design_1_i/BTNs_test_0/inst/counter2_reg[3]
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.117 r  design_1_i/BTNs_test_0/inst/counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.117    design_1_i/BTNs_test_0/inst/counter2_reg[0]_i_1_n_4
    SLICE_X43Y75         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.842    -0.721    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[3]/C
                         clock pessimism              0.235    -0.485    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.105    -0.380    design_1_i/BTNs_test_0/inst/counter2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.576    -0.484    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y76         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  design_1_i/BTNs_test_0/inst/counter2_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.224    design_1_i/BTNs_test_0/inst/counter2_reg[7]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.116 r  design_1_i/BTNs_test_0/inst/counter2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.116    design_1_i/BTNs_test_0/inst/counter2_reg[4]_i_1_n_4
    SLICE_X43Y76         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.843    -0.720    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y76         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[7]/C
                         clock pessimism              0.235    -0.484    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.105    -0.379    design_1_i/BTNs_test_0/inst/counter2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y33     design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y33     design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y34     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y33     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y33     design_1_i/BTNs_test_0/inst/Hue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y34     design_1_i/BTNs_test_0/inst/Hue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y33     design_1_i/BTNs_test_0/inst/Hue_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y34     design_1_i/BTNs_test_0/inst/Hue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y33     design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y33     design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y33     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y33     design_1_i/BTNs_test_0/inst/Hue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y33     design_1_i/BTNs_test_0/inst/Hue_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y33     design_1_i/BTNs_test_0/inst/Hue_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y12     design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y12     design_1_i/BTNs_test_0/inst/Saturation_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y12     design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y12     design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y34     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y34     design_1_i/BTNs_test_0/inst/Hue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y34     design_1_i/BTNs_test_0/inst/Hue_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y13     design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y13     design_1_i/BTNs_test_0/inst/Saturation_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y59     design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y59     design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y60     design_1_i/BTNs_test_0/inst/counter1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y60     design_1_i/BTNs_test_0/inst/counter1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y60     design_1_i/BTNs_test_0/inst/counter1_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 2.354ns (41.024%)  route 3.384ns (58.976%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.758    -0.600    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  design_1_i/PWM_0/inst/temp2_reg[4]/Q
                         net (fo=1, routed)           0.651     0.507    design_1_i/PWM_0/inst/temp2[4]
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.124     0.631 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     0.631    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.201 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     2.542    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     2.855 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.392     4.247    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I2_O)        0.124     4.371 r  design_1_i/PWM_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.371    design_1_i/PWM_0/inst/i__carry_i_8__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.884 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.884    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.138 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     5.138    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X38Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X38Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.588    11.836    
                         clock uncertainty           -0.135    11.701    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.094    11.795    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.795    
                         arrival time                          -5.138    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 2.340ns (42.769%)  route 3.131ns (57.231%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.756    -0.602    design_1_i/PWM_0/inst/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.714     0.568    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.692 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.692    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.228 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     2.569    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     2.882 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.075     3.957    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.124     4.081 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     4.081    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.614 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     4.615    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.869 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.869    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X38Y50         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.473    11.704    
                         clock uncertainty           -0.135    11.569    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.094    11.663    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 2.390ns (45.377%)  route 2.877ns (54.623%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.758    -0.600    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  design_1_i/PWM_0/inst/temp2_reg[4]/Q
                         net (fo=1, routed)           0.651     0.507    design_1_i/PWM_0/inst/temp2[4]
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.124     0.631 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     0.631    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.201 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     2.542    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     2.855 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.885     3.740    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.864 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.864    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_8_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.396 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.396    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.667 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.667    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X36Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.588    11.836    
                         clock uncertainty           -0.135    11.701    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.046    11.747    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.747    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.463ns (33.814%)  route 2.864ns (66.186%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.758    -0.600    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  design_1_i/PWM_0/inst/temp2_reg[4]/Q
                         net (fo=1, routed)           0.651     0.507    design_1_i/PWM_0/inst/temp2[4]
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.124     0.631 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     0.631    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.201 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     2.542    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     2.855 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.871     3.726    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/C
                         clock pessimism              0.588    11.836    
                         clock uncertainty           -0.135    11.701    
    SLICE_X39Y47         FDRE (Setup_fdre_C_CE)      -0.205    11.496    design_1_i/PWM_0/inst/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                  7.769    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.463ns (33.814%)  route 2.864ns (66.186%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.758    -0.600    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  design_1_i/PWM_0/inst/temp2_reg[4]/Q
                         net (fo=1, routed)           0.651     0.507    design_1_i/PWM_0/inst/temp2[4]
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.124     0.631 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     0.631    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.201 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     2.542    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     2.855 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.871     3.726    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
                         clock pessimism              0.588    11.836    
                         clock uncertainty           -0.135    11.701    
    SLICE_X39Y47         FDRE (Setup_fdre_C_CE)      -0.205    11.496    design_1_i/PWM_0/inst/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                  7.769    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.429ns (33.956%)  route 2.779ns (66.044%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.756    -0.602    design_1_i/PWM_0/inst/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.714     0.568    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.692 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.692    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.228 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     2.569    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     2.882 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.724     3.606    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
                         clock pessimism              0.588    11.837    
                         clock uncertainty           -0.135    11.702    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    11.497    design_1_i/PWM_0/inst/temp2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.429ns (33.956%)  route 2.779ns (66.044%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.756    -0.602    design_1_i/PWM_0/inst/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.714     0.568    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.692 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.692    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.228 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     2.569    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     2.882 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.724     3.606    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
                         clock pessimism              0.588    11.837    
                         clock uncertainty           -0.135    11.702    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    11.497    design_1_i/PWM_0/inst/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.429ns (33.956%)  route 2.779ns (66.044%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.756    -0.602    design_1_i/PWM_0/inst/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.714     0.568    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.692 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.692    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.228 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     2.569    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     2.882 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.724     3.606    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/C
                         clock pessimism              0.588    11.837    
                         clock uncertainty           -0.135    11.702    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    11.497    design_1_i/PWM_0/inst/temp3_reg[0]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.429ns (33.956%)  route 2.779ns (66.044%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.756    -0.602    design_1_i/PWM_0/inst/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.714     0.568    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.692 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.692    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.228 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     2.569    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     2.882 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.724     3.606    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/C
                         clock pessimism              0.588    11.837    
                         clock uncertainty           -0.135    11.702    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    11.497    design_1_i/PWM_0/inst/temp3_reg[1]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.429ns (33.956%)  route 2.779ns (66.044%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.756    -0.602    design_1_i/PWM_0/inst/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.714     0.568    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.692 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.692    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.228 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     2.569    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     2.882 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.724     3.606    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
                         clock pessimism              0.588    11.837    
                         clock uncertainty           -0.135    11.702    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    11.497    design_1_i/PWM_0/inst/temp3_reg[2]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                  7.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.283ns (56.254%)  route 0.220ns (43.746%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.593    -0.467    design_1_i/PWM_0/inst/clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 f  design_1_i/PWM_0/inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.220    -0.106    design_1_i/PWM_0/inst/counter_reg_n_0_[8]
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.045    -0.061 r  design_1_i/PWM_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.061    design_1_i/PWM_0/inst/i__carry__0_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.036 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.036    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X38Y50         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.857    -0.706    design_1_i/PWM_0/inst/clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.129    -0.074    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.060%)  route 0.171ns (47.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.593    -0.467    design_1_i/PWM_0/inst/clk
    SLICE_X37Y48         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=10, routed)          0.171    -0.155    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.045    -0.110 r  design_1_i/PWM_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    design_1_i/PWM_0/inst/p_0_in[8]
    SLICE_X37Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
                         clock pessimism              0.249    -0.451    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092    -0.359    design_1_i/PWM_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.383%)  route 0.115ns (33.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.593    -0.467    design_1_i/PWM_0/inst/clk
    SLICE_X37Y47         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.339 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=11, routed)          0.115    -0.224    design_1_i/PWM_0/inst/counter_reg_n_0_[1]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.099    -0.125 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    design_1_i/PWM_0/inst/p_0_in[4]
    SLICE_X37Y47         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X37Y47         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.233    -0.467    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092    -0.375    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.322%)  route 0.191ns (50.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.593    -0.467    design_1_i/PWM_0/inst/clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=9, routed)           0.191    -0.135    design_1_i/PWM_0/inst/counter_reg_n_0_[6]
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.045    -0.090 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    design_1_i/PWM_0/inst/p_0_in[7]
    SLICE_X37Y48         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X37Y48         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.249    -0.451    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.092    -0.359    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.216%)  route 0.200ns (51.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.593    -0.467    design_1_i/PWM_0/inst/clk
    SLICE_X37Y48         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=10, routed)          0.200    -0.127    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.082 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    design_1_i/PWM_0/inst/p_0_in[6]
    SLICE_X37Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.249    -0.451    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.091    -0.360    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.559%)  route 0.189ns (50.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.593    -0.467    design_1_i/PWM_0/inst/clk
    SLICE_X37Y47         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.189    -0.137    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.045    -0.092 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    design_1_i/PWM_0/inst/p_0_in[3]
    SLICE_X37Y47         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X37Y47         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.233    -0.467    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092    -0.375    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.334%)  route 0.207ns (52.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.593    -0.467    design_1_i/PWM_0/inst/clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=10, routed)          0.207    -0.119    design_1_i/PWM_0/inst/counter_reg_n_0_[2]
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.074 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    design_1_i/PWM_0/inst/p_0_in[2]
    SLICE_X37Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.233    -0.467    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092    -0.375    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.283ns (56.391%)  route 0.219ns (43.609%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.593    -0.467    design_1_i/PWM_0/inst/clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 f  design_1_i/PWM_0/inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.219    -0.108    design_1_i/PWM_0/inst/counter_reg_n_0_[8]
    SLICE_X38Y48         LUT4 (Prop_lut4_I3_O)        0.045    -0.063 r  design_1_i/PWM_0/inst/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.063    design_1_i/PWM_0/inst/i__carry__0_i_1__0_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.034 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.034    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X38Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X38Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.249    -0.451    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.129    -0.322    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.187ns (38.179%)  route 0.303ns (61.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.593    -0.467    design_1_i/PWM_0/inst/clk
    SLICE_X37Y47         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.303    -0.024    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.046     0.022 r  design_1_i/PWM_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.022    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X37Y47         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X37Y47         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
                         clock pessimism              0.233    -0.467    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.107    -0.360    design_1_i/PWM_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.053%)  route 0.303ns (61.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.593    -0.467    design_1_i/PWM_0/inst/clk
    SLICE_X37Y47         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.326 f  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.303    -0.024    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.021 r  design_1_i/PWM_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.021    design_1_i/PWM_0/inst/p_0_in[0]
    SLICE_X37Y47         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X37Y47         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
                         clock pessimism              0.233    -0.467    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091    -0.376    design_1_i/PWM_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X37Y47     design_1_i/PWM_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X37Y47     design_1_i/PWM_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X37Y49     design_1_i/PWM_0/inst/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X37Y47     design_1_i/PWM_0/inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X37Y47     design_1_i/PWM_0/inst/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X37Y48     design_1_i/PWM_0/inst/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X37Y49     design_1_i/PWM_0/inst/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X37Y48     design_1_i/PWM_0/inst/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y50     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y47     design_1_i/PWM_0/inst/temp1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y47     design_1_i/PWM_0/inst/temp1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X35Y47     design_1_i/PWM_0/inst/temp1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X35Y47     design_1_i/PWM_0/inst/temp1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y47     design_1_i/PWM_0/inst/temp1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y47     design_1_i/PWM_0/inst/temp1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y47     design_1_i/PWM_0/inst/temp1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y47     design_1_i/PWM_0/inst/temp1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y47     design_1_i/PWM_0/inst/temp1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y47     design_1_i/PWM_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y47     design_1_i/PWM_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y49     design_1_i/PWM_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y47     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y47     design_1_i/PWM_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y48     design_1_i/PWM_0/inst/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y49     design_1_i/PWM_0/inst/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y48     design_1_i/PWM_0/inst/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y49     design_1_i/PWM_0/inst/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y48     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.382ns (33.439%)  route 4.741ns (66.561%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.755    -0.603    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.085 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=5, routed)           2.009     1.923    design_1_i/PWM_0/inst/G[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.047    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.583 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     3.924    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     4.237 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.392     5.629    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  design_1_i/PWM_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.753    design_1_i/PWM_0/inst/i__carry_i_8__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.266 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.266    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.520 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     6.520    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X38Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X38Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.303    11.550    
                         clock uncertainty           -0.310    11.241    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.094    11.335    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.335    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 2.402ns (35.181%)  route 4.425ns (64.819%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 11.231 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.755    -0.603    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.085 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=5, routed)           2.009     1.923    design_1_i/PWM_0/inst/G[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.047    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.583 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     3.924    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     4.237 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.075     5.313    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.437 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.437    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.970 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     5.970    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.224 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     6.224    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X38Y50         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.563    11.231    design_1_i/PWM_0/inst/clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.303    11.534    
                         clock uncertainty           -0.310    11.224    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.094    11.318    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.318    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 2.418ns (36.348%)  route 4.234ns (63.652%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.755    -0.603    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.085 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=5, routed)           2.009     1.923    design_1_i/PWM_0/inst/G[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.047    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.583 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     3.924    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     4.237 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.885     5.122    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.124     5.246 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     5.246    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_8_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.778 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.049 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     6.049    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X36Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.303    11.550    
                         clock uncertainty           -0.310    11.241    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.046    11.287    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.287    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.491ns (26.103%)  route 4.221ns (73.897%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.755    -0.603    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.085 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=5, routed)           2.009     1.923    design_1_i/PWM_0/inst/G[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.047    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.583 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     3.924    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     4.237 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.871     5.109    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/C
                         clock pessimism              0.303    11.550    
                         clock uncertainty           -0.310    11.241    
    SLICE_X39Y47         FDRE (Setup_fdre_C_CE)      -0.205    11.036    design_1_i/PWM_0/inst/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.491ns (26.103%)  route 4.221ns (73.897%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.755    -0.603    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.085 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=5, routed)           2.009     1.923    design_1_i/PWM_0/inst/G[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.047    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.583 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     3.924    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     4.237 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.871     5.109    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
                         clock pessimism              0.303    11.550    
                         clock uncertainty           -0.310    11.241    
    SLICE_X39Y47         FDRE (Setup_fdre_C_CE)      -0.205    11.036    design_1_i/PWM_0/inst/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.615ns (27.803%)  route 4.194ns (72.197%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.755    -0.603    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.085 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=5, routed)           2.009     1.923    design_1_i/PWM_0/inst/G[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.047    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.583 f  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     3.924    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     4.237 f  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.844     5.082    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.206 r  design_1_i/PWM_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     5.206    design_1_i/PWM_0/inst/p_0_in[8]
    SLICE_X37Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
                         clock pessimism              0.303    11.550    
                         clock uncertainty           -0.310    11.241    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.031    11.272    design_1_i/PWM_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.491ns (26.794%)  route 4.074ns (73.206%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.755    -0.603    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.085 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=5, routed)           2.009     1.923    design_1_i/PWM_0/inst/G[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.047    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.583 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     3.924    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     4.237 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.724     4.961    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
                         clock pessimism              0.303    11.551    
                         clock uncertainty           -0.310    11.242    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    11.037    design_1_i/PWM_0/inst/temp2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.491ns (26.794%)  route 4.074ns (73.206%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.755    -0.603    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.085 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=5, routed)           2.009     1.923    design_1_i/PWM_0/inst/G[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.047    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.583 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     3.924    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     4.237 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.724     4.961    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
                         clock pessimism              0.303    11.551    
                         clock uncertainty           -0.310    11.242    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    11.037    design_1_i/PWM_0/inst/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.491ns (26.794%)  route 4.074ns (73.206%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.755    -0.603    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.085 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=5, routed)           2.009     1.923    design_1_i/PWM_0/inst/G[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.047    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.583 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     3.924    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     4.237 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.724     4.961    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/C
                         clock pessimism              0.303    11.551    
                         clock uncertainty           -0.310    11.242    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    11.037    design_1_i/PWM_0/inst/temp3_reg[0]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.491ns (26.794%)  route 4.074ns (73.206%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         1.755    -0.603    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.085 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=5, routed)           2.009     1.923    design_1_i/PWM_0/inst/G[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.047    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.583 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.341     3.924    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.313     4.237 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.724     4.961    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/C
                         clock pessimism              0.303    11.551    
                         clock uncertainty           -0.310    11.242    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    11.037    design_1_i/PWM_0/inst/temp3_reg[1]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  6.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.164ns (19.191%)  route 0.691ns (80.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.304 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=5, routed)           0.691     0.386    design_1_i/PWM_0/inst/G[2]
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
                         clock pessimism              0.552    -0.149    
                         clock uncertainty            0.310     0.161    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.060     0.221    design_1_i/PWM_0/inst/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.465%)  route 0.715ns (83.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y44         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/Q
                         net (fo=5, routed)           0.715     0.388    design_1_i/PWM_0/inst/B[4]
    SLICE_X41Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.864    -0.699    design_1_i/PWM_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/C
                         clock pessimism              0.552    -0.147    
                         clock uncertainty            0.310     0.163    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.057     0.220    design_1_i/PWM_0/inst/temp3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.381ns (42.097%)  route 0.524ns (57.903%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=5, routed)           0.524     0.197    design_1_i/PWM_0/inst/R[2]
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.242 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.242    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_3_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.361 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.361    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.437 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.437    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X36Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.552    -0.149    
                         clock uncertainty            0.310     0.161    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.100     0.261    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.347ns (36.817%)  route 0.596ns (63.183%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/Q
                         net (fo=5, routed)           0.596     0.268    design_1_i/PWM_0/inst/G[4]
    SLICE_X38Y47         LUT5 (Prop_lut5_I1_O)        0.049     0.317 r  design_1_i/PWM_0/inst/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     0.317    design_1_i/PWM_0/inst/i__carry_i_2__1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.401 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.401    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.474 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.474    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X38Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X38Y48         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.552    -0.149    
                         clock uncertainty            0.310     0.161    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.129     0.290    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.128ns (15.389%)  route 0.704ns (84.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.340 r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/Q
                         net (fo=5, routed)           0.704     0.363    design_1_i/PWM_0/inst/G[6]
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.864    -0.699    design_1_i/PWM_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
                         clock pessimism              0.552    -0.147    
                         clock uncertainty            0.310     0.163    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)        -0.006     0.157    design_1_i/PWM_0/inst/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.141ns (15.819%)  route 0.750ns (84.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/Q
                         net (fo=5, routed)           0.750     0.423    design_1_i/PWM_0/inst/G[3]
    SLICE_X38Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X38Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.552    -0.149    
                         clock uncertainty            0.310     0.161    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.052     0.213    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.141ns (15.625%)  route 0.761ns (84.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/Q
                         net (fo=5, routed)           0.761     0.434    design_1_i/PWM_0/inst/G[0]
    SLICE_X38Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.862    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X38Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
                         clock pessimism              0.552    -0.149    
                         clock uncertainty            0.310     0.161    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.059     0.220    design_1_i/PWM_0/inst/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.027%)  route 0.739ns (83.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y46         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/Q
                         net (fo=5, routed)           0.739     0.411    design_1_i/PWM_0/inst/R[4]
    SLICE_X34Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.835    -0.728    design_1_i/PWM_0/inst/clk
    SLICE_X34Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/C
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.310     0.134    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.063     0.197    design_1_i/PWM_0/inst/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.141ns (15.886%)  route 0.747ns (84.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y44         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/Q
                         net (fo=5, routed)           0.747     0.419    design_1_i/PWM_0/inst/R[1]
    SLICE_X35Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.835    -0.728    design_1_i/PWM_0/inst/clk
    SLICE_X35Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/C
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.310     0.134    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.051     0.185    design_1_i/PWM_0/inst/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.539%)  route 0.766ns (84.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y46         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/Q
                         net (fo=5, routed)           0.766     0.439    design_1_i/PWM_0/inst/R[5]
    SLICE_X34Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.835    -0.728    design_1_i/PWM_0/inst/clk
    SLICE_X34Y47         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[5]/C
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.310     0.134    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.060     0.194    design_1_i/PWM_0/inst/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.245    





