Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Jan 06 22:36:08 2023
| Host         : thb running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LinearFitting_control_sets_placed.rpt
| Design       : LinearFitting
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |   158 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           24 |
| Yes          | No                    | No                     |              36 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             330 |           96 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------------------------+----------------------------------------+------------------+----------------+
|            Clock Signal           |            Enable Signal            |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------------+-------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                    | bluetooth/p_0_in[6]                 | rst_IBUF                               |                1 |              1 |
|  bluetooth/E[0]                   |                                     | bluetooth/AS[0]                        |                1 |              1 |
|  clk_IBUF_BUFG                    | bluetooth/p_0_in[2]                 | rst_IBUF                               |                1 |              1 |
|  bluetooth/E[2]                   |                                     | bluetooth/AR[0]                        |                1 |              1 |
|  clk_IBUF_BUFG                    | bluetooth/p_0_in[3]                 | rst_IBUF                               |                1 |              1 |
|  clk_IBUF_BUFG                    | bluetooth/p_0_in[4]                 | rst_IBUF                               |                1 |              1 |
|  clk_IBUF_BUFG                    | bluetooth/p_0_in[5]                 | rst_IBUF                               |                1 |              1 |
|  clk_IBUF_BUFG                    |                                     | rst_IBUF                               |                1 |              1 |
|  div/inst/clk_out2                | cameraattrset/sccb/sio_c_i_2_n_0    | cameraattrset/sccb/sio_c_0             |                1 |              1 |
|  clk_IBUF_BUFG                    | bluetooth/p_0_in[7]                 | rst_IBUF                               |                1 |              1 |
|  clk_IBUF_BUFG                    | bluetooth/p_0_in[0]                 | rst_IBUF                               |                1 |              1 |
|  clk_IBUF_BUFG                    | bluetooth/p_0_in[1]                 | rst_IBUF                               |                1 |              1 |
|  bluetooth/red_out[3]             |                                     | bluetooth/AS[1]                        |                1 |              3 |
|  bluetooth/E[1]                   |                                     | bluetooth/AS[1]                        |                1 |              4 |
|  clk_IBUF_BUFG                    | bluetooth/second_count0             | rst_IBUF                               |                1 |              4 |
|  div/inst/clk_out2                | cameraattrset/sccb/data_temp0       |                                        |                2 |              4 |
|  div/inst/clk_out1                | vga/vgaposcontrol/E[0]              |                                        |                1 |              4 |
|  div/inst/clk_out2                |                                     |                                        |                4 |              6 |
|  display7/oData_inferred__0_n_0   |                                     |                                        |                2 |              7 |
|  div/inst/clk_out2                | cameraattrset/sccb/data_temp0       | cameraattrset/reginit/data_temp_reg[3] |                3 |             10 |
|  div/inst/clk_out1                |                                     | rst_IBUF                               |                8 |             12 |
|  div/inst/clk_out1                | vga/vgaposcontrol/y_poi[11]_i_1_n_0 | rst_IBUF                               |                5 |             12 |
|  clk_IBUF_BUFG                    | bluetooth/add_en                    | rst_IBUF                               |                4 |             15 |
|  div/inst/clk_out2                | cameraattrset/sccb/data_temp0       | rst_IBUF                               |                4 |             16 |
|  vga/vgaposcontrol/y_sum_reg[0]_1 |                                     |                                        |                7 |             19 |
|  pclk_IBUF_BUFG                   | cameragetdata/sel                   | cameragetdata/clear                    |                5 |             19 |
|  div/inst/clk_out2                | cameraattrset/sccb/E[0]             | rst_IBUF                               |                4 |             19 |
|  div/inst/clk_out2                |                                     | cameraattrset/sccb/count[20]_i_1_n_0   |                4 |             20 |
|  clk_IBUF_BUFG                    |                                     |                                        |               13 |             21 |
|  pclk_IBUF_BUFG                   |                                     | cameragetdata/clear                    |                7 |             21 |
|  pclk_IBUF_BUFG                   | vsync_IBUF                          |                                        |               14 |             28 |
|  div/inst/clk_out1                | vga/vgaposcontrol/red3__4_0         | clr_IBUF                               |               21 |             66 |
|  div/inst/clk_out1                | vga/x_sum0                          | vga/vgaposcontrol/num                  |               40 |            160 |
+-----------------------------------+-------------------------------------+----------------------------------------+------------------+----------------+


