

================================================================
== Vitis HLS Report for 'compute_rows_Pipeline_silu_loop2'
================================================================
* Date:           Mon Sep 29 22:11:44 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.291 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      794|      794|  7.940 us|  7.940 us|  794|  794|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- silu_loop  |      792|      792|        26|          1|          1|   768|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_32, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_33, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_34, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_35, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_36, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_37, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_38, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_39, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_40, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_41, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_42, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_43, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_44, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_45, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_46, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_47, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_48, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_49, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_50, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_51, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_52, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_53, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_54, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_55, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_56, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_57, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_58, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_59, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_60, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_61, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_62, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_32, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_33, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_34, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_44, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_45, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_46, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_47, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_48, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_49, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_50, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_51, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_52, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_53, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_54, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_55, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_56, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_57, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_58, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 89 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_59, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_60, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_61, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_62, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i50"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%i_4 = load i10 %i" [activation_accelerator.cpp:275]   --->   Operation 96 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.91ns)   --->   "%icmp_ln273 = icmp_eq  i10 %i_4, i10 768" [activation_accelerator.cpp:273]   --->   Operation 97 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.78ns)   --->   "%add_ln273 = add i10 %i_4, i10 1" [activation_accelerator.cpp:273]   --->   Operation 99 'add' 'add_ln273' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273, void %for.body.i50.split, void %PK_W.loopexit5963.exitStub" [activation_accelerator.cpp:273]   --->   Operation 100 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%lshr_ln275_1 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i_4, i32 5, i32 9" [activation_accelerator.cpp:275]   --->   Operation 101 'partselect' 'lshr_ln275_1' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i5 %lshr_ln275_1" [activation_accelerator.cpp:275]   --->   Operation 102 'zext' 'zext_ln275' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%xt_addr = getelementptr i32 %xt, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 103 'getelementptr' 'xt_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%xt_32_addr = getelementptr i32 %xt_32, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 104 'getelementptr' 'xt_32_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%xt_33_addr = getelementptr i32 %xt_33, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 105 'getelementptr' 'xt_33_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%xt_34_addr = getelementptr i32 %xt_34, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 106 'getelementptr' 'xt_34_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%xt_35_addr = getelementptr i32 %xt_35, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 107 'getelementptr' 'xt_35_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%xt_36_addr = getelementptr i32 %xt_36, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 108 'getelementptr' 'xt_36_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%xt_37_addr = getelementptr i32 %xt_37, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 109 'getelementptr' 'xt_37_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%xt_38_addr = getelementptr i32 %xt_38, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 110 'getelementptr' 'xt_38_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%xt_39_addr = getelementptr i32 %xt_39, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 111 'getelementptr' 'xt_39_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%xt_40_addr = getelementptr i32 %xt_40, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 112 'getelementptr' 'xt_40_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%xt_41_addr = getelementptr i32 %xt_41, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 113 'getelementptr' 'xt_41_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%xt_42_addr = getelementptr i32 %xt_42, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 114 'getelementptr' 'xt_42_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%xt_43_addr = getelementptr i32 %xt_43, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 115 'getelementptr' 'xt_43_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%xt_44_addr = getelementptr i32 %xt_44, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 116 'getelementptr' 'xt_44_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%xt_45_addr = getelementptr i32 %xt_45, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 117 'getelementptr' 'xt_45_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%xt_46_addr = getelementptr i32 %xt_46, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 118 'getelementptr' 'xt_46_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%xt_47_addr = getelementptr i32 %xt_47, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 119 'getelementptr' 'xt_47_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%xt_48_addr = getelementptr i32 %xt_48, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 120 'getelementptr' 'xt_48_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%xt_49_addr = getelementptr i32 %xt_49, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 121 'getelementptr' 'xt_49_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%xt_50_addr = getelementptr i32 %xt_50, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 122 'getelementptr' 'xt_50_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%xt_51_addr = getelementptr i32 %xt_51, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 123 'getelementptr' 'xt_51_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%xt_52_addr = getelementptr i32 %xt_52, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 124 'getelementptr' 'xt_52_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%xt_53_addr = getelementptr i32 %xt_53, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 125 'getelementptr' 'xt_53_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%xt_54_addr = getelementptr i32 %xt_54, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 126 'getelementptr' 'xt_54_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%xt_55_addr = getelementptr i32 %xt_55, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 127 'getelementptr' 'xt_55_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%xt_56_addr = getelementptr i32 %xt_56, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 128 'getelementptr' 'xt_56_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%xt_57_addr = getelementptr i32 %xt_57, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 129 'getelementptr' 'xt_57_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%xt_58_addr = getelementptr i32 %xt_58, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 130 'getelementptr' 'xt_58_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%xt_59_addr = getelementptr i32 %xt_59, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 131 'getelementptr' 'xt_59_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%xt_60_addr = getelementptr i32 %xt_60, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 132 'getelementptr' 'xt_60_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%xt_61_addr = getelementptr i32 %xt_61, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 133 'getelementptr' 'xt_61_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%xt_62_addr = getelementptr i32 %xt_62, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:275]   --->   Operation 134 'getelementptr' 'xt_62_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln275 = trunc i10 %i_4" [activation_accelerator.cpp:275]   --->   Operation 135 'trunc' 'trunc_ln275' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (1.23ns)   --->   "%xt_load = load i5 %xt_addr" [activation_accelerator.cpp:275]   --->   Operation 136 'load' 'xt_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 137 [2/2] (1.23ns)   --->   "%xt_32_load = load i5 %xt_32_addr" [activation_accelerator.cpp:275]   --->   Operation 137 'load' 'xt_32_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 138 [2/2] (1.23ns)   --->   "%xt_33_load = load i5 %xt_33_addr" [activation_accelerator.cpp:275]   --->   Operation 138 'load' 'xt_33_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 139 [2/2] (1.23ns)   --->   "%xt_34_load = load i5 %xt_34_addr" [activation_accelerator.cpp:275]   --->   Operation 139 'load' 'xt_34_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 140 [2/2] (1.23ns)   --->   "%xt_35_load = load i5 %xt_35_addr" [activation_accelerator.cpp:275]   --->   Operation 140 'load' 'xt_35_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 141 [2/2] (1.23ns)   --->   "%xt_36_load = load i5 %xt_36_addr" [activation_accelerator.cpp:275]   --->   Operation 141 'load' 'xt_36_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 142 [2/2] (1.23ns)   --->   "%xt_37_load = load i5 %xt_37_addr" [activation_accelerator.cpp:275]   --->   Operation 142 'load' 'xt_37_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 143 [2/2] (1.23ns)   --->   "%xt_38_load = load i5 %xt_38_addr" [activation_accelerator.cpp:275]   --->   Operation 143 'load' 'xt_38_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 144 [2/2] (1.23ns)   --->   "%xt_39_load = load i5 %xt_39_addr" [activation_accelerator.cpp:275]   --->   Operation 144 'load' 'xt_39_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 145 [2/2] (1.23ns)   --->   "%xt_40_load = load i5 %xt_40_addr" [activation_accelerator.cpp:275]   --->   Operation 145 'load' 'xt_40_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 146 [2/2] (1.23ns)   --->   "%xt_41_load = load i5 %xt_41_addr" [activation_accelerator.cpp:275]   --->   Operation 146 'load' 'xt_41_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 147 [2/2] (1.23ns)   --->   "%xt_42_load = load i5 %xt_42_addr" [activation_accelerator.cpp:275]   --->   Operation 147 'load' 'xt_42_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 148 [2/2] (1.23ns)   --->   "%xt_43_load = load i5 %xt_43_addr" [activation_accelerator.cpp:275]   --->   Operation 148 'load' 'xt_43_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 149 [2/2] (1.23ns)   --->   "%xt_44_load = load i5 %xt_44_addr" [activation_accelerator.cpp:275]   --->   Operation 149 'load' 'xt_44_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 150 [2/2] (1.23ns)   --->   "%xt_45_load = load i5 %xt_45_addr" [activation_accelerator.cpp:275]   --->   Operation 150 'load' 'xt_45_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 151 [2/2] (1.23ns)   --->   "%xt_46_load = load i5 %xt_46_addr" [activation_accelerator.cpp:275]   --->   Operation 151 'load' 'xt_46_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 152 [2/2] (1.23ns)   --->   "%xt_47_load = load i5 %xt_47_addr" [activation_accelerator.cpp:275]   --->   Operation 152 'load' 'xt_47_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 153 [2/2] (1.23ns)   --->   "%xt_48_load = load i5 %xt_48_addr" [activation_accelerator.cpp:275]   --->   Operation 153 'load' 'xt_48_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 154 [2/2] (1.23ns)   --->   "%xt_49_load = load i5 %xt_49_addr" [activation_accelerator.cpp:275]   --->   Operation 154 'load' 'xt_49_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 155 [2/2] (1.23ns)   --->   "%xt_50_load = load i5 %xt_50_addr" [activation_accelerator.cpp:275]   --->   Operation 155 'load' 'xt_50_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 156 [2/2] (1.23ns)   --->   "%xt_51_load = load i5 %xt_51_addr" [activation_accelerator.cpp:275]   --->   Operation 156 'load' 'xt_51_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 157 [2/2] (1.23ns)   --->   "%xt_52_load = load i5 %xt_52_addr" [activation_accelerator.cpp:275]   --->   Operation 157 'load' 'xt_52_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 158 [2/2] (1.23ns)   --->   "%xt_53_load = load i5 %xt_53_addr" [activation_accelerator.cpp:275]   --->   Operation 158 'load' 'xt_53_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 159 [2/2] (1.23ns)   --->   "%xt_54_load = load i5 %xt_54_addr" [activation_accelerator.cpp:275]   --->   Operation 159 'load' 'xt_54_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 160 [2/2] (1.23ns)   --->   "%xt_55_load = load i5 %xt_55_addr" [activation_accelerator.cpp:275]   --->   Operation 160 'load' 'xt_55_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 161 [2/2] (1.23ns)   --->   "%xt_56_load = load i5 %xt_56_addr" [activation_accelerator.cpp:275]   --->   Operation 161 'load' 'xt_56_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 162 [2/2] (1.23ns)   --->   "%xt_57_load = load i5 %xt_57_addr" [activation_accelerator.cpp:275]   --->   Operation 162 'load' 'xt_57_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 163 [2/2] (1.23ns)   --->   "%xt_58_load = load i5 %xt_58_addr" [activation_accelerator.cpp:275]   --->   Operation 163 'load' 'xt_58_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 164 [2/2] (1.23ns)   --->   "%xt_59_load = load i5 %xt_59_addr" [activation_accelerator.cpp:275]   --->   Operation 164 'load' 'xt_59_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 165 [2/2] (1.23ns)   --->   "%xt_60_load = load i5 %xt_60_addr" [activation_accelerator.cpp:275]   --->   Operation 165 'load' 'xt_60_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 166 [2/2] (1.23ns)   --->   "%xt_61_load = load i5 %xt_61_addr" [activation_accelerator.cpp:275]   --->   Operation 166 'load' 'xt_61_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 167 [2/2] (1.23ns)   --->   "%xt_62_load = load i5 %xt_62_addr" [activation_accelerator.cpp:275]   --->   Operation 167 'load' 'xt_62_load' <Predicate = (!icmp_ln273)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 168 [1/1] (0.44ns)   --->   "%switch_ln277 = switch i5 %trunc_ln275, void %arrayidx7.i178.case.31, i5 0, void %arrayidx7.i178.case.0, i5 1, void %arrayidx7.i178.case.1, i5 2, void %arrayidx7.i178.case.2, i5 3, void %arrayidx7.i178.case.3, i5 4, void %arrayidx7.i178.case.4, i5 5, void %arrayidx7.i178.case.5, i5 6, void %arrayidx7.i178.case.6, i5 7, void %arrayidx7.i178.case.7, i5 8, void %arrayidx7.i178.case.8, i5 9, void %arrayidx7.i178.case.9, i5 10, void %arrayidx7.i178.case.10, i5 11, void %arrayidx7.i178.case.11, i5 12, void %arrayidx7.i178.case.12, i5 13, void %arrayidx7.i178.case.13, i5 14, void %arrayidx7.i178.case.14, i5 15, void %arrayidx7.i178.case.15, i5 16, void %arrayidx7.i178.case.16, i5 17, void %arrayidx7.i178.case.17, i5 18, void %arrayidx7.i178.case.18, i5 19, void %arrayidx7.i178.case.19, i5 20, void %arrayidx7.i178.case.20, i5 21, void %arrayidx7.i178.case.21, i5 22, void %arrayidx7.i178.case.22, i5 23, void %arrayidx7.i178.case.23, i5 24, void %arrayidx7.i178.case.24, i5 25, void %arrayidx7.i178.case.25, i5 26, void %arrayidx7.i178.case.26, i5 27, void %arrayidx7.i178.case.27, i5 28, void %arrayidx7.i178.case.28, i5 29, void %arrayidx7.i178.case.29, i5 30, void %arrayidx7.i178.case.30" [activation_accelerator.cpp:277]   --->   Operation 168 'switch' 'switch_ln277' <Predicate = (!icmp_ln273)> <Delay = 0.44>
ST_1 : Operation 169 [1/1] (0.42ns)   --->   "%store_ln273 = store i10 %add_ln273, i10 %i" [activation_accelerator.cpp:273]   --->   Operation 169 'store' 'store_ln273' <Predicate = (!icmp_ln273)> <Delay = 0.42>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.body.i50" [activation_accelerator.cpp:273]   --->   Operation 170 'br' 'br_ln273' <Predicate = (!icmp_ln273)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 171 [1/2] (1.23ns)   --->   "%xt_load = load i5 %xt_addr" [activation_accelerator.cpp:275]   --->   Operation 171 'load' 'xt_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 172 [1/2] (1.23ns)   --->   "%xt_32_load = load i5 %xt_32_addr" [activation_accelerator.cpp:275]   --->   Operation 172 'load' 'xt_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 173 [1/2] (1.23ns)   --->   "%xt_33_load = load i5 %xt_33_addr" [activation_accelerator.cpp:275]   --->   Operation 173 'load' 'xt_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 174 [1/2] (1.23ns)   --->   "%xt_34_load = load i5 %xt_34_addr" [activation_accelerator.cpp:275]   --->   Operation 174 'load' 'xt_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 175 [1/2] (1.23ns)   --->   "%xt_35_load = load i5 %xt_35_addr" [activation_accelerator.cpp:275]   --->   Operation 175 'load' 'xt_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 176 [1/2] (1.23ns)   --->   "%xt_36_load = load i5 %xt_36_addr" [activation_accelerator.cpp:275]   --->   Operation 176 'load' 'xt_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 177 [1/2] (1.23ns)   --->   "%xt_37_load = load i5 %xt_37_addr" [activation_accelerator.cpp:275]   --->   Operation 177 'load' 'xt_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 178 [1/2] (1.23ns)   --->   "%xt_38_load = load i5 %xt_38_addr" [activation_accelerator.cpp:275]   --->   Operation 178 'load' 'xt_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 179 [1/2] (1.23ns)   --->   "%xt_39_load = load i5 %xt_39_addr" [activation_accelerator.cpp:275]   --->   Operation 179 'load' 'xt_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 180 [1/2] (1.23ns)   --->   "%xt_40_load = load i5 %xt_40_addr" [activation_accelerator.cpp:275]   --->   Operation 180 'load' 'xt_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 181 [1/2] (1.23ns)   --->   "%xt_41_load = load i5 %xt_41_addr" [activation_accelerator.cpp:275]   --->   Operation 181 'load' 'xt_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 182 [1/2] (1.23ns)   --->   "%xt_42_load = load i5 %xt_42_addr" [activation_accelerator.cpp:275]   --->   Operation 182 'load' 'xt_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 183 [1/2] (1.23ns)   --->   "%xt_43_load = load i5 %xt_43_addr" [activation_accelerator.cpp:275]   --->   Operation 183 'load' 'xt_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 184 [1/2] (1.23ns)   --->   "%xt_44_load = load i5 %xt_44_addr" [activation_accelerator.cpp:275]   --->   Operation 184 'load' 'xt_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 185 [1/2] (1.23ns)   --->   "%xt_45_load = load i5 %xt_45_addr" [activation_accelerator.cpp:275]   --->   Operation 185 'load' 'xt_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 186 [1/2] (1.23ns)   --->   "%xt_46_load = load i5 %xt_46_addr" [activation_accelerator.cpp:275]   --->   Operation 186 'load' 'xt_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 187 [1/2] (1.23ns)   --->   "%xt_47_load = load i5 %xt_47_addr" [activation_accelerator.cpp:275]   --->   Operation 187 'load' 'xt_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 188 [1/2] (1.23ns)   --->   "%xt_48_load = load i5 %xt_48_addr" [activation_accelerator.cpp:275]   --->   Operation 188 'load' 'xt_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 189 [1/2] (1.23ns)   --->   "%xt_49_load = load i5 %xt_49_addr" [activation_accelerator.cpp:275]   --->   Operation 189 'load' 'xt_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 190 [1/2] (1.23ns)   --->   "%xt_50_load = load i5 %xt_50_addr" [activation_accelerator.cpp:275]   --->   Operation 190 'load' 'xt_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 191 [1/2] (1.23ns)   --->   "%xt_51_load = load i5 %xt_51_addr" [activation_accelerator.cpp:275]   --->   Operation 191 'load' 'xt_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 192 [1/2] (1.23ns)   --->   "%xt_52_load = load i5 %xt_52_addr" [activation_accelerator.cpp:275]   --->   Operation 192 'load' 'xt_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 193 [1/2] (1.23ns)   --->   "%xt_53_load = load i5 %xt_53_addr" [activation_accelerator.cpp:275]   --->   Operation 193 'load' 'xt_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 194 [1/2] (1.23ns)   --->   "%xt_54_load = load i5 %xt_54_addr" [activation_accelerator.cpp:275]   --->   Operation 194 'load' 'xt_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 195 [1/2] (1.23ns)   --->   "%xt_55_load = load i5 %xt_55_addr" [activation_accelerator.cpp:275]   --->   Operation 195 'load' 'xt_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 196 [1/2] (1.23ns)   --->   "%xt_56_load = load i5 %xt_56_addr" [activation_accelerator.cpp:275]   --->   Operation 196 'load' 'xt_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 197 [1/2] (1.23ns)   --->   "%xt_57_load = load i5 %xt_57_addr" [activation_accelerator.cpp:275]   --->   Operation 197 'load' 'xt_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 198 [1/2] (1.23ns)   --->   "%xt_58_load = load i5 %xt_58_addr" [activation_accelerator.cpp:275]   --->   Operation 198 'load' 'xt_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 199 [1/2] (1.23ns)   --->   "%xt_59_load = load i5 %xt_59_addr" [activation_accelerator.cpp:275]   --->   Operation 199 'load' 'xt_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 200 [1/2] (1.23ns)   --->   "%xt_60_load = load i5 %xt_60_addr" [activation_accelerator.cpp:275]   --->   Operation 200 'load' 'xt_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 201 [1/2] (1.23ns)   --->   "%xt_61_load = load i5 %xt_61_addr" [activation_accelerator.cpp:275]   --->   Operation 201 'load' 'xt_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 202 [1/2] (1.23ns)   --->   "%xt_62_load = load i5 %xt_62_addr" [activation_accelerator.cpp:275]   --->   Operation 202 'load' 'xt_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 203 [1/1] (0.78ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %xt_load, i32 %xt_32_load, i32 %xt_33_load, i32 %xt_34_load, i32 %xt_35_load, i32 %xt_36_load, i32 %xt_37_load, i32 %xt_38_load, i32 %xt_39_load, i32 %xt_40_load, i32 %xt_41_load, i32 %xt_42_load, i32 %xt_43_load, i32 %xt_44_load, i32 %xt_45_load, i32 %xt_46_load, i32 %xt_47_load, i32 %xt_48_load, i32 %xt_49_load, i32 %xt_50_load, i32 %xt_51_load, i32 %xt_52_load, i32 %xt_53_load, i32 %xt_54_load, i32 %xt_55_load, i32 %xt_56_load, i32 %xt_57_load, i32 %xt_58_load, i32 %xt_59_load, i32 %xt_60_load, i32 %xt_61_load, i32 %xt_62_load, i5 %trunc_ln275" [activation_accelerator.cpp:275]   --->   Operation 203 'mux' 'tmp_s' <Predicate = true> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln275 = bitcast i32 %tmp_s" [activation_accelerator.cpp:275]   --->   Operation 204 'bitcast' 'bitcast_ln275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.35ns)   --->   "%xor_ln275 = xor i32 %bitcast_ln275, i32 2147483648" [activation_accelerator.cpp:275]   --->   Operation 205 'xor' 'xor_ln275' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln275_1 = bitcast i32 %xor_ln275" [activation_accelerator.cpp:275]   --->   Operation 206 'bitcast' 'bitcast_ln275_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [8/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln275_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 207 'fexp' 'tmp_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.91>
ST_3 : Operation 208 [7/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln275_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 208 'fexp' 'tmp_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.91>
ST_4 : Operation 209 [6/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln275_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 209 'fexp' 'tmp_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.91>
ST_5 : Operation 210 [5/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln275_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 210 'fexp' 'tmp_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 211 [4/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln275_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 211 'fexp' 'tmp_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 212 [3/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln275_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 212 'fexp' 'tmp_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 213 [2/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln275_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 213 'fexp' 'tmp_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 214 [1/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln275_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 214 'fexp' 'tmp_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 215 [4/4] (6.43ns)   --->   "%add_i = fadd i32 %tmp_1, i32 1" [activation_accelerator.cpp:275]   --->   Operation 215 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 216 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %tmp_1, i32 1" [activation_accelerator.cpp:275]   --->   Operation 216 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 217 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %tmp_1, i32 1" [activation_accelerator.cpp:275]   --->   Operation 217 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 218 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %tmp_1, i32 1" [activation_accelerator.cpp:275]   --->   Operation 218 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 219 [9/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i" [activation_accelerator.cpp:275]   --->   Operation 219 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 220 [8/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i" [activation_accelerator.cpp:275]   --->   Operation 220 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.05>
ST_16 : Operation 221 [7/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i" [activation_accelerator.cpp:275]   --->   Operation 221 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 222 [6/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i" [activation_accelerator.cpp:275]   --->   Operation 222 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 223 [5/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i" [activation_accelerator.cpp:275]   --->   Operation 223 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 224 [4/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i" [activation_accelerator.cpp:275]   --->   Operation 224 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 225 [3/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i" [activation_accelerator.cpp:275]   --->   Operation 225 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 226 [2/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i" [activation_accelerator.cpp:275]   --->   Operation 226 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 227 [1/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i" [activation_accelerator.cpp:275]   --->   Operation 227 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 228 [3/3] (7.01ns)   --->   "%mul5_i = fmul i32 %tmp_s, i32 %sig" [activation_accelerator.cpp:277]   --->   Operation 228 'fmul' 'mul5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 229 [2/3] (7.01ns)   --->   "%mul5_i = fmul i32 %tmp_s, i32 %sig" [activation_accelerator.cpp:277]   --->   Operation 229 'fmul' 'mul5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 230 [1/3] (7.01ns)   --->   "%mul5_i = fmul i32 %tmp_s, i32 %sig" [activation_accelerator.cpp:277]   --->   Operation 230 'fmul' 'mul5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "%w_V = bitcast i32 %mul5_i" [activation_accelerator.cpp:202]   --->   Operation 231 'bitcast' 'w_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln203_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %w_V, i32 16, i32 31" [activation_accelerator.cpp:203]   --->   Operation 232 'partselect' 'trunc_ln203_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 331 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 331 'ret' 'ret_ln0' <Predicate = (icmp_ln273)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%specpipeline_ln274 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:274]   --->   Operation 233 'specpipeline' 'specpipeline_ln274' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [activation_accelerator.cpp:273]   --->   Operation 234 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%tile2_V_addr = getelementptr i16 %tile2_V, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 235 'getelementptr' 'tile2_V_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%tile2_V_32_addr = getelementptr i16 %tile2_V_32, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 236 'getelementptr' 'tile2_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%tile2_V_33_addr = getelementptr i16 %tile2_V_33, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 237 'getelementptr' 'tile2_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%tile2_V_34_addr = getelementptr i16 %tile2_V_34, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 238 'getelementptr' 'tile2_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%tile2_V_35_addr = getelementptr i16 %tile2_V_35, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 239 'getelementptr' 'tile2_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%tile2_V_36_addr = getelementptr i16 %tile2_V_36, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 240 'getelementptr' 'tile2_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%tile2_V_37_addr = getelementptr i16 %tile2_V_37, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 241 'getelementptr' 'tile2_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%tile2_V_38_addr = getelementptr i16 %tile2_V_38, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 242 'getelementptr' 'tile2_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%tile2_V_39_addr = getelementptr i16 %tile2_V_39, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 243 'getelementptr' 'tile2_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%tile2_V_40_addr = getelementptr i16 %tile2_V_40, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 244 'getelementptr' 'tile2_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%tile2_V_41_addr = getelementptr i16 %tile2_V_41, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 245 'getelementptr' 'tile2_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%tile2_V_42_addr = getelementptr i16 %tile2_V_42, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 246 'getelementptr' 'tile2_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "%tile2_V_43_addr = getelementptr i16 %tile2_V_43, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 247 'getelementptr' 'tile2_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%tile2_V_44_addr = getelementptr i16 %tile2_V_44, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 248 'getelementptr' 'tile2_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%tile2_V_45_addr = getelementptr i16 %tile2_V_45, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 249 'getelementptr' 'tile2_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%tile2_V_46_addr = getelementptr i16 %tile2_V_46, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 250 'getelementptr' 'tile2_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%tile2_V_47_addr = getelementptr i16 %tile2_V_47, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 251 'getelementptr' 'tile2_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%tile2_V_48_addr = getelementptr i16 %tile2_V_48, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 252 'getelementptr' 'tile2_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%tile2_V_49_addr = getelementptr i16 %tile2_V_49, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 253 'getelementptr' 'tile2_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%tile2_V_50_addr = getelementptr i16 %tile2_V_50, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 254 'getelementptr' 'tile2_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%tile2_V_51_addr = getelementptr i16 %tile2_V_51, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 255 'getelementptr' 'tile2_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%tile2_V_52_addr = getelementptr i16 %tile2_V_52, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 256 'getelementptr' 'tile2_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%tile2_V_53_addr = getelementptr i16 %tile2_V_53, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 257 'getelementptr' 'tile2_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 258 [1/1] (0.00ns)   --->   "%tile2_V_54_addr = getelementptr i16 %tile2_V_54, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 258 'getelementptr' 'tile2_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (0.00ns)   --->   "%tile2_V_55_addr = getelementptr i16 %tile2_V_55, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 259 'getelementptr' 'tile2_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "%tile2_V_56_addr = getelementptr i16 %tile2_V_56, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 260 'getelementptr' 'tile2_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (0.00ns)   --->   "%tile2_V_57_addr = getelementptr i16 %tile2_V_57, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 261 'getelementptr' 'tile2_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 262 [1/1] (0.00ns)   --->   "%tile2_V_58_addr = getelementptr i16 %tile2_V_58, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 262 'getelementptr' 'tile2_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 263 [1/1] (0.00ns)   --->   "%tile2_V_59_addr = getelementptr i16 %tile2_V_59, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 263 'getelementptr' 'tile2_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 264 [1/1] (0.00ns)   --->   "%tile2_V_60_addr = getelementptr i16 %tile2_V_60, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 264 'getelementptr' 'tile2_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%tile2_V_61_addr = getelementptr i16 %tile2_V_61, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 265 'getelementptr' 'tile2_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%tile2_V_62_addr = getelementptr i16 %tile2_V_62, i64 0, i64 %zext_ln275" [activation_accelerator.cpp:277]   --->   Operation 266 'getelementptr' 'tile2_V_62_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_61_addr" [activation_accelerator.cpp:277]   --->   Operation 267 'store' 'store_ln277' <Predicate = (trunc_ln275 == 30)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 268 'br' 'br_ln277' <Predicate = (trunc_ln275 == 30)> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_60_addr" [activation_accelerator.cpp:277]   --->   Operation 269 'store' 'store_ln277' <Predicate = (trunc_ln275 == 29)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 270 'br' 'br_ln277' <Predicate = (trunc_ln275 == 29)> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_59_addr" [activation_accelerator.cpp:277]   --->   Operation 271 'store' 'store_ln277' <Predicate = (trunc_ln275 == 28)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 272 'br' 'br_ln277' <Predicate = (trunc_ln275 == 28)> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_58_addr" [activation_accelerator.cpp:277]   --->   Operation 273 'store' 'store_ln277' <Predicate = (trunc_ln275 == 27)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 274 'br' 'br_ln277' <Predicate = (trunc_ln275 == 27)> <Delay = 0.00>
ST_26 : Operation 275 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_57_addr" [activation_accelerator.cpp:277]   --->   Operation 275 'store' 'store_ln277' <Predicate = (trunc_ln275 == 26)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 276 'br' 'br_ln277' <Predicate = (trunc_ln275 == 26)> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_56_addr" [activation_accelerator.cpp:277]   --->   Operation 277 'store' 'store_ln277' <Predicate = (trunc_ln275 == 25)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 278 'br' 'br_ln277' <Predicate = (trunc_ln275 == 25)> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_55_addr" [activation_accelerator.cpp:277]   --->   Operation 279 'store' 'store_ln277' <Predicate = (trunc_ln275 == 24)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 280 'br' 'br_ln277' <Predicate = (trunc_ln275 == 24)> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_54_addr" [activation_accelerator.cpp:277]   --->   Operation 281 'store' 'store_ln277' <Predicate = (trunc_ln275 == 23)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 282 'br' 'br_ln277' <Predicate = (trunc_ln275 == 23)> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_53_addr" [activation_accelerator.cpp:277]   --->   Operation 283 'store' 'store_ln277' <Predicate = (trunc_ln275 == 22)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 284 'br' 'br_ln277' <Predicate = (trunc_ln275 == 22)> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_52_addr" [activation_accelerator.cpp:277]   --->   Operation 285 'store' 'store_ln277' <Predicate = (trunc_ln275 == 21)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 286 'br' 'br_ln277' <Predicate = (trunc_ln275 == 21)> <Delay = 0.00>
ST_26 : Operation 287 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_51_addr" [activation_accelerator.cpp:277]   --->   Operation 287 'store' 'store_ln277' <Predicate = (trunc_ln275 == 20)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 288 'br' 'br_ln277' <Predicate = (trunc_ln275 == 20)> <Delay = 0.00>
ST_26 : Operation 289 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_50_addr" [activation_accelerator.cpp:277]   --->   Operation 289 'store' 'store_ln277' <Predicate = (trunc_ln275 == 19)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 290 'br' 'br_ln277' <Predicate = (trunc_ln275 == 19)> <Delay = 0.00>
ST_26 : Operation 291 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_49_addr" [activation_accelerator.cpp:277]   --->   Operation 291 'store' 'store_ln277' <Predicate = (trunc_ln275 == 18)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 292 'br' 'br_ln277' <Predicate = (trunc_ln275 == 18)> <Delay = 0.00>
ST_26 : Operation 293 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_48_addr" [activation_accelerator.cpp:277]   --->   Operation 293 'store' 'store_ln277' <Predicate = (trunc_ln275 == 17)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 294 'br' 'br_ln277' <Predicate = (trunc_ln275 == 17)> <Delay = 0.00>
ST_26 : Operation 295 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_47_addr" [activation_accelerator.cpp:277]   --->   Operation 295 'store' 'store_ln277' <Predicate = (trunc_ln275 == 16)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 296 'br' 'br_ln277' <Predicate = (trunc_ln275 == 16)> <Delay = 0.00>
ST_26 : Operation 297 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_46_addr" [activation_accelerator.cpp:277]   --->   Operation 297 'store' 'store_ln277' <Predicate = (trunc_ln275 == 15)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 298 'br' 'br_ln277' <Predicate = (trunc_ln275 == 15)> <Delay = 0.00>
ST_26 : Operation 299 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_45_addr" [activation_accelerator.cpp:277]   --->   Operation 299 'store' 'store_ln277' <Predicate = (trunc_ln275 == 14)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 300 'br' 'br_ln277' <Predicate = (trunc_ln275 == 14)> <Delay = 0.00>
ST_26 : Operation 301 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_44_addr" [activation_accelerator.cpp:277]   --->   Operation 301 'store' 'store_ln277' <Predicate = (trunc_ln275 == 13)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 302 'br' 'br_ln277' <Predicate = (trunc_ln275 == 13)> <Delay = 0.00>
ST_26 : Operation 303 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_43_addr" [activation_accelerator.cpp:277]   --->   Operation 303 'store' 'store_ln277' <Predicate = (trunc_ln275 == 12)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 304 'br' 'br_ln277' <Predicate = (trunc_ln275 == 12)> <Delay = 0.00>
ST_26 : Operation 305 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_42_addr" [activation_accelerator.cpp:277]   --->   Operation 305 'store' 'store_ln277' <Predicate = (trunc_ln275 == 11)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 306 'br' 'br_ln277' <Predicate = (trunc_ln275 == 11)> <Delay = 0.00>
ST_26 : Operation 307 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_41_addr" [activation_accelerator.cpp:277]   --->   Operation 307 'store' 'store_ln277' <Predicate = (trunc_ln275 == 10)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 308 'br' 'br_ln277' <Predicate = (trunc_ln275 == 10)> <Delay = 0.00>
ST_26 : Operation 309 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_40_addr" [activation_accelerator.cpp:277]   --->   Operation 309 'store' 'store_ln277' <Predicate = (trunc_ln275 == 9)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 310 'br' 'br_ln277' <Predicate = (trunc_ln275 == 9)> <Delay = 0.00>
ST_26 : Operation 311 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_39_addr" [activation_accelerator.cpp:277]   --->   Operation 311 'store' 'store_ln277' <Predicate = (trunc_ln275 == 8)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 312 'br' 'br_ln277' <Predicate = (trunc_ln275 == 8)> <Delay = 0.00>
ST_26 : Operation 313 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_38_addr" [activation_accelerator.cpp:277]   --->   Operation 313 'store' 'store_ln277' <Predicate = (trunc_ln275 == 7)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 314 'br' 'br_ln277' <Predicate = (trunc_ln275 == 7)> <Delay = 0.00>
ST_26 : Operation 315 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_37_addr" [activation_accelerator.cpp:277]   --->   Operation 315 'store' 'store_ln277' <Predicate = (trunc_ln275 == 6)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 316 'br' 'br_ln277' <Predicate = (trunc_ln275 == 6)> <Delay = 0.00>
ST_26 : Operation 317 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_36_addr" [activation_accelerator.cpp:277]   --->   Operation 317 'store' 'store_ln277' <Predicate = (trunc_ln275 == 5)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 318 'br' 'br_ln277' <Predicate = (trunc_ln275 == 5)> <Delay = 0.00>
ST_26 : Operation 319 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_35_addr" [activation_accelerator.cpp:277]   --->   Operation 319 'store' 'store_ln277' <Predicate = (trunc_ln275 == 4)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 320 'br' 'br_ln277' <Predicate = (trunc_ln275 == 4)> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_34_addr" [activation_accelerator.cpp:277]   --->   Operation 321 'store' 'store_ln277' <Predicate = (trunc_ln275 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 322 'br' 'br_ln277' <Predicate = (trunc_ln275 == 3)> <Delay = 0.00>
ST_26 : Operation 323 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_33_addr" [activation_accelerator.cpp:277]   --->   Operation 323 'store' 'store_ln277' <Predicate = (trunc_ln275 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 324 'br' 'br_ln277' <Predicate = (trunc_ln275 == 2)> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_32_addr" [activation_accelerator.cpp:277]   --->   Operation 325 'store' 'store_ln277' <Predicate = (trunc_ln275 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 326 'br' 'br_ln277' <Predicate = (trunc_ln275 == 1)> <Delay = 0.00>
ST_26 : Operation 327 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_addr" [activation_accelerator.cpp:277]   --->   Operation 327 'store' 'store_ln277' <Predicate = (trunc_ln275 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 328 'br' 'br_ln277' <Predicate = (trunc_ln275 == 0)> <Delay = 0.00>
ST_26 : Operation 329 [1/1] (1.23ns)   --->   "%store_ln277 = store i16 %trunc_ln203_3, i5 %tile2_V_62_addr" [activation_accelerator.cpp:277]   --->   Operation 329 'store' 'store_ln277' <Predicate = (trunc_ln275 == 31)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_26 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln277 = br void %arrayidx7.i178.exit" [activation_accelerator.cpp:277]   --->   Operation 330 'br' 'br_ln277' <Predicate = (trunc_ln275 == 31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('i') [65]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:275) on local variable 'i' [133]  (0 ns)
	'getelementptr' operation ('xt_addr', activation_accelerator.cpp:275) [143]  (0 ns)
	'load' operation ('xt_load', activation_accelerator.cpp:275) on array 'xt' [176]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 7.29ns
The critical path consists of the following:
	'load' operation ('xt_load', activation_accelerator.cpp:275) on array 'xt' [176]  (1.24 ns)
	'mux' operation ('tmp_s', activation_accelerator.cpp:275) [208]  (0.789 ns)
	'xor' operation ('xor_ln275', activation_accelerator.cpp:275) [210]  (0.351 ns)
	'fexp' operation ('tmp_1', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [212]  (4.91 ns)

 <State 3>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [212]  (4.91 ns)

 <State 4>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [212]  (4.91 ns)

 <State 5>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [212]  (4.91 ns)

 <State 6>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [212]  (4.91 ns)

 <State 7>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [212]  (4.91 ns)

 <State 8>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [212]  (4.91 ns)

 <State 9>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [212]  (4.91 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', activation_accelerator.cpp:275) [213]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', activation_accelerator.cpp:275) [213]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', activation_accelerator.cpp:275) [213]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', activation_accelerator.cpp:275) [213]  (6.44 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:275) [214]  (7.06 ns)

 <State 15>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:275) [214]  (7.06 ns)

 <State 16>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:275) [214]  (7.06 ns)

 <State 17>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:275) [214]  (7.06 ns)

 <State 18>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:275) [214]  (7.06 ns)

 <State 19>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:275) [214]  (7.06 ns)

 <State 20>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:275) [214]  (7.06 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:275) [214]  (7.06 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:275) [214]  (7.06 ns)

 <State 23>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i', activation_accelerator.cpp:277) [215]  (7.02 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i', activation_accelerator.cpp:277) [215]  (7.02 ns)

 <State 25>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i', activation_accelerator.cpp:277) [215]  (7.02 ns)

 <State 26>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('tile2_V_61_addr', activation_accelerator.cpp:277) [248]  (0 ns)
	'store' operation ('store_ln277', activation_accelerator.cpp:277) of variable 'trunc_ln203_3', activation_accelerator.cpp:203 on array 'tile2_V_61' [252]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
