<!DOCTYPE html>
    <html lang="en">
    
    <head>
        <meta charset="UTF-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        <script async src="https://www.googletagmanager.com/gtag/js?id=G-PQPWWZGD1B"></script>
        <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());

        gtag('config', 'G-PQPWWZGD1B');
        </script>
<script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js?client=ca-pub-7833742603914548"
     crossorigin="anonymous"></script>
        <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.0/dist/katex.min.css" integrity="sha384-Xi8rHCmBmhbuyyhbI88391ZKP2dmfnOl4rT9ZfRI7mLTdk1wblIUnrIq35nqwEvC" crossorigin="anonymous">
        <link rel="stylesheet" href="/assets/css/min/@ui.css">
        <link rel="shortcut icon" href="/assets/images/favicons/favicon.ico">
        <link rel="apple-touch-icon-precomposed" href="/assets/images/favicons/apple-touch-icon-152x152-precomposed.png">
        <link rel="apple-touch-icon" sizes="180x180" href="/assets/images/favicons/apple-touch-icon.png">
        <link rel="icon" type="image/png" sizes="32x32" href="/assets/images/favicons/favicon-32x32.png">
        <link rel="icon" type="image/png" sizes="16x16" href="/assets/images/favicons/favicon-16x16.png">
        <link rel="manifest" href="/assets/images/favicons/site.webmanifest">
        <link rel="mask-icon" href="/assets/images/favicons/safari-pinned-tab.svg" color="#10106d">
        <meta name="msapplication-TileColor" content="#10106d">
        <meta name="msapplication-config" content="/assets/images/favicons/browserconfig.xml">
        <meta name="theme-color" content="#10106d">
        <link rel="canonical" href="https://vlavar.com/engineeringdb/porting-cmos-tias-across-technology-nodes-consider-the-cmos-tias-shown-in-figure-8-18-used-in-a-wireline-43gb-s-receiver-the-load-resistor-in-the-output-buffer-is-60%CF%89-this-circuit-was-first-des" />
        <meta property="og:locale" content="en_US" />
        <meta property="og:type" content="article" />
        <meta property="og:site_name" content="Vlavar" />
        <meta property="article:publisher" content="admin@vlavar" />
       <title>Porting CMOS TIAs across technology nodes Consider the CMOS TIAs shown in Figure 8.18 used in a wireline 43Gb/s receiver. The load resistor in the output buffer is 60Ω. This circuit was first designed in a 90nm CMOS technology with the same technology parameters as those in Example 8.4. It was then [solved] | Vlavar Engineering</title>
<meta property="og:title" content="Porting CMOS TIAs across technology nodes Consider the CMOS TIAs shown in Figure 8.18 used in a wireline 43Gb/s receiver. The load resistor in the output buffer is 60Ω. This circuit was first designed in a 90nm CMOS technology with the same technology parameters as those in Example 8.4. It was then[solved!] | Vlavar Engineering" />
<meta name="description" content="(a) Given that g_{m n}^{prime} / g_{m p}^{prime}=2, the technology noise parameters for the CMOS inverter in the 65"/>
<meta property="og:description" content="(a) Given that g_{m n}^{prime} / g_{m p}^{prime}=2, the technology noise parameters for the CMOS inverter in the 65" />
<meta property="og:image" content="https://vlavar.com/imagesdb/uploads/2021/11/8.18-1-768x366.png" />

<meta name="twitter:description" content="(a) Given that g_{m n}^{prime} / g_{m p}^{prime}=2, the technology noise parameters for the CMOS inverter in the 65" />
<meta name="twitter:title" content="Porting CMOS TIAs across technology nodes Consider the CMOS TIAs shown in Figure 8.18 used in a wireline 43Gb/s receiver. The load resistor in the output buffer is 60Ω. This circuit was first designed in a 90nm CMOS technology with the same technology parameters as those in Example 8.4. It was then[solved!] | Vlavar Engineering" />
<meta name="twitter:image" content="https://vlavar.com/imagesdb/uploads/2021/11/8.18-1-768x366.png" />
<meta property="article:published_time" content="2022-11-29T20:06:57+04:00" />
        <meta property="og:url" content="https://vlavar.com/engineeringdb/porting-cmos-tias-across-technology-nodes-consider-the-cmos-tias-shown-in-figure-8-18-used-in-a-wireline-43gb-s-receiver-the-load-resistor-in-the-output-buffer-is-60%CF%89-this-circuit-was-first-des" />
        <meta property="article:author" content="admin@vlavar" />
        <meta name="twitter:card" content="summary_large_image" />
        <meta name="twitter:site" content="admin@vlavar" />
        <meta name="twitter:creator" content="admin@vlavar" />
     
    </head>
    
    <body>
        <nav id="desktop" class="desktop">
            <div id="desktop-container" class="container">
                <h1 id="logo"><a href="/">Vlavar</a></h1>
                <div id="desktop-menu" class="menu">
                    <a href="/">Home</a>
                    <a id="search">Search</a>
                    <a href="/tour/1">Tour</a>
                    <a href="/contact-us">Contact Us</a>
                </div>
                <button id="burger-button" class="hamburger">
                    <span></span>
                    <span></span>
                    <span></span>
                </button>
    
            </div>
        </nav>
        <nav id="mobile-navbar" class="mobile-nav">
            <div class="one text-fade"><a class="nav-link" href="/">Home</a></div>
            <div class="two text-fade"><a class="nav-link" id="search-mobile">Search</a></div>
            <div class="three text-fade"><a class="nav-link" href="/tour/1">Tour</a></div>
            <div class="four text-fade"><a class="nav-link" href="/contact-us">COntact Us</a></div>
        </nav>
    
        <div id="container" class="container-items tour">
            <div id="searchbox" class="searchbox">
                <div class="search">
                    <div class="icon"></div>
                    <form class="form">
                        <div class="input">
                        <input type="text" id="x" placeholder="Find solutions to engineering problems " autocomplete="off" >

                        </div>
                    </form>
                </div>
            </div>
            <div class="items question-block"> <span class="question">Guest Question. </span>
            <p class="blog">Porting CMOS TIAs across technology nodes Consider the CMOS TIAs shown in Figure 8.18 used in a wireline <span class="tex-text">\(43 \mathrm{~Gb} / \mathrm{s}\)</span> receiver. The load resistor in the output buffer is <span class="tex-text">\(60 \Omega\)</span>. This circuit was first designed in a <span class="tex-text">\(90 \mathrm{~nm}\)</span> CMOS technology with the same technology parameters as those in . It was then ported into a <span class="tex-text">\(65 \mathrm{~nm}\)</span> CMOS process without any modifications. Computer simulations of the TIA noise figure at 36GHz for a signal source impedance <span class="tex-text">\(Z_{0}=50 \Omega\)</span> are illustrated in Figure 8.19 . The <span class="tex-text">\(65 \mathrm{~nm}\)</span>CMOS technology parameters are listed below:<br /> <span class="tex-text">\(L=45 \mathrm{~nm},|V T|=0.3 \mathrm{~V} ;\)</span> Idsn at minimum noise <span class="tex-text">\(=0.15 \mathrm{~mA} / \mu \mathrm{m} ; g_{m n}^{\prime}=2 g_{m p}^{\prime}=1.3 \mathrm{mS} / \mu \mathrm{m}\)</span> <span class="tex-text">\(g_{d s n}^{\prime}=g_{d s p}^{\prime}=0.18 \mathrm{mS} / \mu \mathrm{m}\)</span>; the peak <span class="tex-text">\(f_{T}\)</span> of <span class="tex-text">\(170 \mathrm{GHz}\)</span> occurs at <span class="tex-text">\(0.3 \mathrm{~mA} / \mu \mathrm{m}\)</span> for <span class="tex-text">\(0.3 \mathrm{~V}&lt;V_{D S}&lt;1 \mathrm{~V}\)</span>.<br /> For both <span class="tex-text">\(\mathrm{n}\)</span>-channel and p-channel devices: <span class="tex-text">\(C_{g s}^{\prime}=0.8 \mathrm{fF} / \mu \mathrm{m} ; C_{g d}^{\prime}=0.4 \mathrm{fF} / \mu \mathrm{m} ; C_{s b}^{\prime}=\)</span> <span class="tex-text">\(C_{d b}^{\prime}=0.7 \mathrm{fF} / \mu \mathrm{m}\)</span><br /> <span class="tex-text">\(R_{s}^{\prime}(\mathrm{n}-\mathrm{MOS})=R_{d}^{\prime}=160 \Omega \times \mu \mathrm{m} ; R_{s}^{\prime}(\mathrm{p}-\mathrm{MOS})=R_{d}^{\prime}=320 \Omega \times \mu \mathrm{m}\)</span><br /> <span class="tex-text">\(R_{\text {shg }}(\mathrm{n} / \mathrm{p}-\mathrm{MOS})=15 \Omega / \mathrm{sq} ;\)</span> poly contact resistance <span class="tex-text">\(R_{C O N}=40 \Omega\)</span> .<br /> Total <span class="tex-text">\(R_{g} / 0.7 \mu \mathrm{m}\)</span> finger contacted on one side is <span class="tex-text">\(158 \Omega\)</span>. Noise parameters: <span class="tex-text">\(P=1, C=0.4\)</span>, <span class="tex-text">\(R=0.25\)</span></p> <p class="blog">(a) Calculate the technology parameters of the CMOS inverter in both processes.<br /> (b) Determine the open loop voltage gain, the input impedance and the input and output capacitance of the TIA stage in the 65nm CMOS process.<br /> (c) Calculate the optimal n-MOSFET gate width in both technologies for a TIA bandwidth of 36GHz assuming 0.7μm gate fingers in 65nm CMOS and 1μm gate fingers in 90nm CMOS.</p> <div class="image-clearfix"><img class="question-image" src="/imagesdb/uploads/2021/11/8.18-1-768x366.png"></div><div class="image-clearfix"><img class="question-image" src="/imagesdb/uploads/2021/11/8.19-2-768x325.png"></div>    
    <!-- end -->
            </div>
    
            <div class="items blog-solution">
                <div class="admin"><span>Admin</span> <svg class="verified-badge" xmlns="http://www.w3.org/2000/svg"
                        version="1.1" viewBox="0,0,24,24">
                        <path
                            d="M22.5 12.5c0-1.58-.875-2.95-2.148-3.6.154-.435.238-.905.238-1.4 0-2.21-1.71-3.998-3.818-3.998-.47 0-.92.084-1.336.25C14.818 2.415 13.51 1.5 12 1.5s-2.816.917-3.437 2.25c-.415-.165-.866-.25-1.336-.25-2.11 0-3.818 1.79-3.818 4 0 .494.083.964.237 1.4-1.272.65-2.147 2.018-2.147 3.6 0 1.495.782 2.798 1.942 3.486-.02.17-.032.34-.032.514 0 2.21 1.708 4 3.818 4 .47 0 .92-.086 1.335-.25.62 1.334 1.926 2.25 3.437 2.25 1.512 0 2.818-.916 3.437-2.25.415.163.865.248 1.336.248 2.11 0 3.818-1.79 3.818-4 0-.174-.012-.344-.033-.513 1.158-.687 1.943-1.99 1.943-3.484zm-6.616-3.334l-4.334 6.5c-.145.217-.382.334-.625.334-.143 0-.288-.04-.416-.126l-.115-.094-2.415-2.415c-.293-.293-.293-.768 0-1.06s.768-.294 1.06 0l1.77 1.767 3.825-5.74c.23-.345.696-.436 1.04-.207.346.23.44.696.21 1.04z"
                            fill="#1da1f2" />
                    </svg> </div>
    
                <div class="solution">Solution</div>
    
            </div>
    
            <div class="items answer-block">
                <p class="blog">
(a) Given that <span class="tex-text">\(g_{m n}^{\prime} / g_{m p}^{\prime}=2\)</span>, the technology noise parameters for the CMOS inverter in the <span class="tex-text">\(65 \mathrm{~nm}\)</span> CMOS process become</p>
 <span class="tex-text">\(R\left(C M O S_{i n v}\right)=\frac{P}{2 g_{m}^{\prime}}+\frac{R_{s}^{\prime}}{2}+\frac{R_{g}^{\prime}\left(W_{f}=0.7 \mu \mathrm{m}\right)}{2}=543.5 \Omega \cdot \mu \mathrm{m}\)</span> <p class="blog">
&nbsp;</p>
 <p class="blog">
<span class="tex-text">\(G\left(C M O S_{i n v}\right)=\frac{P \frac{R_{s}^{\prime}}{2} \cdot 9\left(C_{g s}^{\prime}+C_{g d}^{\prime}\right)^{2}}{P+\left(R_{s}^{\prime}+R_{g}^{\prime}\left(W_{f}=1\right)\right) g_{m}^{\prime}}=7.33 \cdot 10^{-28} \frac{\mathrm{F}^{2}}{\mu \mathrm{m}^{2}}\)</span> ; <span class="tex-text">\(G_{C} \approx 0 \)</span></p>
 <p class="blog">
&nbsp;</p>
 <span class="tex-text">\(B\left(C M O S_{i n v}\right)=\frac{P \cdot 3 \cdot\left(C_{g s}^{\prime}+C_{g d}^{\prime}\right)}{P+\left(R_{s}^{\prime}+R_{g}^{\prime}\left(W_{f}=1\right)\right) g_{m}^{\prime}}=2.544 \cdot 10^{-15} \frac{\mathrm{F}}{\mu \mathrm{m}}\)</span> <p class="blog">
and <span class="tex-text">\(\sqrt{\frac{1}{\frac{G_{C M O S i n v}}{R_{C M O S i n v}}+G_{C, C M O S i n v}^{2}+B_{C M O S i n v}^{2}}}=3.57 \cdot 10^{14} \mu \mathrm{m}\)</span></p>
 <p class="blog">
Similarly, in the 90nm process <span class="tex-text">\(\sqrt{\frac{1}{\frac{G_{C M O S i n v}}{R_{C M O S i n v}}+G_{C, C M O S i n v}^{2}+B_{C M O S i n v}^{2}}}=2.99 \cdot 10^{14} \mu \mathrm{m}\)</span></p>
 <p class="blog">
(b) First, we determine <span class="tex-text">\(g_{\text {meff }}^{\prime}=1.05 \mathrm{mS} / \mu \mathrm{m}\)</span> and <span class="tex-text">\(g_{\text {oeff }}^{\prime}=0.143 \mathrm{mS} / \mu \mathrm{m}\)</span> for the <span class="tex-text">\(65 \mathrm{~nm}\)</span> n-MOSFET. The open loop gain and input impedance become</p>
 <span class="tex-text">\(A= -\frac{g_{m 1}+g_{m 2}}{g_{o 1}+g_{o 2}+\frac{1}{R_{F}}}=\frac{-42 \mathrm{mS}}{8.58 \mathrm{mS}+5 \mathrm{~ms}}=-3.09\)</span> <p class="blog">
&nbsp;</p>
 <span class="tex-text">\(Z_{\mathrm{IN}}=\frac{R_{F}}{1-A}=\frac{200}{4.09}=49 \Omega\)</span> <p class="blog">
The voltage gain of the output buffer is <span class="tex-text">\( A_{V 2}=\frac{-g_{\text {meff/3 }}}{g_{\text {oeff } 3}+\frac{1}{25}}=\frac{-42 \mathrm{mS}}{5.72 \mathrm{mS}+36.66 \mathrm{mS}}=-0.99\)</span> while the<br /> node capacitances are given by</p>
 <span class="tex-text">\(C_{I N}=C_{g s 1}+C_{g s 2}+(1-A)\left(\mathrm{C}_{\mathrm{gd} 1}+\mathrm{C}_{\mathrm{gd} 2}\right)=16 \mathrm{fF}+32 \mathrm{fF}+4.09 \times 24 \mathrm{fF}=146.16 \mathrm{fF}\)</span> <p class="blog">
&nbsp;</p>
 <span class="tex-text">\(C_{o u t}=C_{d b 1}+C_{g d 1}+C_{g d 2}+C_{d b 2}+C_{g s 3}+2 C_{g d 3}=12+8+24+16+32+32=124 \mathrm{fF}\)</span> <p class="blog">
Ignoring <span class="tex-text">\(L_{F}\)</span> , <span class="tex-text">\(f_{1}\)</span> and <span class="tex-text">\(f_{2} \)</span> are given by</p>
 <p class="blog">
<span class="tex-text">\(f_{1}=\frac{1}{2 \pi C_{I N} R_{F}}=5.43 \mathrm{GHz} \)</span> and</p>
 <span class="tex-text">\(f_{2}=\frac{g_{\text {out }}}{2 \pi C_{\text {out }}}=\frac{g_{o 1}+g_{o 2}+\frac{1}{R_{F}}}{2 \pi C_{\text {out }}}=17.44 \mathrm{GHz}\)</span> <p class="blog">
c) In both circuits, at 36GHz, <span class="tex-text">\(ω_{f}\)</span>= 0.678</p>
 <p class="blog">
For the 90nm TIA</p>
 <span class="tex-text">\(W_{O P T}=\frac{1}{\omega} \sqrt{\left(\frac{1}{Z_{0}}+\frac{1}{R_{F}} \frac{1}{1+\omega_{f}^{2}}\right)^{2}+\left(\frac{1}{R_{F}} \frac{\omega_{f}}{1+\omega_{f}^{2}}\right)^{2}} \sqrt{\frac{1}{\frac{G_{F E T}}{R_{F E T}}+\underline{G}_{C, F E T}^{2}+B_{F E T}^{2}}}\)</span> <p class="blog">
Table 8.3 Comparison of measured performance of 90nm CMOS and n-MOS TIA stages [8],[9]</p>
 <div class="table-overflow"><table  dir="RTL" style="border-collapse: collapse;width: 492px;height: 93px" border="0" width="216" cellspacing="0" cellpadding="0"> <tbody> <tr style="height: 28.5pt"> <td class="xl65" dir="LTR" style="height: 28.5pt;width: 54pt" align="left" width="72" height="38">n-MOS</td> <td class="xl65" dir="LTR" style="width: 54pt" align="left" width="72">CMOS</td> <td class="xl65" dir="LTR" style="width: 54pt" align="left" width="72">Parameter</td> </tr> <tr style="height: 14.25pt"> <td class="xl65" dir="LTR" style="height: 14.25pt;width: 54pt" align="left" width="72" height="19">14.4mW</td> <td class="xl65" dir="LTR" style="width: 54pt" align="left" width="72">3.9mW</td> <td class="xl65" dir="LTR" style="width: 54pt" align="left" width="72">Power</td> </tr> <tr style="height: 28.5pt"> <td class="xl65" dir="LTR" style="height: 28.5pt;width: 54pt" align="left" width="72" height="38">21GHz.</td> <td class="xl65" dir="LTR" style="width: 54pt" align="left" width="72">28GHz</td> <td class="xl65" dir="LTR" style="width: 54pt" align="left" width="72">Bandwidth</td> </tr> </tbody> </table></div> <span class="tex-text">\(=\frac{0.02342 \cdot 2.99 \cdot 10^{14}}{2.26 \cdot 10^{11}}=31 \mu \mathrm{m}\)</span> <p class="blog">
For the 65nm TIA</p>
 <span class="tex-text">\(W_{O P T}=\frac{1}{\omega} \sqrt{\left(\frac{1}{Z_{0}}+\frac{1}{R_{F}} \frac{1}{1+\omega_{f}^{2}}\right)^{2}+\left(\frac{1}{R_{F}} \frac{\omega_{f}}{1+\omega_{f}^{2}}\right)^{2}} \sqrt{\frac{1}{\frac{G_{F E T}}{R_{F E T}}+\underline{G}_{C, F E T}^{2}+B_{F E T}^{2}}}\)</span> <span class="tex-text">\(=\frac{0.02342 \cdot 3.57 \cdot 10^{14}}{2.26 \cdot 10^{11}}=37 \mu \mathrm{m}\)</span> <p class="blog">
Both values calculated using analytical expressions are very close to the simulated values in Figure 8.19. Both are larger than the values used in the schematic. Note that the optimal size increases in more advanced nodes due to the fact that the gate-source and drain-bulk capacitances have decreased between the <span class="tex-text">\(90 \mathrm{~nm}\)</span> and <span class="tex-text">\(65 \mathrm{~nm}\)</span> nodes. Constant-field scaling no longer applies between the <span class="tex-text">\(90 \mathrm{~nm}\)</span> and <span class="tex-text">\(65 \mathrm{~nm}\)</span> nodes. Nevertheless, because <span class="tex-text">\(g_{m}^{\prime}\)</span> increases and <span class="tex-text">\(C_{g s}^{\prime}\)</span> and <span class="tex-text">\(C_{d b}^{\prime}\)</span> decrease, the noise and bandwidth of the TIA improve from the <span class="tex-text">\(90 \mathrm{~nm}\)</span> to the <span class="tex-text">\(65 \mathrm{~nm}\)</span> nodes.<br /> Note also that the transistor size and the node capacitances have decreased between the <span class="tex-text">\(\mathrm{n}\)</span> MOS &#8211; only and the CMOS inverter TIA. The measured data for <span class="tex-text">\(90 \mathrm{~nm}\)</span> implementations of the n-MOS and CMOS TIA stages are summarized in Table 8.3 .</p>
 
    
          <!-- end -->
            </div>
        </div>
    
    
        <footer class="footer-bg footer-slct">
            <div class="footer-top">
                <a href="/tos">terms</a>
                <a href="/privacy">privacy</a>
                <a href="/contact-us">contact us</a>
            </div>
            <div class="footer-bottom">
                &copy; 2022 Vlavar Inc. All Rights Reserved.
            </div>
        </footer>    
        <script src="https://cdn.jsdelivr.net/npm/katex@0.16.0/dist/katex.min.js" integrity="sha384-X/XCfMm41VSsqRNQgDerQczD69XqmjOOOwYQvr/uuC+j4OPoNhVgjdGFwhvN02Ja" crossorigin="anonymous"></script>
        <script src="https://cdn.jsdelivr.net/npm/katex@0.16.0/dist/contrib/auto-render.min.js" integrity="sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR" crossorigin="anonymous"></script>
        <script src="/assets/js/min/client-ui.js"></script>
    </body>
    
    </html>