Release 14.6 Drc P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Apr 25 14:48:19 2014

drc -z McBSP_Test.ncd McBSP_Test.pcf

INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   INST_SCHNELLERTAKT/DCM_SP_INST, consult the device Interactive Data Sheet.
WARNING:PhysDesignRules:812 - Dangling pin <DOA12> on
   block:<INST_BRAM_PUFFER_MCBSP_ENKODER/INSTADAT_BLOCKRAM/MRAM_RAM17>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA13> on
   block:<INST_BRAM_PUFFER_MCBSP_ENKODER/INSTADAT_BLOCKRAM/MRAM_RAM17>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA14> on
   block:<INST_BRAM_PUFFER_MCBSP_ENKODER/INSTADAT_BLOCKRAM/MRAM_RAM17>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA15> on
   block:<INST_BRAM_PUFFER_MCBSP_ENKODER/INSTADAT_BLOCKRAM/MRAM_RAM17>:<RAMB16BW
   E_RAMB16BWE>.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
