// Seed: 2254937281
module module_0 (
    output wire id_0,
    input  wor  id_1
);
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    input  wand  id_2,
    output wand  id_3,
    output tri   id_4,
    input  wor   id_5,
    input  wand  id_6
);
  tri id_8, id_9, id_10, id_11, id_12 = id_1 - 1'b0, id_13;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_0,
      id_6
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri1 id_4
);
  wire id_6, id_7;
  wire id_8 = id_8;
  wire id_9;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire id_10;
endmodule
