 
****************************************
Report : qor
Design : sqrt
Version: O-2018.06-SP1
Date   : Mon Jan  1 20:41:49 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              31.00
  Critical Path Length:          6.21
  Critical Path Slack:          92.20
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.13
  No. of Hold Violations:       27.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         14
  Hierarchical Port Count:       1288
  Leaf Cell Count:               3485
  Buf/Inv Cell Count:             588
  Buf Cell Count:                   4
  Inv Cell Count:                 584
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2610
  Sequential Cell Count:          875
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    25350.669030
  Noncombinational Area: 28219.274044
  Buf/Inv Area:           2333.924974
  Total Buffer Area:            27.16
  Total Inverter Area:        2306.77
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             53569.943074
  Design Area:           53569.943074


  Design Rules
  -----------------------------------
  Total Number of Nets:          4126
  Nets With Violations:            17
  Max Trans Violations:             0
  Max Cap Violations:              17
  -----------------------------------


  Hostname: IC_EDA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.50
  Logic Optimization:                  0.30
  Mapping Optimization:               10.17
  -----------------------------------------
  Overall Compile Time:               13.93
  Overall Compile Wall Clock Time:    14.17

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.01  TNS: 0.13  Number of Violating Paths: 27

  --------------------------------------------------------------------


1
