module mux8to1_case(
    input [7:0] in_word,
    input [2:0] sel,
    output out_bit
    );
    
    reg out_bit;
    
    always@ (in_word or sel) begin
    case(sel)
    3'b000 : out_bit = in_word[0];
    3'b001 : out_bit = in_word[1];
    3'b010 : out_bit = in_word[2];
    3'b011 : out_bit = in_word[3];
    3'b100 : out_bit = in_word[4];
    3'b101 : out_bit = in_word[5];
    3'b110 : out_bit = in_word[6];
    3'b111 : out_bit = in_word[7];
    endcase
    end
    
endmodule
