# Exercise 1

In exercise 1, we were given an incomplete diagram for a binary value 4'b0000 - 4'b1111 to be mapped to a 7 segment display
![Block Diagram of 7 Segment Display](https://github.com/GPadley/VERILOG-Lab/blob/master/Part-1/Ex1/Block%20Diagram.png)
