//
// Copyright (c) 2018 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARDMAAPB_1_H_INC_
#define ___ARDMAAPB_1_H_INC_
#define NV_MOBILE_ARDMAAPB_1_H_UNIT_OF_OFFSET 1B

// Register DMAAPB_1_ORDER_CONFIG_0
#define DMAAPB_1_ORDER_CONFIG_0                 _MK_ADDR_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_SECURE                  0x0
#define DMAAPB_1_ORDER_CONFIG_0_DUAL                    0x0
#define DMAAPB_1_ORDER_CONFIG_0_SCR                     BR_SCR_0
#define DMAAPB_1_ORDER_CONFIG_0_WORD_COUNT                      0x1
#define DMAAPB_1_ORDER_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x31)
#define DMAAPB_1_ORDER_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define DMAAPB_1_ORDER_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define DMAAPB_1_ORDER_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x3f)
#define DMAAPB_1_ORDER_CONFIG_0_CH1_EN_SHIFT                    _MK_SHIFT_CONST(5)
#define DMAAPB_1_ORDER_CONFIG_0_CH1_EN_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_ORDER_CONFIG_0_CH1_EN_SHIFT)
#define DMAAPB_1_ORDER_CONFIG_0_CH1_EN_RANGE                    5:5
#define DMAAPB_1_ORDER_CONFIG_0_CH1_EN_WOFFSET                  0x0
#define DMAAPB_1_ORDER_CONFIG_0_CH1_EN_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_ORDER_CONFIG_0_CH1_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_ORDER_CONFIG_0_CH1_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_CH1_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_CH1_EN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_CH1_EN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_ORDER_CONFIG_0_VQMC_SHIFT                      _MK_SHIFT_CONST(4)
#define DMAAPB_1_ORDER_CONFIG_0_VQMC_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_1_ORDER_CONFIG_0_VQMC_SHIFT)
#define DMAAPB_1_ORDER_CONFIG_0_VQMC_RANGE                      4:4
#define DMAAPB_1_ORDER_CONFIG_0_VQMC_WOFFSET                    0x0
#define DMAAPB_1_ORDER_CONFIG_0_VQMC_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_ORDER_CONFIG_0_VQMC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_ORDER_CONFIG_0_VQMC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_VQMC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_VQMC_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_VQMC_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_1_ORDER_CONFIG_0_WRRDARB_SHIFT                   _MK_SHIFT_CONST(3)
#define DMAAPB_1_ORDER_CONFIG_0_WRRDARB_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_1_ORDER_CONFIG_0_WRRDARB_SHIFT)
#define DMAAPB_1_ORDER_CONFIG_0_WRRDARB_RANGE                   3:3
#define DMAAPB_1_ORDER_CONFIG_0_WRRDARB_WOFFSET                 0x0
#define DMAAPB_1_ORDER_CONFIG_0_WRRDARB_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_WRRDARB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_ORDER_CONFIG_0_WRRDARB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_WRRDARB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_WRRDARB_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_WRRDARB_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_ORDER_CONFIG_0_BER_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_1_ORDER_CONFIG_0_BER_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_ORDER_CONFIG_0_BER_SHIFT)
#define DMAAPB_1_ORDER_CONFIG_0_BER_RANGE                       2:2
#define DMAAPB_1_ORDER_CONFIG_0_BER_WOFFSET                     0x0
#define DMAAPB_1_ORDER_CONFIG_0_BER_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_BER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_ORDER_CONFIG_0_BER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_BER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_BER_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_BER_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_ORDER_CONFIG_0_DRE_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_1_ORDER_CONFIG_0_DRE_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_ORDER_CONFIG_0_DRE_SHIFT)
#define DMAAPB_1_ORDER_CONFIG_0_DRE_RANGE                       1:1
#define DMAAPB_1_ORDER_CONFIG_0_DRE_WOFFSET                     0x0
#define DMAAPB_1_ORDER_CONFIG_0_DRE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_DRE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_ORDER_CONFIG_0_DRE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_DRE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_DRE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_DRE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_ORDER_CONFIG_0_BEAD_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_1_ORDER_CONFIG_0_BEAD_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_1_ORDER_CONFIG_0_BEAD_SHIFT)
#define DMAAPB_1_ORDER_CONFIG_0_BEAD_RANGE                      0:0
#define DMAAPB_1_ORDER_CONFIG_0_BEAD_WOFFSET                    0x0
#define DMAAPB_1_ORDER_CONFIG_0_BEAD_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_ORDER_CONFIG_0_BEAD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_ORDER_CONFIG_0_BEAD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_BEAD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_BEAD_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_ORDER_CONFIG_0_BEAD_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

// Register DMAAPB_1_ERROR_CONFIG_0
#define DMAAPB_1_ERROR_CONFIG_0                 _MK_ADDR_CONST(0x2c4)
#define DMAAPB_1_ERROR_CONFIG_0_SECURE                  0x0
#define DMAAPB_1_ERROR_CONFIG_0_DUAL                    0x0
#define DMAAPB_1_ERROR_CONFIG_0_SCR                     BR_SCR_0
#define DMAAPB_1_ERROR_CONFIG_0_WORD_COUNT                      0x1
#define DMAAPB_1_ERROR_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x5)
#define DMAAPB_1_ERROR_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x1f)
#define DMAAPB_1_ERROR_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x1f)
#define DMAAPB_1_ERROR_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x1f)
#define DMAAPB_1_ERROR_CONFIG_0_ERD_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_1_ERROR_CONFIG_0_ERD_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_ERROR_CONFIG_0_ERD_SHIFT)
#define DMAAPB_1_ERROR_CONFIG_0_ERD_RANGE                       4:4
#define DMAAPB_1_ERROR_CONFIG_0_ERD_WOFFSET                     0x0
#define DMAAPB_1_ERROR_CONFIG_0_ERD_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_ERD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_ERROR_CONFIG_0_ERD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_ERD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_ERD_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_ERD_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_ERROR_CONFIG_0_AEC_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_1_ERROR_CONFIG_0_AEC_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_ERROR_CONFIG_0_AEC_SHIFT)
#define DMAAPB_1_ERROR_CONFIG_0_AEC_RANGE                       3:3
#define DMAAPB_1_ERROR_CONFIG_0_AEC_WOFFSET                     0x0
#define DMAAPB_1_ERROR_CONFIG_0_AEC_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_AEC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_ERROR_CONFIG_0_AEC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_AEC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_AEC_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_AEC_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_ERROR_CONFIG_0_SLEC_SHIFT                      _MK_SHIFT_CONST(2)
#define DMAAPB_1_ERROR_CONFIG_0_SLEC_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_1_ERROR_CONFIG_0_SLEC_SHIFT)
#define DMAAPB_1_ERROR_CONFIG_0_SLEC_RANGE                      2:2
#define DMAAPB_1_ERROR_CONFIG_0_SLEC_WOFFSET                    0x0
#define DMAAPB_1_ERROR_CONFIG_0_SLEC_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_ERROR_CONFIG_0_SLEC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_ERROR_CONFIG_0_SLEC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_SLEC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_SLEC_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_SLEC_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_1_ERROR_CONFIG_0_FTC_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_1_ERROR_CONFIG_0_FTC_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_ERROR_CONFIG_0_FTC_SHIFT)
#define DMAAPB_1_ERROR_CONFIG_0_FTC_RANGE                       1:1
#define DMAAPB_1_ERROR_CONFIG_0_FTC_WOFFSET                     0x0
#define DMAAPB_1_ERROR_CONFIG_0_FTC_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_FTC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_ERROR_CONFIG_0_FTC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_FTC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_FTC_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_FTC_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_ERROR_CONFIG_0_WTC_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_1_ERROR_CONFIG_0_WTC_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_ERROR_CONFIG_0_WTC_SHIFT)
#define DMAAPB_1_ERROR_CONFIG_0_WTC_RANGE                       0:0
#define DMAAPB_1_ERROR_CONFIG_0_WTC_WOFFSET                     0x0
#define DMAAPB_1_ERROR_CONFIG_0_WTC_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_ERROR_CONFIG_0_WTC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_ERROR_CONFIG_0_WTC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_WTC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_WTC_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_ERROR_CONFIG_0_WTC_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

// Register DMAAPB_1_TIMEOUT_TIMER_0
#define DMAAPB_1_TIMEOUT_TIMER_0                        _MK_ADDR_CONST(0x2c8)
#define DMAAPB_1_TIMEOUT_TIMER_0_SECURE                         0x0
#define DMAAPB_1_TIMEOUT_TIMER_0_DUAL                   0x0
#define DMAAPB_1_TIMEOUT_TIMER_0_SCR                    BR_SCR_0
#define DMAAPB_1_TIMEOUT_TIMER_0_WORD_COUNT                     0x1
#define DMAAPB_1_TIMEOUT_TIMER_0_RESET_VAL                      _MK_MASK_CONST(0xffffff)
#define DMAAPB_1_TIMEOUT_TIMER_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_1_TIMEOUT_TIMER_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_TIMER_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_TIMER_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define DMAAPB_1_TIMEOUT_TIMER_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_1_TIMEOUT_TIMER_0_TV_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_1_TIMEOUT_TIMER_0_TV_FIELD                       _MK_FIELD_CONST(0xffffffff, DMAAPB_1_TIMEOUT_TIMER_0_TV_SHIFT)
#define DMAAPB_1_TIMEOUT_TIMER_0_TV_RANGE                       31:0
#define DMAAPB_1_TIMEOUT_TIMER_0_TV_WOFFSET                     0x0
#define DMAAPB_1_TIMEOUT_TIMER_0_TV_DEFAULT                     _MK_MASK_CONST(0xffffff)
#define DMAAPB_1_TIMEOUT_TIMER_0_TV_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_1_TIMEOUT_TIMER_0_TV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_TIMER_0_TV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_TIMER_0_TV_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_TIMER_0_TV_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

// Register DMAAPB_1_TIMEOUT_CONFIG_0
#define DMAAPB_1_TIMEOUT_CONFIG_0                       _MK_ADDR_CONST(0x2cc)
#define DMAAPB_1_TIMEOUT_CONFIG_0_SECURE                        0x0
#define DMAAPB_1_TIMEOUT_CONFIG_0_DUAL                  0x0
#define DMAAPB_1_TIMEOUT_CONFIG_0_SCR                   BR_SCR_0
#define DMAAPB_1_TIMEOUT_CONFIG_0_WORD_COUNT                    0x1
#define DMAAPB_1_TIMEOUT_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_TIMEOUT_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_1_TIMEOUT_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define DMAAPB_1_TIMEOUT_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_1_TIMEOUT_CONFIG_0_DBR_SHIFT                     _MK_SHIFT_CONST(1)
#define DMAAPB_1_TIMEOUT_CONFIG_0_DBR_FIELD                     _MK_FIELD_CONST(0x7, DMAAPB_1_TIMEOUT_CONFIG_0_DBR_SHIFT)
#define DMAAPB_1_TIMEOUT_CONFIG_0_DBR_RANGE                     3:1
#define DMAAPB_1_TIMEOUT_CONFIG_0_DBR_WOFFSET                   0x0
#define DMAAPB_1_TIMEOUT_CONFIG_0_DBR_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_CONFIG_0_DBR_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DMAAPB_1_TIMEOUT_CONFIG_0_DBR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_CONFIG_0_DBR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_CONFIG_0_DBR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_CONFIG_0_DBR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_TIMEOUT_CONFIG_0_TE_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_1_TIMEOUT_CONFIG_0_TE_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_1_TIMEOUT_CONFIG_0_TE_SHIFT)
#define DMAAPB_1_TIMEOUT_CONFIG_0_TE_RANGE                      0:0
#define DMAAPB_1_TIMEOUT_CONFIG_0_TE_WOFFSET                    0x0
#define DMAAPB_1_TIMEOUT_CONFIG_0_TE_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_TIMEOUT_CONFIG_0_TE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_TIMEOUT_CONFIG_0_TE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_CONFIG_0_TE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_CONFIG_0_TE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_TIMEOUT_CONFIG_0_TE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

// Register DMAAPB_1_CLK_OVR_ON_0
#define DMAAPB_1_CLK_OVR_ON_0                   _MK_ADDR_CONST(0x2d0)
#define DMAAPB_1_CLK_OVR_ON_0_SECURE                    0x0
#define DMAAPB_1_CLK_OVR_ON_0_DUAL                      0x0
#define DMAAPB_1_CLK_OVR_ON_0_SCR                       BR_SCR_0
#define DMAAPB_1_CLK_OVR_ON_0_WORD_COUNT                        0x1
#define DMAAPB_1_CLK_OVR_ON_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define DMAAPB_1_CLK_OVR_ON_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_CLK_OVR_ON_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_CLK_OVR_ON_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_CLK_OVR_ON_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define DMAAPB_1_CLK_OVR_ON_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_CLK_OVR_ON_0_DMAAPB_1_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_1_CLK_OVR_ON_0_DMAAPB_1_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_CLK_OVR_ON_0_DMAAPB_1_SHIFT)
#define DMAAPB_1_CLK_OVR_ON_0_DMAAPB_1_RANGE                    0:0
#define DMAAPB_1_CLK_OVR_ON_0_DMAAPB_1_WOFFSET                  0x0
#define DMAAPB_1_CLK_OVR_ON_0_DMAAPB_1_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_CLK_OVR_ON_0_DMAAPB_1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_CLK_OVR_ON_0_DMAAPB_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_CLK_OVR_ON_0_DMAAPB_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_CLK_OVR_ON_0_DMAAPB_1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_CLK_OVR_ON_0_DMAAPB_1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_CLK_OVR_ON_0_DMAAPB_1_DISABLE                  _MK_ENUM_CONST(0)
#define DMAAPB_1_CLK_OVR_ON_0_DMAAPB_1_ENABLE                   _MK_ENUM_CONST(1)

// Register DMAAPB_1_NON_SAFE_CLK_ENABLE_0
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0                  _MK_ADDR_CONST(0x2d4)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_SECURE                   0x0
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_DUAL                     0x0
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_SCR                      BR_SCR_0
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_WORD_COUNT                       0x1
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_EN_SHIFT                 _MK_SHIFT_CONST(0)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_EN_FIELD                 _MK_FIELD_CONST(0x3, DMAAPB_1_NON_SAFE_CLK_ENABLE_0_EN_SHIFT)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_EN_RANGE                 1:0
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_EN_WOFFSET                       0x0
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_EN_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_EN_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_EN_DISABLE                       _MK_ENUM_CONST(0)
#define DMAAPB_1_NON_SAFE_CLK_ENABLE_0_EN_ENABLE                        _MK_ENUM_CONST(1)

// Register DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0                     _MK_ADDR_CONST(0x2d8)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_SECURE                      0x0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_DUAL                        0x0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_SCR                         BR_SCR_0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_WORD_COUNT                  0x1
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_RESET_VAL                   _MK_MASK_CONST(0x84210)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_SHIFT                   _MK_SHIFT_CONST(15)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_FIELD                   _MK_FIELD_CONST(0x1f, DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_SHIFT)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_RANGE                   19:15
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_WOFFSET                 0x0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_DEFAULT                 _MK_MASK_CONST(0x10)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_SHIFT                   _MK_SHIFT_CONST(10)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_FIELD                   _MK_FIELD_CONST(0x1f, DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_SHIFT)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_RANGE                   14:10
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_WOFFSET                 0x0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_DEFAULT                 _MK_MASK_CONST(0x10)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_SHIFT                   _MK_SHIFT_CONST(5)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_FIELD                   _MK_FIELD_CONST(0x1f, DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_SHIFT)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_RANGE                   9:5
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_WOFFSET                 0x0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_DEFAULT                 _MK_MASK_CONST(0x10)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_FIELD                   _MK_FIELD_CONST(0x1f, DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_SHIFT)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_RANGE                   4:0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_WOFFSET                 0x0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_DEFAULT                 _MK_MASK_CONST(0x10)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

// Register DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0                     _MK_ADDR_CONST(0x2dc)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_SECURE                      0x0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_DUAL                        0x0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_SCR                         BR_SCR_0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_WORD_COUNT                  0x1
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_RESET_VAL                   _MK_MASK_CONST(0x820820)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_RESET_MASK                  _MK_MASK_CONST(0xffffff)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_SHIFT                  _MK_SHIFT_CONST(18)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_FIELD                  _MK_FIELD_CONST(0x3f, DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_SHIFT)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_RANGE                  23:18
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_WOFFSET                        0x0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_DEFAULT                        _MK_MASK_CONST(0x20)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_SHIFT                  _MK_SHIFT_CONST(12)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_FIELD                  _MK_FIELD_CONST(0x3f, DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_SHIFT)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_RANGE                  17:12
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_WOFFSET                        0x0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_DEFAULT                        _MK_MASK_CONST(0x20)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_SHIFT                  _MK_SHIFT_CONST(6)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_FIELD                  _MK_FIELD_CONST(0x3f, DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_SHIFT)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_RANGE                  11:6
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_WOFFSET                        0x0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_DEFAULT                        _MK_MASK_CONST(0x20)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_SHIFT                  _MK_SHIFT_CONST(0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_FIELD                  _MK_FIELD_CONST(0x3f, DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_SHIFT)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_RANGE                  5:0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_WOFFSET                        0x0
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_DEFAULT                        _MK_MASK_CONST(0x20)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

// Register DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0                     _MK_ADDR_CONST(0x2e0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_SECURE                      0x0
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_DUAL                        0x0
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_SCR                         BR_SCR_0
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_WORD_COUNT                  0x1
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_RESET_VAL                   _MK_MASK_CONST(0x21088)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_RESET_MASK                  _MK_MASK_CONST(0x3ffff)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_READ_MASK                   _MK_MASK_CONST(0x3ffff)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_WRITE_MASK                  _MK_MASK_CONST(0x3ffff)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_SHIFT                    _MK_SHIFT_CONST(13)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_FIELD                    _MK_FIELD_CONST(0x1f, DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_SHIFT)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_RANGE                    17:13
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_WOFFSET                  0x0
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_DEFAULT                  _MK_MASK_CONST(0x10)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_SHIFT                     _MK_SHIFT_CONST(8)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_FIELD                     _MK_FIELD_CONST(0x1f, DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_SHIFT)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_RANGE                     12:8
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_WOFFSET                   0x0
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_DEFAULT                   _MK_MASK_CONST(0x10)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_SHIFT                   _MK_SHIFT_CONST(4)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_SHIFT)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_RANGE                   7:4
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_WOFFSET                 0x0
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_DEFAULT                 _MK_MASK_CONST(0x8)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_SHIFT)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_RANGE                   3:0
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_WOFFSET                 0x0
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_DEFAULT                 _MK_MASK_CONST(0x8)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

// Register DMAAPB_1_INTERRUPT_STATUS_0
#define DMAAPB_1_INTERRUPT_STATUS_0                     _MK_ADDR_CONST(0x2e8)
#define DMAAPB_1_INTERRUPT_STATUS_0_SECURE                      0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_DUAL                        0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_SCR                         BR_INTR_SCR_0
#define DMAAPB_1_INTERRUPT_STATUS_0_WORD_COUNT                  0x1
#define DMAAPB_1_INTERRUPT_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_1_INTERRUPT_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_1_INTERRUPT_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2RFIFOF_SHIFT                     _MK_SHIFT_CONST(20)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2RFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_CH2RFIFOF_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2RFIFOF_RANGE                     20:20
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2RFIFOF_WOFFSET                   0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2RFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2RFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2RFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2RFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2RFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2RFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_CH1RFIFOF_SHIFT                     _MK_SHIFT_CONST(19)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1RFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_CH1RFIFOF_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1RFIFOF_RANGE                     19:19
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1RFIFOF_WOFFSET                   0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1RFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1RFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1RFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1RFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1RFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1RFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_CH0RFIFOF_SHIFT                     _MK_SHIFT_CONST(18)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0RFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_CH0RFIFOF_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0RFIFOF_RANGE                     18:18
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0RFIFOF_WOFFSET                   0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0RFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0RFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0RFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0RFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0RFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0RFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_ARFS_SHIFT                  _MK_SHIFT_CONST(17)
#define DMAAPB_1_INTERRUPT_STATUS_0_ARFS_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_ARFS_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_ARFS_RANGE                  17:17
#define DMAAPB_1_INTERRUPT_STATUS_0_ARFS_WOFFSET                        0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_ARFS_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_ARFS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_ARFS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_ARFS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_ARFS_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_ARFS_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_BFS_SHIFT                   _MK_SHIFT_CONST(16)
#define DMAAPB_1_INTERRUPT_STATUS_0_BFS_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_BFS_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_BFS_RANGE                   16:16
#define DMAAPB_1_INTERRUPT_STATUS_0_BFS_WOFFSET                 0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_BFS_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_BFS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_BFS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_BFS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_BFS_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_BFS_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_UBT_SHIFT                   _MK_SHIFT_CONST(15)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBT_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_UBT_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBT_RANGE                   15:15
#define DMAAPB_1_INTERRUPT_STATUS_0_UBT_WOFFSET                 0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_UBT_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_UBE_SHIFT                   _MK_SHIFT_CONST(14)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBE_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_UBE_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBE_RANGE                   14:14
#define DMAAPB_1_INTERRUPT_STATUS_0_UBE_WOFFSET                 0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_UBE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBE_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBE_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_UBS_SHIFT                   _MK_SHIFT_CONST(13)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBS_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_UBS_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBS_RANGE                   13:13
#define DMAAPB_1_INTERRUPT_STATUS_0_UBS_WOFFSET                 0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_UBS_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBS_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UBS_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_UAT_SHIFT                   _MK_SHIFT_CONST(12)
#define DMAAPB_1_INTERRUPT_STATUS_0_UAT_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_UAT_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_UAT_RANGE                   12:12
#define DMAAPB_1_INTERRUPT_STATUS_0_UAT_WOFFSET                 0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_UAT_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UAT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_UAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UAT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_UAT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_CH2DFIFOF_SHIFT                     _MK_SHIFT_CONST(11)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2DFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_CH2DFIFOF_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2DFIFOF_RANGE                     11:11
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2DFIFOF_WOFFSET                   0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2DFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2DFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2DFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2DFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2DFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH2DFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_CH1DFIFOF_SHIFT                     _MK_SHIFT_CONST(10)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1DFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_CH1DFIFOF_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1DFIFOF_RANGE                     10:10
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1DFIFOF_WOFFSET                   0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1DFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1DFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1DFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1DFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1DFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH1DFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_CH0DFIFOF_SHIFT                     _MK_SHIFT_CONST(9)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0DFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_CH0DFIFOF_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0DFIFOF_RANGE                     9:9
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0DFIFOF_WOFFSET                   0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0DFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0DFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0DFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0DFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0DFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_CH0DFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_WRFIFOF_SHIFT                       _MK_SHIFT_CONST(8)
#define DMAAPB_1_INTERRUPT_STATUS_0_WRFIFOF_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_WRFIFOF_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_WRFIFOF_RANGE                       8:8
#define DMAAPB_1_INTERRUPT_STATUS_0_WRFIFOF_WOFFSET                     0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_WRFIFOF_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_WRFIFOF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_WRFIFOF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_WRFIFOF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_WRFIFOF_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_WRFIFOF_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_RDFIFOF_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_1_INTERRUPT_STATUS_0_RDFIFOF_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_RDFIFOF_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_RDFIFOF_RANGE                       7:7
#define DMAAPB_1_INTERRUPT_STATUS_0_RDFIFOF_WOFFSET                     0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_RDFIFOF_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_RDFIFOF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_RDFIFOF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_RDFIFOF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_RDFIFOF_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_RDFIFOF_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_ERBF_SHIFT                  _MK_SHIFT_CONST(5)
#define DMAAPB_1_INTERRUPT_STATUS_0_ERBF_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_ERBF_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_ERBF_RANGE                  5:5
#define DMAAPB_1_INTERRUPT_STATUS_0_ERBF_WOFFSET                        0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_ERBF_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_ERBF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_ERBF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_ERBF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_ERBF_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_ERBF_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_SLV_SHIFT                   _MK_SHIFT_CONST(3)
#define DMAAPB_1_INTERRUPT_STATUS_0_SLV_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_SLV_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_SLV_RANGE                   3:3
#define DMAAPB_1_INTERRUPT_STATUS_0_SLV_WOFFSET                 0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_SLV_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SLV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_SLV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SLV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SLV_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SLV_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_TIM_SHIFT                   _MK_SHIFT_CONST(2)
#define DMAAPB_1_INTERRUPT_STATUS_0_TIM_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_TIM_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_TIM_RANGE                   2:2
#define DMAAPB_1_INTERRUPT_STATUS_0_TIM_WOFFSET                 0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_TIM_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_TIM_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_TIM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_TIM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_TIM_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_TIM_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFOF_SHIFT                        _MK_SHIFT_CONST(1)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFOF_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_SFIFOF_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFOF_RANGE                        1:1
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFOF_WOFFSET                      0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFOF_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFOF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFOF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFOF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFOF_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFOF_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFONE_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFONE_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_INTERRUPT_STATUS_0_SFIFONE_SHIFT)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFONE_RANGE                       0:0
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFONE_WOFFSET                     0x0
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFONE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFONE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_INTERRUPT_STATUS_0_SFIFONE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

// Register DMAAPB_1_RAW_INTERRUPT_STATUS_0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0                 _MK_ADDR_CONST(0x2ec)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SECURE                  0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_DUAL                    0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SCR                     BR_INTR_SCR_0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_WORD_COUNT                      0x1
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_SHIFT                 _MK_SHIFT_CONST(20)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_RANGE                 20:20
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_WOFFSET                       0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_SHIFT                 _MK_SHIFT_CONST(19)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_RANGE                 19:19
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_WOFFSET                       0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_SHIFT                 _MK_SHIFT_CONST(18)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_RANGE                 18:18
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_WOFFSET                       0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ARFS_SHIFT                      _MK_SHIFT_CONST(17)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ARFS_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_ARFS_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ARFS_RANGE                      17:17
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ARFS_WOFFSET                    0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ARFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ARFS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ARFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ARFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ARFS_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ARFS_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_BFS_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_BFS_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_BFS_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_BFS_RANGE                       16:16
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_BFS_WOFFSET                     0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_BFS_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_BFS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_BFS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_BFS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_BFS_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_BFS_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBT_SHIFT                       _MK_SHIFT_CONST(15)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBT_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBT_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBT_RANGE                       15:15
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBT_WOFFSET                     0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBT_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBT_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBT_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBE_SHIFT                       _MK_SHIFT_CONST(14)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBE_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBE_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBE_RANGE                       14:14
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBE_WOFFSET                     0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBS_SHIFT                       _MK_SHIFT_CONST(13)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBS_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBS_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBS_RANGE                       13:13
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBS_WOFFSET                     0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBS_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBS_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UBS_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UAT_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UAT_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_UAT_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UAT_RANGE                       12:12
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UAT_WOFFSET                     0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UAT_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UAT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UAT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UAT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UAT_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_UAT_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_SHIFT                 _MK_SHIFT_CONST(11)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_RANGE                 11:11
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_WOFFSET                       0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_SHIFT                 _MK_SHIFT_CONST(10)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_RANGE                 10:10
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_WOFFSET                       0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_SHIFT                 _MK_SHIFT_CONST(9)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_RANGE                 9:9
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_WOFFSET                       0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_WRFIFOF_SHIFT                   _MK_SHIFT_CONST(8)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_WRFIFOF_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_WRFIFOF_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_WRFIFOF_RANGE                   8:8
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_WRFIFOF_WOFFSET                 0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_WRFIFOF_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_WRFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_WRFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_WRFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_WRFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_WRFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_RDFIFOF_SHIFT                   _MK_SHIFT_CONST(7)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_RDFIFOF_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_RDFIFOF_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_RDFIFOF_RANGE                   7:7
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_RDFIFOF_WOFFSET                 0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_RDFIFOF_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_RDFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_RDFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_RDFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_RDFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_RDFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ERBF_SHIFT                      _MK_SHIFT_CONST(5)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ERBF_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_ERBF_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ERBF_RANGE                      5:5
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ERBF_WOFFSET                    0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ERBF_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ERBF_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ERBF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ERBF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ERBF_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_ERBF_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SLV_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SLV_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_SLV_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SLV_RANGE                       3:3
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SLV_WOFFSET                     0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SLV_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SLV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SLV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SLV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SLV_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SLV_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_TIM_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_TIM_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_TIM_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_TIM_RANGE                       2:2
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_TIM_WOFFSET                     0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_TIM_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_TIM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_TIM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_TIM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_TIM_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_TIM_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFOF_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFOF_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFOF_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFOF_RANGE                    1:1
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFOF_WOFFSET                  0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFOF_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFOF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFOF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFOF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFOF_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFOF_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFONE_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFONE_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFONE_SHIFT)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFONE_RANGE                   0:0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFONE_WOFFSET                 0x0
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFONE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFONE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFONE_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_RAW_INTERRUPT_STATUS_0_SFIFONE_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

// Register DMAAPB_1_FIFO_STATUS1_0
#define DMAAPB_1_FIFO_STATUS1_0                 _MK_ADDR_CONST(0x2f4)
#define DMAAPB_1_FIFO_STATUS1_0_SECURE                  0x0
#define DMAAPB_1_FIFO_STATUS1_0_DUAL                    0x0
#define DMAAPB_1_FIFO_STATUS1_0_SCR                     BR_SCR_0
#define DMAAPB_1_FIFO_STATUS1_0_WORD_COUNT                      0x1
#define DMAAPB_1_FIFO_STATUS1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_RESET_MASK                      _MK_MASK_CONST(0xfffff)
#define DMAAPB_1_FIFO_STATUS1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_READ_MASK                       _MK_MASK_CONST(0xfffff)
#define DMAAPB_1_FIFO_STATUS1_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH3_REQ_FS_SHIFT                        _MK_SHIFT_CONST(15)
#define DMAAPB_1_FIFO_STATUS1_0_CH3_REQ_FS_FIELD                        _MK_FIELD_CONST(0x1f, DMAAPB_1_FIFO_STATUS1_0_CH3_REQ_FS_SHIFT)
#define DMAAPB_1_FIFO_STATUS1_0_CH3_REQ_FS_RANGE                        19:15
#define DMAAPB_1_FIFO_STATUS1_0_CH3_REQ_FS_WOFFSET                      0x0
#define DMAAPB_1_FIFO_STATUS1_0_CH3_REQ_FS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH3_REQ_FS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define DMAAPB_1_FIFO_STATUS1_0_CH3_REQ_FS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH3_REQ_FS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH3_REQ_FS_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH3_REQ_FS_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_1_FIFO_STATUS1_0_CH2_REQ_FS_SHIFT                        _MK_SHIFT_CONST(10)
#define DMAAPB_1_FIFO_STATUS1_0_CH2_REQ_FS_FIELD                        _MK_FIELD_CONST(0x1f, DMAAPB_1_FIFO_STATUS1_0_CH2_REQ_FS_SHIFT)
#define DMAAPB_1_FIFO_STATUS1_0_CH2_REQ_FS_RANGE                        14:10
#define DMAAPB_1_FIFO_STATUS1_0_CH2_REQ_FS_WOFFSET                      0x0
#define DMAAPB_1_FIFO_STATUS1_0_CH2_REQ_FS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH2_REQ_FS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define DMAAPB_1_FIFO_STATUS1_0_CH2_REQ_FS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH2_REQ_FS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH2_REQ_FS_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH2_REQ_FS_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_1_FIFO_STATUS1_0_CH1_REQ_FS_SHIFT                        _MK_SHIFT_CONST(5)
#define DMAAPB_1_FIFO_STATUS1_0_CH1_REQ_FS_FIELD                        _MK_FIELD_CONST(0x1f, DMAAPB_1_FIFO_STATUS1_0_CH1_REQ_FS_SHIFT)
#define DMAAPB_1_FIFO_STATUS1_0_CH1_REQ_FS_RANGE                        9:5
#define DMAAPB_1_FIFO_STATUS1_0_CH1_REQ_FS_WOFFSET                      0x0
#define DMAAPB_1_FIFO_STATUS1_0_CH1_REQ_FS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH1_REQ_FS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define DMAAPB_1_FIFO_STATUS1_0_CH1_REQ_FS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH1_REQ_FS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH1_REQ_FS_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH1_REQ_FS_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_1_FIFO_STATUS1_0_CH0_REQ_FS_SHIFT                        _MK_SHIFT_CONST(0)
#define DMAAPB_1_FIFO_STATUS1_0_CH0_REQ_FS_FIELD                        _MK_FIELD_CONST(0x1f, DMAAPB_1_FIFO_STATUS1_0_CH0_REQ_FS_SHIFT)
#define DMAAPB_1_FIFO_STATUS1_0_CH0_REQ_FS_RANGE                        4:0
#define DMAAPB_1_FIFO_STATUS1_0_CH0_REQ_FS_WOFFSET                      0x0
#define DMAAPB_1_FIFO_STATUS1_0_CH0_REQ_FS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH0_REQ_FS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define DMAAPB_1_FIFO_STATUS1_0_CH0_REQ_FS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH0_REQ_FS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH0_REQ_FS_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS1_0_CH0_REQ_FS_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

// Register DMAAPB_1_FIFO_STATUS2_0
#define DMAAPB_1_FIFO_STATUS2_0                 _MK_ADDR_CONST(0x2f8)
#define DMAAPB_1_FIFO_STATUS2_0_SECURE                  0x0
#define DMAAPB_1_FIFO_STATUS2_0_DUAL                    0x0
#define DMAAPB_1_FIFO_STATUS2_0_SCR                     BR_SCR_0
#define DMAAPB_1_FIFO_STATUS2_0_WORD_COUNT                      0x1
#define DMAAPB_1_FIFO_STATUS2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define DMAAPB_1_FIFO_STATUS2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define DMAAPB_1_FIFO_STATUS2_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH3_WDATA_FS_SHIFT                      _MK_SHIFT_CONST(18)
#define DMAAPB_1_FIFO_STATUS2_0_CH3_WDATA_FS_FIELD                      _MK_FIELD_CONST(0x3f, DMAAPB_1_FIFO_STATUS2_0_CH3_WDATA_FS_SHIFT)
#define DMAAPB_1_FIFO_STATUS2_0_CH3_WDATA_FS_RANGE                      23:18
#define DMAAPB_1_FIFO_STATUS2_0_CH3_WDATA_FS_WOFFSET                    0x0
#define DMAAPB_1_FIFO_STATUS2_0_CH3_WDATA_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH3_WDATA_FS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define DMAAPB_1_FIFO_STATUS2_0_CH3_WDATA_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH3_WDATA_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH3_WDATA_FS_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH3_WDATA_FS_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_1_FIFO_STATUS2_0_CH2_WDATA_FS_SHIFT                      _MK_SHIFT_CONST(12)
#define DMAAPB_1_FIFO_STATUS2_0_CH2_WDATA_FS_FIELD                      _MK_FIELD_CONST(0x3f, DMAAPB_1_FIFO_STATUS2_0_CH2_WDATA_FS_SHIFT)
#define DMAAPB_1_FIFO_STATUS2_0_CH2_WDATA_FS_RANGE                      17:12
#define DMAAPB_1_FIFO_STATUS2_0_CH2_WDATA_FS_WOFFSET                    0x0
#define DMAAPB_1_FIFO_STATUS2_0_CH2_WDATA_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH2_WDATA_FS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define DMAAPB_1_FIFO_STATUS2_0_CH2_WDATA_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH2_WDATA_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH2_WDATA_FS_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH2_WDATA_FS_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_1_FIFO_STATUS2_0_CH1_WDATA_FS_SHIFT                      _MK_SHIFT_CONST(6)
#define DMAAPB_1_FIFO_STATUS2_0_CH1_WDATA_FS_FIELD                      _MK_FIELD_CONST(0x3f, DMAAPB_1_FIFO_STATUS2_0_CH1_WDATA_FS_SHIFT)
#define DMAAPB_1_FIFO_STATUS2_0_CH1_WDATA_FS_RANGE                      11:6
#define DMAAPB_1_FIFO_STATUS2_0_CH1_WDATA_FS_WOFFSET                    0x0
#define DMAAPB_1_FIFO_STATUS2_0_CH1_WDATA_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH1_WDATA_FS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define DMAAPB_1_FIFO_STATUS2_0_CH1_WDATA_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH1_WDATA_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH1_WDATA_FS_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH1_WDATA_FS_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_1_FIFO_STATUS2_0_CH0_WDATA_FS_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_1_FIFO_STATUS2_0_CH0_WDATA_FS_FIELD                      _MK_FIELD_CONST(0x3f, DMAAPB_1_FIFO_STATUS2_0_CH0_WDATA_FS_SHIFT)
#define DMAAPB_1_FIFO_STATUS2_0_CH0_WDATA_FS_RANGE                      5:0
#define DMAAPB_1_FIFO_STATUS2_0_CH0_WDATA_FS_WOFFSET                    0x0
#define DMAAPB_1_FIFO_STATUS2_0_CH0_WDATA_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH0_WDATA_FS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define DMAAPB_1_FIFO_STATUS2_0_CH0_WDATA_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH0_WDATA_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH0_WDATA_FS_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS2_0_CH0_WDATA_FS_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

// Register DMAAPB_1_FIFO_STATUS3_0
#define DMAAPB_1_FIFO_STATUS3_0                 _MK_ADDR_CONST(0x2fc)
#define DMAAPB_1_FIFO_STATUS3_0_SECURE                  0x0
#define DMAAPB_1_FIFO_STATUS3_0_DUAL                    0x0
#define DMAAPB_1_FIFO_STATUS3_0_SCR                     BR_SCR_0
#define DMAAPB_1_FIFO_STATUS3_0_WORD_COUNT                      0x1
#define DMAAPB_1_FIFO_STATUS3_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_RESET_MASK                      _MK_MASK_CONST(0x3ffff)
#define DMAAPB_1_FIFO_STATUS3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_READ_MASK                       _MK_MASK_CONST(0x3ffff)
#define DMAAPB_1_FIFO_STATUS3_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_ERROR_FS_SHIFT                  _MK_SHIFT_CONST(13)
#define DMAAPB_1_FIFO_STATUS3_0_ERROR_FS_FIELD                  _MK_FIELD_CONST(0x1f, DMAAPB_1_FIFO_STATUS3_0_ERROR_FS_SHIFT)
#define DMAAPB_1_FIFO_STATUS3_0_ERROR_FS_RANGE                  17:13
#define DMAAPB_1_FIFO_STATUS3_0_ERROR_FS_WOFFSET                        0x0
#define DMAAPB_1_FIFO_STATUS3_0_ERROR_FS_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_ERROR_FS_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define DMAAPB_1_FIFO_STATUS3_0_ERROR_FS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_ERROR_FS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_ERROR_FS_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_ERROR_FS_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_FIFO_STATUS3_0_EACK_FS_SHIFT                   _MK_SHIFT_CONST(8)
#define DMAAPB_1_FIFO_STATUS3_0_EACK_FS_FIELD                   _MK_FIELD_CONST(0x1f, DMAAPB_1_FIFO_STATUS3_0_EACK_FS_SHIFT)
#define DMAAPB_1_FIFO_STATUS3_0_EACK_FS_RANGE                   12:8
#define DMAAPB_1_FIFO_STATUS3_0_EACK_FS_WOFFSET                 0x0
#define DMAAPB_1_FIFO_STATUS3_0_EACK_FS_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_EACK_FS_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define DMAAPB_1_FIFO_STATUS3_0_EACK_FS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_EACK_FS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_EACK_FS_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_EACK_FS_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_FIFO_STATUS3_0_WR_RESP_FS_SHIFT                        _MK_SHIFT_CONST(4)
#define DMAAPB_1_FIFO_STATUS3_0_WR_RESP_FS_FIELD                        _MK_FIELD_CONST(0xf, DMAAPB_1_FIFO_STATUS3_0_WR_RESP_FS_SHIFT)
#define DMAAPB_1_FIFO_STATUS3_0_WR_RESP_FS_RANGE                        7:4
#define DMAAPB_1_FIFO_STATUS3_0_WR_RESP_FS_WOFFSET                      0x0
#define DMAAPB_1_FIFO_STATUS3_0_WR_RESP_FS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_WR_RESP_FS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define DMAAPB_1_FIFO_STATUS3_0_WR_RESP_FS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_WR_RESP_FS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_WR_RESP_FS_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_WR_RESP_FS_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_1_FIFO_STATUS3_0_RD_RESP_FS_SHIFT                        _MK_SHIFT_CONST(0)
#define DMAAPB_1_FIFO_STATUS3_0_RD_RESP_FS_FIELD                        _MK_FIELD_CONST(0xf, DMAAPB_1_FIFO_STATUS3_0_RD_RESP_FS_SHIFT)
#define DMAAPB_1_FIFO_STATUS3_0_RD_RESP_FS_RANGE                        3:0
#define DMAAPB_1_FIFO_STATUS3_0_RD_RESP_FS_WOFFSET                      0x0
#define DMAAPB_1_FIFO_STATUS3_0_RD_RESP_FS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_RD_RESP_FS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define DMAAPB_1_FIFO_STATUS3_0_RD_RESP_FS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_RD_RESP_FS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_RD_RESP_FS_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_FIFO_STATUS3_0_RD_RESP_FS_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

// Register DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0                  _MK_ADDR_CONST(0x300)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_SECURE                   0x0
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_DUAL                     0x0
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_SCR                      BR_SCR_0
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_WORD_COUNT                       0x1
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_FIELD                    _MK_FIELD_CONST(0xff, DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_SHIFT)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_RANGE                    7:0
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_WOFFSET                  0x0
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_SHIFT                    _MK_SHIFT_CONST(8)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_FIELD                    _MK_FIELD_CONST(0xff, DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_SHIFT)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_RANGE                    15:8
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_WOFFSET                  0x0
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_SHIFT                    _MK_SHIFT_CONST(16)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_FIELD                    _MK_FIELD_CONST(0xff, DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_SHIFT)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_RANGE                    23:16
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_WOFFSET                  0x0
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

// Register DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0                        _MK_ADDR_CONST(0x304)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_SECURE                         0x0
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_DUAL                   0x0
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_SCR                    BR_SCR_0
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_WORD_COUNT                     0x1
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_SHIFT                  _MK_SHIFT_CONST(0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_FIELD                  _MK_FIELD_CONST(0xff, DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_SHIFT)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_RANGE                  7:0
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_WOFFSET                        0x0
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_SHIFT                  _MK_SHIFT_CONST(8)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_FIELD                  _MK_FIELD_CONST(0xff, DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_SHIFT)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_RANGE                  15:8
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_WOFFSET                        0x0
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_SHIFT                  _MK_SHIFT_CONST(16)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_FIELD                  _MK_FIELD_CONST(0xff, DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_SHIFT)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_RANGE                  23:16
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_WOFFSET                        0x0
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

// Register DMAAPB_1_CYA_0
#define DMAAPB_1_CYA_0                  _MK_ADDR_CONST(0x400)
#define DMAAPB_1_CYA_0_SECURE                   0x0
#define DMAAPB_1_CYA_0_DUAL                     0x0
#define DMAAPB_1_CYA_0_SCR                      BR_SCR_0
#define DMAAPB_1_CYA_0_WORD_COUNT                       0x1
#define DMAAPB_1_CYA_0_RESET_VAL                        _MK_MASK_CONST(0xaaaaaa9a)
#define DMAAPB_1_CYA_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define DMAAPB_1_CYA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_1_CYA_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define DMAAPB_1_CYA_0_SPARE_BITS_SHIFT                 _MK_SHIFT_CONST(6)
#define DMAAPB_1_CYA_0_SPARE_BITS_FIELD                 _MK_FIELD_CONST(0x3ffffff, DMAAPB_1_CYA_0_SPARE_BITS_SHIFT)
#define DMAAPB_1_CYA_0_SPARE_BITS_RANGE                 31:6
#define DMAAPB_1_CYA_0_SPARE_BITS_WOFFSET                       0x0
#define DMAAPB_1_CYA_0_SPARE_BITS_DEFAULT                       _MK_MASK_CONST(0x2aaaaaa)
#define DMAAPB_1_CYA_0_SPARE_BITS_DEFAULT_MASK                  _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_1_CYA_0_SPARE_BITS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_SPARE_BITS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_SPARE_BITS_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_SPARE_BITS_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_CYA_0_SLEC1B2B_ENABLE_SHIFT                    _MK_SHIFT_CONST(5)
#define DMAAPB_1_CYA_0_SLEC1B2B_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_CYA_0_SLEC1B2B_ENABLE_SHIFT)
#define DMAAPB_1_CYA_0_SLEC1B2B_ENABLE_RANGE                    5:5
#define DMAAPB_1_CYA_0_SLEC1B2B_ENABLE_WOFFSET                  0x0
#define DMAAPB_1_CYA_0_SLEC1B2B_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_SLEC1B2B_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_CYA_0_SLEC1B2B_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_SLEC1B2B_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_SLEC1B2B_ENABLE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_SLEC1B2B_ENABLE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_CYA_0_FC_ENABLE_CH3_SHIFT                      _MK_SHIFT_CONST(4)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH3_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_1_CYA_0_FC_ENABLE_CH3_SHIFT)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH3_RANGE                      4:4
#define DMAAPB_1_CYA_0_FC_ENABLE_CH3_WOFFSET                    0x0
#define DMAAPB_1_CYA_0_FC_ENABLE_CH3_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH3_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH3_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_1_CYA_0_FC_ENABLE_CH2_SHIFT                      _MK_SHIFT_CONST(3)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH2_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_1_CYA_0_FC_ENABLE_CH2_SHIFT)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH2_RANGE                      3:3
#define DMAAPB_1_CYA_0_FC_ENABLE_CH2_WOFFSET                    0x0
#define DMAAPB_1_CYA_0_FC_ENABLE_CH2_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH2_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH2_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_1_CYA_0_FC_ENABLE_CH1_SHIFT                      _MK_SHIFT_CONST(2)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH1_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_1_CYA_0_FC_ENABLE_CH1_SHIFT)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH1_RANGE                      2:2
#define DMAAPB_1_CYA_0_FC_ENABLE_CH1_WOFFSET                    0x0
#define DMAAPB_1_CYA_0_FC_ENABLE_CH1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH1_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_1_CYA_0_FC_ENABLE_CH0_SHIFT                      _MK_SHIFT_CONST(1)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_1_CYA_0_FC_ENABLE_CH0_SHIFT)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH0_RANGE                      1:1
#define DMAAPB_1_CYA_0_FC_ENABLE_CH0_WOFFSET                    0x0
#define DMAAPB_1_CYA_0_FC_ENABLE_CH0_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH0_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_FC_ENABLE_CH0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_1_CYA_0_VC_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define DMAAPB_1_CYA_0_VC_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_CYA_0_VC_ENABLE_SHIFT)
#define DMAAPB_1_CYA_0_VC_ENABLE_RANGE                  0:0
#define DMAAPB_1_CYA_0_VC_ENABLE_WOFFSET                        0x0
#define DMAAPB_1_CYA_0_VC_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_VC_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_CYA_0_VC_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_VC_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_VC_ENABLE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_CYA_0_VC_ENABLE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

// Reserved address 0x504

// Reserved address 0x50c

// Reserved address 0x514

// Reserved address 0x51c

// Reserved address 0x52c

// Reserved address 0x530

// Reserved address 0x538

// Reserved address 0x544

// Reserved address 0x558

// Reserved address 0x560

// Reserved address 0x568

// Reserved address 0x570

// Reserved address 0x580

// Reserved address 0x584

// Reserved address 0x58c

// Reserved address 0x598

// Reserved address 0x5ac

// Reserved address 0x5b4

// Reserved address 0x5bc

// Reserved address 0x5c4

// Reserved address 0x5d4

// Reserved address 0x5d8

// Reserved address 0x5e0

// Reserved address 0x5ec

// Reserved address 0x600

// Reserved address 0x608

// Reserved address 0x610

// Reserved address 0x618

// Reserved address 0x628

// Reserved address 0x62c

// Reserved address 0x634

// Reserved address 0x640

// Reserved address 0x654

// Reserved address 0x65c

// Reserved address 0x664

// Reserved address 0x66c

// Reserved address 0x67c

// Reserved address 0x680

// Reserved address 0x688

// Reserved address 0x694

// Reserved address 0x6a8

// Reserved address 0x6b0

// Reserved address 0x6b8

// Reserved address 0x6c0

// Reserved address 0x6d0

// Reserved address 0x6d4

// Reserved address 0x6dc

// Reserved address 0x6e8

// Reserved address 0x6fc

// Reserved address 0x704

// Reserved address 0x70c

// Reserved address 0x714

// Reserved address 0x724

// Reserved address 0x728

// Reserved address 0x730

// Reserved address 0x73c

// Reserved address 0x750

// Reserved address 0x758

// Reserved address 0x760

// Reserved address 0x768

// Reserved address 0x778

// Reserved address 0x77c

// Reserved address 0x784

// Reserved address 0x790

// Register DMAAPB_1_BLOCK0_BE_0
#define DMAAPB_1_BLOCK0_BE_0                    _MK_ADDR_CONST(0x31c)
#define DMAAPB_1_BLOCK0_BE_0_SECURE                     0x0
#define DMAAPB_1_BLOCK0_BE_0_DUAL                       0x0
#define DMAAPB_1_BLOCK0_BE_0_SCR                        BR_SCR_0
#define DMAAPB_1_BLOCK0_BE_0_WORD_COUNT                         0x1
#define DMAAPB_1_BLOCK0_BE_0_RESET_VAL                  _MK_MASK_CONST(0x30e0000c)
#define DMAAPB_1_BLOCK0_BE_0_RESET_MASK                         _MK_MASK_CONST(0x30e0000c)
#define DMAAPB_1_BLOCK0_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_READ_MASK                  _MK_MASK_CONST(0x30e0000c)
#define DMAAPB_1_BLOCK0_BE_0_WRITE_MASK                         _MK_MASK_CONST(0x30e0000c)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_16_CAR_SHIFT                  _MK_SHIFT_CONST(29)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_16_CAR_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK0_BE_0_AVFS_16_CAR_SHIFT)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_16_CAR_RANGE                  29:29
#define DMAAPB_1_BLOCK0_BE_0_AVFS_16_CAR_WOFFSET                        0x0
#define DMAAPB_1_BLOCK0_BE_0_AVFS_16_CAR_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_16_CAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_16_CAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_16_CAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_16_CAR_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_16_CAR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK0_BE_0_AVFS_15_CAR_SHIFT                  _MK_SHIFT_CONST(28)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_15_CAR_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK0_BE_0_AVFS_15_CAR_SHIFT)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_15_CAR_RANGE                  28:28
#define DMAAPB_1_BLOCK0_BE_0_AVFS_15_CAR_WOFFSET                        0x0
#define DMAAPB_1_BLOCK0_BE_0_AVFS_15_CAR_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_15_CAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_15_CAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_15_CAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_15_CAR_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_15_CAR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK0_BE_0_AVFS_10_CAR_SHIFT                  _MK_SHIFT_CONST(23)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_10_CAR_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK0_BE_0_AVFS_10_CAR_SHIFT)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_10_CAR_RANGE                  23:23
#define DMAAPB_1_BLOCK0_BE_0_AVFS_10_CAR_WOFFSET                        0x0
#define DMAAPB_1_BLOCK0_BE_0_AVFS_10_CAR_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_10_CAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_10_CAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_10_CAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_10_CAR_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_AVFS_10_CAR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK0_BE_0_APE_CAR_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_1_BLOCK0_BE_0_APE_CAR_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK0_BE_0_APE_CAR_SHIFT)
#define DMAAPB_1_BLOCK0_BE_0_APE_CAR_RANGE                      22:22
#define DMAAPB_1_BLOCK0_BE_0_APE_CAR_WOFFSET                    0x0
#define DMAAPB_1_BLOCK0_BE_0_APE_CAR_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_APE_CAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_APE_CAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_APE_CAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_APE_CAR_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_APE_CAR_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK0_BE_0_APE_SHIFT                  _MK_SHIFT_CONST(21)
#define DMAAPB_1_BLOCK0_BE_0_APE_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK0_BE_0_APE_SHIFT)
#define DMAAPB_1_BLOCK0_BE_0_APE_RANGE                  21:21
#define DMAAPB_1_BLOCK0_BE_0_APE_WOFFSET                        0x0
#define DMAAPB_1_BLOCK0_BE_0_APE_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_APE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_APE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_APE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_APE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_APE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK0_BE_0_AHUB_CAR_SHIFT                     _MK_SHIFT_CONST(3)
#define DMAAPB_1_BLOCK0_BE_0_AHUB_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK0_BE_0_AHUB_CAR_SHIFT)
#define DMAAPB_1_BLOCK0_BE_0_AHUB_CAR_RANGE                     3:3
#define DMAAPB_1_BLOCK0_BE_0_AHUB_CAR_WOFFSET                   0x0
#define DMAAPB_1_BLOCK0_BE_0_AHUB_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_AHUB_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_AHUB_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_AHUB_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_AHUB_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_AHUB_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK0_BE_0_ADSP_CAR_SHIFT                     _MK_SHIFT_CONST(2)
#define DMAAPB_1_BLOCK0_BE_0_ADSP_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK0_BE_0_ADSP_CAR_SHIFT)
#define DMAAPB_1_BLOCK0_BE_0_ADSP_CAR_RANGE                     2:2
#define DMAAPB_1_BLOCK0_BE_0_ADSP_CAR_WOFFSET                   0x0
#define DMAAPB_1_BLOCK0_BE_0_ADSP_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_ADSP_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK0_BE_0_ADSP_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_ADSP_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_ADSP_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK0_BE_0_ADSP_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

// Reserved address 0x320

// Register DMAAPB_1_BLOCK2_BE_0
#define DMAAPB_1_BLOCK2_BE_0                    _MK_ADDR_CONST(0x324)
#define DMAAPB_1_BLOCK2_BE_0_SECURE                     0x0
#define DMAAPB_1_BLOCK2_BE_0_DUAL                       0x0
#define DMAAPB_1_BLOCK2_BE_0_SCR                        BR_SCR_0
#define DMAAPB_1_BLOCK2_BE_0_WORD_COUNT                         0x1
#define DMAAPB_1_BLOCK2_BE_0_RESET_VAL                  _MK_MASK_CONST(0x30f000)
#define DMAAPB_1_BLOCK2_BE_0_RESET_MASK                         _MK_MASK_CONST(0x30f000)
#define DMAAPB_1_BLOCK2_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_READ_MASK                  _MK_MASK_CONST(0x30f000)
#define DMAAPB_1_BLOCK2_BE_0_WRITE_MASK                         _MK_MASK_CONST(0x30f000)
#define DMAAPB_1_BLOCK2_BE_0_DSPK2_CAR_SHIFT                    _MK_SHIFT_CONST(21)
#define DMAAPB_1_BLOCK2_BE_0_DSPK2_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK2_BE_0_DSPK2_CAR_SHIFT)
#define DMAAPB_1_BLOCK2_BE_0_DSPK2_CAR_RANGE                    21:21
#define DMAAPB_1_BLOCK2_BE_0_DSPK2_CAR_WOFFSET                  0x0
#define DMAAPB_1_BLOCK2_BE_0_DSPK2_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK2_BE_0_DSPK2_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK2_BE_0_DSPK2_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DSPK2_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DSPK2_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DSPK2_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK2_BE_0_DSPK1_CAR_SHIFT                    _MK_SHIFT_CONST(20)
#define DMAAPB_1_BLOCK2_BE_0_DSPK1_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK2_BE_0_DSPK1_CAR_SHIFT)
#define DMAAPB_1_BLOCK2_BE_0_DSPK1_CAR_RANGE                    20:20
#define DMAAPB_1_BLOCK2_BE_0_DSPK1_CAR_WOFFSET                  0x0
#define DMAAPB_1_BLOCK2_BE_0_DSPK1_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK2_BE_0_DSPK1_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK2_BE_0_DSPK1_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DSPK1_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DSPK1_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DSPK1_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK2_BE_0_DMIC4_CAR_SHIFT                    _MK_SHIFT_CONST(15)
#define DMAAPB_1_BLOCK2_BE_0_DMIC4_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK2_BE_0_DMIC4_CAR_SHIFT)
#define DMAAPB_1_BLOCK2_BE_0_DMIC4_CAR_RANGE                    15:15
#define DMAAPB_1_BLOCK2_BE_0_DMIC4_CAR_WOFFSET                  0x0
#define DMAAPB_1_BLOCK2_BE_0_DMIC4_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK2_BE_0_DMIC4_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK2_BE_0_DMIC4_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DMIC4_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DMIC4_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DMIC4_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK2_BE_0_DMIC3_CAR_SHIFT                    _MK_SHIFT_CONST(14)
#define DMAAPB_1_BLOCK2_BE_0_DMIC3_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK2_BE_0_DMIC3_CAR_SHIFT)
#define DMAAPB_1_BLOCK2_BE_0_DMIC3_CAR_RANGE                    14:14
#define DMAAPB_1_BLOCK2_BE_0_DMIC3_CAR_WOFFSET                  0x0
#define DMAAPB_1_BLOCK2_BE_0_DMIC3_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK2_BE_0_DMIC3_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK2_BE_0_DMIC3_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DMIC3_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DMIC3_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DMIC3_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK2_BE_0_DMIC2_CAR_SHIFT                    _MK_SHIFT_CONST(13)
#define DMAAPB_1_BLOCK2_BE_0_DMIC2_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK2_BE_0_DMIC2_CAR_SHIFT)
#define DMAAPB_1_BLOCK2_BE_0_DMIC2_CAR_RANGE                    13:13
#define DMAAPB_1_BLOCK2_BE_0_DMIC2_CAR_WOFFSET                  0x0
#define DMAAPB_1_BLOCK2_BE_0_DMIC2_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK2_BE_0_DMIC2_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK2_BE_0_DMIC2_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DMIC2_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DMIC2_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DMIC2_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK2_BE_0_DMIC1_CAR_SHIFT                    _MK_SHIFT_CONST(12)
#define DMAAPB_1_BLOCK2_BE_0_DMIC1_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK2_BE_0_DMIC1_CAR_SHIFT)
#define DMAAPB_1_BLOCK2_BE_0_DMIC1_CAR_RANGE                    12:12
#define DMAAPB_1_BLOCK2_BE_0_DMIC1_CAR_WOFFSET                  0x0
#define DMAAPB_1_BLOCK2_BE_0_DMIC1_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK2_BE_0_DMIC1_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK2_BE_0_DMIC1_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DMIC1_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DMIC1_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK2_BE_0_DMIC1_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

// Reserved address 0x328

// Register DMAAPB_1_BLOCK4_BE_0
#define DMAAPB_1_BLOCK4_BE_0                    _MK_ADDR_CONST(0x32c)
#define DMAAPB_1_BLOCK4_BE_0_SECURE                     0x0
#define DMAAPB_1_BLOCK4_BE_0_DUAL                       0x0
#define DMAAPB_1_BLOCK4_BE_0_SCR                        BR_SCR_0
#define DMAAPB_1_BLOCK4_BE_0_WORD_COUNT                         0x1
#define DMAAPB_1_BLOCK4_BE_0_RESET_VAL                  _MK_MASK_CONST(0x3f0000)
#define DMAAPB_1_BLOCK4_BE_0_RESET_MASK                         _MK_MASK_CONST(0x3f0000)
#define DMAAPB_1_BLOCK4_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_READ_MASK                  _MK_MASK_CONST(0x3f0000)
#define DMAAPB_1_BLOCK4_BE_0_WRITE_MASK                         _MK_MASK_CONST(0x3f0000)
#define DMAAPB_1_BLOCK4_BE_0_I2S6_CAR_SHIFT                     _MK_SHIFT_CONST(21)
#define DMAAPB_1_BLOCK4_BE_0_I2S6_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK4_BE_0_I2S6_CAR_SHIFT)
#define DMAAPB_1_BLOCK4_BE_0_I2S6_CAR_RANGE                     21:21
#define DMAAPB_1_BLOCK4_BE_0_I2S6_CAR_WOFFSET                   0x0
#define DMAAPB_1_BLOCK4_BE_0_I2S6_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK4_BE_0_I2S6_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK4_BE_0_I2S6_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S6_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S6_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S6_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK4_BE_0_I2S5_CAR_SHIFT                     _MK_SHIFT_CONST(20)
#define DMAAPB_1_BLOCK4_BE_0_I2S5_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK4_BE_0_I2S5_CAR_SHIFT)
#define DMAAPB_1_BLOCK4_BE_0_I2S5_CAR_RANGE                     20:20
#define DMAAPB_1_BLOCK4_BE_0_I2S5_CAR_WOFFSET                   0x0
#define DMAAPB_1_BLOCK4_BE_0_I2S5_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK4_BE_0_I2S5_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK4_BE_0_I2S5_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S5_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S5_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S5_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK4_BE_0_I2S4_CAR_SHIFT                     _MK_SHIFT_CONST(19)
#define DMAAPB_1_BLOCK4_BE_0_I2S4_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK4_BE_0_I2S4_CAR_SHIFT)
#define DMAAPB_1_BLOCK4_BE_0_I2S4_CAR_RANGE                     19:19
#define DMAAPB_1_BLOCK4_BE_0_I2S4_CAR_WOFFSET                   0x0
#define DMAAPB_1_BLOCK4_BE_0_I2S4_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK4_BE_0_I2S4_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK4_BE_0_I2S4_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S4_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S4_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S4_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK4_BE_0_I2S3_CAR_SHIFT                     _MK_SHIFT_CONST(18)
#define DMAAPB_1_BLOCK4_BE_0_I2S3_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK4_BE_0_I2S3_CAR_SHIFT)
#define DMAAPB_1_BLOCK4_BE_0_I2S3_CAR_RANGE                     18:18
#define DMAAPB_1_BLOCK4_BE_0_I2S3_CAR_WOFFSET                   0x0
#define DMAAPB_1_BLOCK4_BE_0_I2S3_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK4_BE_0_I2S3_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK4_BE_0_I2S3_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S3_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S3_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S3_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK4_BE_0_I2S2_CAR_SHIFT                     _MK_SHIFT_CONST(17)
#define DMAAPB_1_BLOCK4_BE_0_I2S2_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK4_BE_0_I2S2_CAR_SHIFT)
#define DMAAPB_1_BLOCK4_BE_0_I2S2_CAR_RANGE                     17:17
#define DMAAPB_1_BLOCK4_BE_0_I2S2_CAR_WOFFSET                   0x0
#define DMAAPB_1_BLOCK4_BE_0_I2S2_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK4_BE_0_I2S2_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK4_BE_0_I2S2_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S2_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S2_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S2_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK4_BE_0_I2S1_CAR_SHIFT                     _MK_SHIFT_CONST(16)
#define DMAAPB_1_BLOCK4_BE_0_I2S1_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK4_BE_0_I2S1_CAR_SHIFT)
#define DMAAPB_1_BLOCK4_BE_0_I2S1_CAR_RANGE                     16:16
#define DMAAPB_1_BLOCK4_BE_0_I2S1_CAR_WOFFSET                   0x0
#define DMAAPB_1_BLOCK4_BE_0_I2S1_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK4_BE_0_I2S1_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK4_BE_0_I2S1_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S1_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S1_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK4_BE_0_I2S1_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

// Reserved address 0x330

// Register DMAAPB_1_BLOCK6_BE_0
#define DMAAPB_1_BLOCK6_BE_0                    _MK_ADDR_CONST(0x334)
#define DMAAPB_1_BLOCK6_BE_0_SECURE                     0x0
#define DMAAPB_1_BLOCK6_BE_0_DUAL                       0x0
#define DMAAPB_1_BLOCK6_BE_0_SCR                        BR_SCR_0
#define DMAAPB_1_BLOCK6_BE_0_WORD_COUNT                         0x1
#define DMAAPB_1_BLOCK6_BE_0_RESET_VAL                  _MK_MASK_CONST(0x60)
#define DMAAPB_1_BLOCK6_BE_0_RESET_MASK                         _MK_MASK_CONST(0x60)
#define DMAAPB_1_BLOCK6_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK6_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK6_BE_0_READ_MASK                  _MK_MASK_CONST(0x60)
#define DMAAPB_1_BLOCK6_BE_0_WRITE_MASK                         _MK_MASK_CONST(0x60)
#define DMAAPB_1_BLOCK6_BE_0_PLLA_CAR_SHIFT                     _MK_SHIFT_CONST(6)
#define DMAAPB_1_BLOCK6_BE_0_PLLA_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK6_BE_0_PLLA_CAR_SHIFT)
#define DMAAPB_1_BLOCK6_BE_0_PLLA_CAR_RANGE                     6:6
#define DMAAPB_1_BLOCK6_BE_0_PLLA_CAR_WOFFSET                   0x0
#define DMAAPB_1_BLOCK6_BE_0_PLLA_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK6_BE_0_PLLA_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK6_BE_0_PLLA_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK6_BE_0_PLLA_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK6_BE_0_PLLA_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK6_BE_0_PLLA_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK6_BE_0_PLLA1_CAR_SHIFT                    _MK_SHIFT_CONST(5)
#define DMAAPB_1_BLOCK6_BE_0_PLLA1_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK6_BE_0_PLLA1_CAR_SHIFT)
#define DMAAPB_1_BLOCK6_BE_0_PLLA1_CAR_RANGE                    5:5
#define DMAAPB_1_BLOCK6_BE_0_PLLA1_CAR_WOFFSET                  0x0
#define DMAAPB_1_BLOCK6_BE_0_PLLA1_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK6_BE_0_PLLA1_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK6_BE_0_PLLA1_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK6_BE_0_PLLA1_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK6_BE_0_PLLA1_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK6_BE_0_PLLA1_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

// Reserved address 0x338

// Register DMAAPB_1_BLOCK8_BE_0
#define DMAAPB_1_BLOCK8_BE_0                    _MK_ADDR_CONST(0x33c)
#define DMAAPB_1_BLOCK8_BE_0_SECURE                     0x0
#define DMAAPB_1_BLOCK8_BE_0_DUAL                       0x0
#define DMAAPB_1_BLOCK8_BE_0_SCR                        BR_SCR_0
#define DMAAPB_1_BLOCK8_BE_0_WORD_COUNT                         0x1
#define DMAAPB_1_BLOCK8_BE_0_RESET_VAL                  _MK_MASK_CONST(0x200000)
#define DMAAPB_1_BLOCK8_BE_0_RESET_MASK                         _MK_MASK_CONST(0x200000)
#define DMAAPB_1_BLOCK8_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK8_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK8_BE_0_READ_MASK                  _MK_MASK_CONST(0x200000)
#define DMAAPB_1_BLOCK8_BE_0_WRITE_MASK                         _MK_MASK_CONST(0x200000)
#define DMAAPB_1_BLOCK8_BE_0_SPDIF_CAR_SHIFT                    _MK_SHIFT_CONST(21)
#define DMAAPB_1_BLOCK8_BE_0_SPDIF_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK8_BE_0_SPDIF_CAR_SHIFT)
#define DMAAPB_1_BLOCK8_BE_0_SPDIF_CAR_RANGE                    21:21
#define DMAAPB_1_BLOCK8_BE_0_SPDIF_CAR_WOFFSET                  0x0
#define DMAAPB_1_BLOCK8_BE_0_SPDIF_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK8_BE_0_SPDIF_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK8_BE_0_SPDIF_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK8_BE_0_SPDIF_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK8_BE_0_SPDIF_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK8_BE_0_SPDIF_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

// Register DMAAPB_1_BLOCK9_BE_0
#define DMAAPB_1_BLOCK9_BE_0                    _MK_ADDR_CONST(0x340)
#define DMAAPB_1_BLOCK9_BE_0_SECURE                     0x0
#define DMAAPB_1_BLOCK9_BE_0_DUAL                       0x0
#define DMAAPB_1_BLOCK9_BE_0_SCR                        BR_SCR_0
#define DMAAPB_1_BLOCK9_BE_0_WORD_COUNT                         0x1
#define DMAAPB_1_BLOCK9_BE_0_RESET_VAL                  _MK_MASK_CONST(0x400d00)
#define DMAAPB_1_BLOCK9_BE_0_RESET_MASK                         _MK_MASK_CONST(0x400d00)
#define DMAAPB_1_BLOCK9_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_READ_MASK                  _MK_MASK_CONST(0x400d00)
#define DMAAPB_1_BLOCK9_BE_0_WRITE_MASK                         _MK_MASK_CONST(0x400d00)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_23_SHIFT                  _MK_SHIFT_CONST(22)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_23_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK9_BE_0_TSA_NODE_23_SHIFT)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_23_RANGE                  22:22
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_23_WOFFSET                        0x0
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_23_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_23_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_23_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_23_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_23_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_23_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_13_SHIFT                  _MK_SHIFT_CONST(11)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_13_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK9_BE_0_TSA_NODE_13_SHIFT)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_13_RANGE                  11:11
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_13_WOFFSET                        0x0
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_13_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_13_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_13_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_13_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_12_SHIFT                  _MK_SHIFT_CONST(10)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_12_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK9_BE_0_TSA_NODE_12_SHIFT)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_12_RANGE                  10:10
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_12_WOFFSET                        0x0
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_12_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_12_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_12_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_12_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_10_SHIFT                  _MK_SHIFT_CONST(8)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_10_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK9_BE_0_TSA_NODE_10_SHIFT)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_10_RANGE                  8:8
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_10_WOFFSET                        0x0
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_10_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_10_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_10_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK9_BE_0_TSA_NODE_10_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

// Register DMAAPB_1_BLOCK10_BE_0
#define DMAAPB_1_BLOCK10_BE_0                   _MK_ADDR_CONST(0x344)
#define DMAAPB_1_BLOCK10_BE_0_SECURE                    0x0
#define DMAAPB_1_BLOCK10_BE_0_DUAL                      0x0
#define DMAAPB_1_BLOCK10_BE_0_SCR                       BR_SCR_0
#define DMAAPB_1_BLOCK10_BE_0_WORD_COUNT                        0x1
#define DMAAPB_1_BLOCK10_BE_0_RESET_VAL                         _MK_MASK_CONST(0x8000000)
#define DMAAPB_1_BLOCK10_BE_0_RESET_MASK                        _MK_MASK_CONST(0x8000000)
#define DMAAPB_1_BLOCK10_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK10_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK10_BE_0_READ_MASK                         _MK_MASK_CONST(0x8000000)
#define DMAAPB_1_BLOCK10_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x8000000)
#define DMAAPB_1_BLOCK10_BE_0_VIC_CAR_SHIFT                     _MK_SHIFT_CONST(27)
#define DMAAPB_1_BLOCK10_BE_0_VIC_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK10_BE_0_VIC_CAR_SHIFT)
#define DMAAPB_1_BLOCK10_BE_0_VIC_CAR_RANGE                     27:27
#define DMAAPB_1_BLOCK10_BE_0_VIC_CAR_WOFFSET                   0x0
#define DMAAPB_1_BLOCK10_BE_0_VIC_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK10_BE_0_VIC_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK10_BE_0_VIC_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK10_BE_0_VIC_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK10_BE_0_VIC_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK10_BE_0_VIC_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

// Reserved address 0x348

// Reserved address 0x34c

// Register DMAAPB_1_BLOCK13_BE_0
#define DMAAPB_1_BLOCK13_BE_0                   _MK_ADDR_CONST(0x350)
#define DMAAPB_1_BLOCK13_BE_0_SECURE                    0x0
#define DMAAPB_1_BLOCK13_BE_0_DUAL                      0x0
#define DMAAPB_1_BLOCK13_BE_0_SCR                       BR_SCR_0
#define DMAAPB_1_BLOCK13_BE_0_WORD_COUNT                        0x1
#define DMAAPB_1_BLOCK13_BE_0_RESET_VAL                         _MK_MASK_CONST(0x8e000)
#define DMAAPB_1_BLOCK13_BE_0_RESET_MASK                        _MK_MASK_CONST(0x8e000)
#define DMAAPB_1_BLOCK13_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_READ_MASK                         _MK_MASK_CONST(0x8e000)
#define DMAAPB_1_BLOCK13_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x8e000)
#define DMAAPB_1_BLOCK13_BE_0_CBB_ERR_COLLATOR_0_SHIFT                  _MK_SHIFT_CONST(19)
#define DMAAPB_1_BLOCK13_BE_0_CBB_ERR_COLLATOR_0_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK13_BE_0_CBB_ERR_COLLATOR_0_SHIFT)
#define DMAAPB_1_BLOCK13_BE_0_CBB_ERR_COLLATOR_0_RANGE                  19:19
#define DMAAPB_1_BLOCK13_BE_0_CBB_ERR_COLLATOR_0_WOFFSET                        0x0
#define DMAAPB_1_BLOCK13_BE_0_CBB_ERR_COLLATOR_0_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK13_BE_0_CBB_ERR_COLLATOR_0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK13_BE_0_CBB_ERR_COLLATOR_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_CBB_ERR_COLLATOR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_CBB_ERR_COLLATOR_0_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_CBB_ERR_COLLATOR_0_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK13_BE_0_AVFS_18_CAR_SHIFT                 _MK_SHIFT_CONST(15)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_18_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK13_BE_0_AVFS_18_CAR_SHIFT)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_18_CAR_RANGE                 15:15
#define DMAAPB_1_BLOCK13_BE_0_AVFS_18_CAR_WOFFSET                       0x0
#define DMAAPB_1_BLOCK13_BE_0_AVFS_18_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_18_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_18_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_18_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_18_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_18_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK13_BE_0_AVFS_17_CAR_SHIFT                 _MK_SHIFT_CONST(14)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_17_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK13_BE_0_AVFS_17_CAR_SHIFT)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_17_CAR_RANGE                 14:14
#define DMAAPB_1_BLOCK13_BE_0_AVFS_17_CAR_WOFFSET                       0x0
#define DMAAPB_1_BLOCK13_BE_0_AVFS_17_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_17_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_17_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_17_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_17_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_AVFS_17_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK13_BE_0_ADC_CV_CAR_SHIFT                  _MK_SHIFT_CONST(13)
#define DMAAPB_1_BLOCK13_BE_0_ADC_CV_CAR_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK13_BE_0_ADC_CV_CAR_SHIFT)
#define DMAAPB_1_BLOCK13_BE_0_ADC_CV_CAR_RANGE                  13:13
#define DMAAPB_1_BLOCK13_BE_0_ADC_CV_CAR_WOFFSET                        0x0
#define DMAAPB_1_BLOCK13_BE_0_ADC_CV_CAR_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK13_BE_0_ADC_CV_CAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK13_BE_0_ADC_CV_CAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_ADC_CV_CAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_ADC_CV_CAR_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK13_BE_0_ADC_CV_CAR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

// Reserved address 0x354

// Register DMAAPB_1_BLOCK15_BE_0
#define DMAAPB_1_BLOCK15_BE_0                   _MK_ADDR_CONST(0x358)
#define DMAAPB_1_BLOCK15_BE_0_SECURE                    0x0
#define DMAAPB_1_BLOCK15_BE_0_DUAL                      0x0
#define DMAAPB_1_BLOCK15_BE_0_SCR                       BR_SCR_0
#define DMAAPB_1_BLOCK15_BE_0_WORD_COUNT                        0x1
#define DMAAPB_1_BLOCK15_BE_0_RESET_VAL                         _MK_MASK_CONST(0x3e000000)
#define DMAAPB_1_BLOCK15_BE_0_RESET_MASK                        _MK_MASK_CONST(0x3e000000)
#define DMAAPB_1_BLOCK15_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_READ_MASK                         _MK_MASK_CONST(0x3e000000)
#define DMAAPB_1_BLOCK15_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x3e000000)
#define DMAAPB_1_BLOCK15_BE_0_DLA1_CAR_SHIFT                    _MK_SHIFT_CONST(29)
#define DMAAPB_1_BLOCK15_BE_0_DLA1_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK15_BE_0_DLA1_CAR_SHIFT)
#define DMAAPB_1_BLOCK15_BE_0_DLA1_CAR_RANGE                    29:29
#define DMAAPB_1_BLOCK15_BE_0_DLA1_CAR_WOFFSET                  0x0
#define DMAAPB_1_BLOCK15_BE_0_DLA1_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK15_BE_0_DLA1_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK15_BE_0_DLA1_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_DLA1_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_DLA1_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_DLA1_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK15_BE_0_DLA0_CAR_SHIFT                    _MK_SHIFT_CONST(28)
#define DMAAPB_1_BLOCK15_BE_0_DLA0_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK15_BE_0_DLA0_CAR_SHIFT)
#define DMAAPB_1_BLOCK15_BE_0_DLA0_CAR_RANGE                    28:28
#define DMAAPB_1_BLOCK15_BE_0_DLA0_CAR_WOFFSET                  0x0
#define DMAAPB_1_BLOCK15_BE_0_DLA0_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK15_BE_0_DLA0_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK15_BE_0_DLA0_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_DLA0_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_DLA0_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_DLA0_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK15_BE_0_CV_SOC_CAR_SHIFT                  _MK_SHIFT_CONST(27)
#define DMAAPB_1_BLOCK15_BE_0_CV_SOC_CAR_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK15_BE_0_CV_SOC_CAR_SHIFT)
#define DMAAPB_1_BLOCK15_BE_0_CV_SOC_CAR_RANGE                  27:27
#define DMAAPB_1_BLOCK15_BE_0_CV_SOC_CAR_WOFFSET                        0x0
#define DMAAPB_1_BLOCK15_BE_0_CV_SOC_CAR_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK15_BE_0_CV_SOC_CAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK15_BE_0_CV_SOC_CAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_CV_SOC_CAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_CV_SOC_CAR_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_CV_SOC_CAR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK15_BE_0_CVNAS_CAR_SHIFT                   _MK_SHIFT_CONST(26)
#define DMAAPB_1_BLOCK15_BE_0_CVNAS_CAR_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK15_BE_0_CVNAS_CAR_SHIFT)
#define DMAAPB_1_BLOCK15_BE_0_CVNAS_CAR_RANGE                   26:26
#define DMAAPB_1_BLOCK15_BE_0_CVNAS_CAR_WOFFSET                 0x0
#define DMAAPB_1_BLOCK15_BE_0_CVNAS_CAR_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK15_BE_0_CVNAS_CAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK15_BE_0_CVNAS_CAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_CVNAS_CAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_CVNAS_CAR_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_CVNAS_CAR_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK15_BE_0_CV0_SHIFT                 _MK_SHIFT_CONST(25)
#define DMAAPB_1_BLOCK15_BE_0_CV0_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK15_BE_0_CV0_SHIFT)
#define DMAAPB_1_BLOCK15_BE_0_CV0_RANGE                 25:25
#define DMAAPB_1_BLOCK15_BE_0_CV0_WOFFSET                       0x0
#define DMAAPB_1_BLOCK15_BE_0_CV0_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK15_BE_0_CV0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK15_BE_0_CV0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_CV0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_CV0_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK15_BE_0_CV0_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

// Register DMAAPB_1_BLOCK16_BE_0
#define DMAAPB_1_BLOCK16_BE_0                   _MK_ADDR_CONST(0x35c)
#define DMAAPB_1_BLOCK16_BE_0_SECURE                    0x0
#define DMAAPB_1_BLOCK16_BE_0_DUAL                      0x0
#define DMAAPB_1_BLOCK16_BE_0_SCR                       BR_SCR_0
#define DMAAPB_1_BLOCK16_BE_0_WORD_COUNT                        0x1
#define DMAAPB_1_BLOCK16_BE_0_RESET_VAL                         _MK_MASK_CONST(0xf8)
#define DMAAPB_1_BLOCK16_BE_0_RESET_MASK                        _MK_MASK_CONST(0xf8)
#define DMAAPB_1_BLOCK16_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_READ_MASK                         _MK_MASK_CONST(0xf8)
#define DMAAPB_1_BLOCK16_BE_0_WRITE_MASK                        _MK_MASK_CONST(0xf8)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_18_CAR_SHIFT                 _MK_SHIFT_CONST(7)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_18_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_18_CAR_SHIFT)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_18_CAR_RANGE                 7:7
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_18_CAR_WOFFSET                       0x0
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_18_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_18_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_18_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_18_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_18_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_18_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_17_CAR_SHIFT                 _MK_SHIFT_CONST(6)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_17_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_17_CAR_SHIFT)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_17_CAR_RANGE                 6:6
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_17_CAR_WOFFSET                       0x0
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_17_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_17_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_17_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_17_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_17_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_17_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_16_CAR_SHIFT                 _MK_SHIFT_CONST(5)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_16_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_16_CAR_SHIFT)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_16_CAR_RANGE                 5:5
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_16_CAR_WOFFSET                       0x0
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_16_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_16_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_16_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_16_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_16_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_16_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_15_CAR_SHIFT                 _MK_SHIFT_CONST(4)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_15_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_15_CAR_SHIFT)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_15_CAR_RANGE                 4:4
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_15_CAR_WOFFSET                       0x0
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_15_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_15_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_15_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_15_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_15_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_15_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_14_CAR_SHIFT                 _MK_SHIFT_CONST(3)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_14_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_14_CAR_SHIFT)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_14_CAR_RANGE                 3:3
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_14_CAR_WOFFSET                       0x0
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_14_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_14_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_14_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_14_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_14_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK16_BE_0_ERR_COLLATOR_14_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

// Reserved address 0x360

// Register DMAAPB_1_BLOCK18_BE_0
#define DMAAPB_1_BLOCK18_BE_0                   _MK_ADDR_CONST(0x364)
#define DMAAPB_1_BLOCK18_BE_0_SECURE                    0x0
#define DMAAPB_1_BLOCK18_BE_0_DUAL                      0x0
#define DMAAPB_1_BLOCK18_BE_0_SCR                       BR_SCR_0
#define DMAAPB_1_BLOCK18_BE_0_WORD_COUNT                        0x1
#define DMAAPB_1_BLOCK18_BE_0_RESET_VAL                         _MK_MASK_CONST(0x7818000)
#define DMAAPB_1_BLOCK18_BE_0_RESET_MASK                        _MK_MASK_CONST(0x7818000)
#define DMAAPB_1_BLOCK18_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_READ_MASK                         _MK_MASK_CONST(0x7818000)
#define DMAAPB_1_BLOCK18_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x7818000)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_27_SHIFT                 _MK_SHIFT_CONST(26)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_27_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK18_BE_0_TSA_NODE_27_SHIFT)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_27_RANGE                 26:26
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_27_WOFFSET                       0x0
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_27_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_27_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_27_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_27_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_27_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_27_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_26_SHIFT                 _MK_SHIFT_CONST(25)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_26_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK18_BE_0_TSA_NODE_26_SHIFT)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_26_RANGE                 25:25
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_26_WOFFSET                       0x0
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_26_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_26_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_26_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_26_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_26_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_26_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_25_SHIFT                 _MK_SHIFT_CONST(24)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_25_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK18_BE_0_TSA_NODE_25_SHIFT)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_25_RANGE                 24:24
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_25_WOFFSET                       0x0
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_25_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_25_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_25_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_25_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_25_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_25_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_24_SHIFT                 _MK_SHIFT_CONST(23)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_24_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK18_BE_0_TSA_NODE_24_SHIFT)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_24_RANGE                 23:23
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_24_WOFFSET                       0x0
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_24_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_24_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_24_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_24_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_24_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_TSA_NODE_24_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK18_BE_0_PVA1_CAR_SHIFT                    _MK_SHIFT_CONST(16)
#define DMAAPB_1_BLOCK18_BE_0_PVA1_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK18_BE_0_PVA1_CAR_SHIFT)
#define DMAAPB_1_BLOCK18_BE_0_PVA1_CAR_RANGE                    16:16
#define DMAAPB_1_BLOCK18_BE_0_PVA1_CAR_WOFFSET                  0x0
#define DMAAPB_1_BLOCK18_BE_0_PVA1_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK18_BE_0_PVA1_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK18_BE_0_PVA1_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_PVA1_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_PVA1_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_PVA1_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK18_BE_0_PVA0_CAR_SHIFT                    _MK_SHIFT_CONST(15)
#define DMAAPB_1_BLOCK18_BE_0_PVA0_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK18_BE_0_PVA0_CAR_SHIFT)
#define DMAAPB_1_BLOCK18_BE_0_PVA0_CAR_RANGE                    15:15
#define DMAAPB_1_BLOCK18_BE_0_PVA0_CAR_WOFFSET                  0x0
#define DMAAPB_1_BLOCK18_BE_0_PVA0_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK18_BE_0_PVA0_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK18_BE_0_PVA0_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_PVA0_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_PVA0_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK18_BE_0_PVA0_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

// Register DMAAPB_1_BLOCK19_BE_0
#define DMAAPB_1_BLOCK19_BE_0                   _MK_ADDR_CONST(0x368)
#define DMAAPB_1_BLOCK19_BE_0_SECURE                    0x0
#define DMAAPB_1_BLOCK19_BE_0_DUAL                      0x0
#define DMAAPB_1_BLOCK19_BE_0_SCR                       BR_SCR_0
#define DMAAPB_1_BLOCK19_BE_0_WORD_COUNT                        0x1
#define DMAAPB_1_BLOCK19_BE_0_RESET_VAL                         _MK_MASK_CONST(0x7e81807a)
#define DMAAPB_1_BLOCK19_BE_0_RESET_MASK                        _MK_MASK_CONST(0x7e81807a)
#define DMAAPB_1_BLOCK19_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_READ_MASK                         _MK_MASK_CONST(0x7e81807a)
#define DMAAPB_1_BLOCK19_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x7e81807a)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_55_SHIFT                 _MK_SHIFT_CONST(30)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_55_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_55_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_55_RANGE                 30:30
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_55_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_55_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_55_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_55_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_55_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_55_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_55_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_54_SHIFT                 _MK_SHIFT_CONST(29)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_54_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_54_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_54_RANGE                 29:29
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_54_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_54_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_54_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_54_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_54_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_54_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_54_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_53_SHIFT                 _MK_SHIFT_CONST(28)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_53_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_53_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_53_RANGE                 28:28
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_53_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_53_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_53_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_53_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_53_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_53_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_53_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_52_SHIFT                 _MK_SHIFT_CONST(27)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_52_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_52_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_52_RANGE                 27:27
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_52_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_52_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_52_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_52_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_52_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_52_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_52_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_51_SHIFT                 _MK_SHIFT_CONST(26)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_51_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_51_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_51_RANGE                 26:26
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_51_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_51_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_51_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_51_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_51_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_51_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_51_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_50_SHIFT                 _MK_SHIFT_CONST(25)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_50_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_50_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_50_RANGE                 25:25
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_50_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_50_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_50_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_50_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_50_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_50_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_50_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_48_SHIFT                 _MK_SHIFT_CONST(23)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_48_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_48_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_48_RANGE                 23:23
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_48_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_48_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_48_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_48_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_48_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_48_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_48_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_41_SHIFT                 _MK_SHIFT_CONST(16)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_41_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_41_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_41_RANGE                 16:16
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_41_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_41_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_41_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_41_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_41_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_41_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_41_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_40_SHIFT                 _MK_SHIFT_CONST(15)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_40_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_40_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_40_RANGE                 15:15
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_40_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_40_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_40_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_40_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_40_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_40_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_40_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_39_SHIFT                 _MK_SHIFT_CONST(6)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_39_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_39_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_39_RANGE                 6:6
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_39_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_39_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_39_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_39_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_39_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_39_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_39_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_38_SHIFT                 _MK_SHIFT_CONST(5)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_38_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_38_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_38_RANGE                 5:5
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_38_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_38_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_38_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_38_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_38_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_38_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_38_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_37_SHIFT                 _MK_SHIFT_CONST(4)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_37_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_37_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_37_RANGE                 4:4
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_37_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_37_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_37_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_37_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_37_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_37_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_37_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_36_SHIFT                 _MK_SHIFT_CONST(3)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_36_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_36_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_36_RANGE                 3:3
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_36_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_36_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_36_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_36_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_36_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_36_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_36_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_34_SHIFT                 _MK_SHIFT_CONST(1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_34_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK19_BE_0_TSA_NODE_34_SHIFT)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_34_RANGE                 1:1
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_34_WOFFSET                       0x0
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_34_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_34_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_34_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_34_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_34_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK19_BE_0_TSA_NODE_34_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

// Register DMAAPB_1_BLOCK20_BE_0
#define DMAAPB_1_BLOCK20_BE_0                   _MK_ADDR_CONST(0x36c)
#define DMAAPB_1_BLOCK20_BE_0_SECURE                    0x0
#define DMAAPB_1_BLOCK20_BE_0_DUAL                      0x0
#define DMAAPB_1_BLOCK20_BE_0_SCR                       BR_SCR_0
#define DMAAPB_1_BLOCK20_BE_0_WORD_COUNT                        0x1
#define DMAAPB_1_BLOCK20_BE_0_RESET_VAL                         _MK_MASK_CONST(0x720100)
#define DMAAPB_1_BLOCK20_BE_0_RESET_MASK                        _MK_MASK_CONST(0x720100)
#define DMAAPB_1_BLOCK20_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_READ_MASK                         _MK_MASK_CONST(0x720100)
#define DMAAPB_1_BLOCK20_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x720100)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV_CAR_SHIFT                   _MK_SHIFT_CONST(22)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV_CAR_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK20_BE_0_PLLCV_CAR_SHIFT)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV_CAR_RANGE                   22:22
#define DMAAPB_1_BLOCK20_BE_0_PLLCV_CAR_WOFFSET                 0x0
#define DMAAPB_1_BLOCK20_BE_0_PLLCV_CAR_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV_CAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV_CAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV_CAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV_CAR_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV_CAR_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK20_BE_0_PLLCV3_CAR_SHIFT                  _MK_SHIFT_CONST(21)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV3_CAR_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK20_BE_0_PLLCV3_CAR_SHIFT)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV3_CAR_RANGE                  21:21
#define DMAAPB_1_BLOCK20_BE_0_PLLCV3_CAR_WOFFSET                        0x0
#define DMAAPB_1_BLOCK20_BE_0_PLLCV3_CAR_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV3_CAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV3_CAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV3_CAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV3_CAR_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV3_CAR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK20_BE_0_PLLCV2_CAR_SHIFT                  _MK_SHIFT_CONST(20)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV2_CAR_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK20_BE_0_PLLCV2_CAR_SHIFT)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV2_CAR_RANGE                  20:20
#define DMAAPB_1_BLOCK20_BE_0_PLLCV2_CAR_WOFFSET                        0x0
#define DMAAPB_1_BLOCK20_BE_0_PLLCV2_CAR_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV2_CAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV2_CAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV2_CAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV2_CAR_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_PLLCV2_CAR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK20_BE_0_NVHS_SOC_CAR_SHIFT                        _MK_SHIFT_CONST(17)
#define DMAAPB_1_BLOCK20_BE_0_NVHS_SOC_CAR_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK20_BE_0_NVHS_SOC_CAR_SHIFT)
#define DMAAPB_1_BLOCK20_BE_0_NVHS_SOC_CAR_RANGE                        17:17
#define DMAAPB_1_BLOCK20_BE_0_NVHS_SOC_CAR_WOFFSET                      0x0
#define DMAAPB_1_BLOCK20_BE_0_NVHS_SOC_CAR_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK20_BE_0_NVHS_SOC_CAR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK20_BE_0_NVHS_SOC_CAR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_NVHS_SOC_CAR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_NVHS_SOC_CAR_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_NVHS_SOC_CAR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_1_BLOCK20_BE_0_AVFS_21_CAR_SHIFT                 _MK_SHIFT_CONST(8)
#define DMAAPB_1_BLOCK20_BE_0_AVFS_21_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_1_BLOCK20_BE_0_AVFS_21_CAR_SHIFT)
#define DMAAPB_1_BLOCK20_BE_0_AVFS_21_CAR_RANGE                 8:8
#define DMAAPB_1_BLOCK20_BE_0_AVFS_21_CAR_WOFFSET                       0x0
#define DMAAPB_1_BLOCK20_BE_0_AVFS_21_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK20_BE_0_AVFS_21_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_1_BLOCK20_BE_0_AVFS_21_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_AVFS_21_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_AVFS_21_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_1_BLOCK20_BE_0_AVFS_21_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

//
// REGISTER LIST
//
#define LIST_ARDMAAPB_1_REGS(_op_) \
_op_(DMAAPB_1_ORDER_CONFIG_0) \
_op_(DMAAPB_1_ERROR_CONFIG_0) \
_op_(DMAAPB_1_TIMEOUT_TIMER_0) \
_op_(DMAAPB_1_TIMEOUT_CONFIG_0) \
_op_(DMAAPB_1_CLK_OVR_ON_0) \
_op_(DMAAPB_1_NON_SAFE_CLK_ENABLE_0) \
_op_(DMAAPB_1_CHX_FIFO_FULL_THRESHOLD1_0) \
_op_(DMAAPB_1_CHX_FIFO_FULL_THRESHOLD2_0) \
_op_(DMAAPB_1_RESP_FIFO_FULL_THRESHOLD_0) \
_op_(DMAAPB_1_INTERRUPT_STATUS_0) \
_op_(DMAAPB_1_RAW_INTERRUPT_STATUS_0) \
_op_(DMAAPB_1_FIFO_STATUS1_0) \
_op_(DMAAPB_1_FIFO_STATUS2_0) \
_op_(DMAAPB_1_FIFO_STATUS3_0) \
_op_(DMAAPB_1_REQ_FIFO_HIGH_LEVEL_0) \
_op_(DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0) \
_op_(DMAAPB_1_CYA_0) \
_op_(DMAAPB_1_BLOCK0_BE_0) \
_op_(DMAAPB_1_BLOCK2_BE_0) \
_op_(DMAAPB_1_BLOCK4_BE_0) \
_op_(DMAAPB_1_BLOCK6_BE_0) \
_op_(DMAAPB_1_BLOCK8_BE_0) \
_op_(DMAAPB_1_BLOCK9_BE_0) \
_op_(DMAAPB_1_BLOCK10_BE_0) \
_op_(DMAAPB_1_BLOCK13_BE_0) \
_op_(DMAAPB_1_BLOCK15_BE_0) \
_op_(DMAAPB_1_BLOCK16_BE_0) \
_op_(DMAAPB_1_BLOCK18_BE_0) \
_op_(DMAAPB_1_BLOCK19_BE_0) \
_op_(DMAAPB_1_BLOCK20_BE_0)

//
// ADDRESS SPACES
//

#define BASE_ADDRESS_DMAAPB_1   0x00000000

//
// ARDMAAPB_1 REGISTER BANKS
//

#define DMAAPB_10_FIRST_REG 0x0000 // DMAAPB_1_ORDER_CONFIG_0
#define DMAAPB_10_LAST_REG 0x0000 // DMAAPB_1_ORDER_CONFIG_0
#define DMAAPB_11_FIRST_REG 0x02c4 // DMAAPB_1_ERROR_CONFIG_0
#define DMAAPB_11_LAST_REG 0x0304 // DMAAPB_1_WDATA_FIFO_HIGH_LEVEL_0
#define DMAAPB_12_FIRST_REG 0x0400 // DMAAPB_1_CYA_0
#define DMAAPB_12_LAST_REG 0x0400 // DMAAPB_1_CYA_0
#define DMAAPB_161_FIRST_REG 0x031c // DMAAPB_1_BLOCK0_BE_0
#define DMAAPB_161_LAST_REG 0x031c // DMAAPB_1_BLOCK0_BE_0
#define DMAAPB_162_FIRST_REG 0x0324 // DMAAPB_1_BLOCK2_BE_0
#define DMAAPB_162_LAST_REG 0x0324 // DMAAPB_1_BLOCK2_BE_0
#define DMAAPB_163_FIRST_REG 0x032c // DMAAPB_1_BLOCK4_BE_0
#define DMAAPB_163_LAST_REG 0x032c // DMAAPB_1_BLOCK4_BE_0
#define DMAAPB_164_FIRST_REG 0x0334 // DMAAPB_1_BLOCK6_BE_0
#define DMAAPB_164_LAST_REG 0x0334 // DMAAPB_1_BLOCK6_BE_0
#define DMAAPB_165_FIRST_REG 0x033c // DMAAPB_1_BLOCK8_BE_0
#define DMAAPB_165_LAST_REG 0x0344 // DMAAPB_1_BLOCK10_BE_0
#define DMAAPB_166_FIRST_REG 0x0350 // DMAAPB_1_BLOCK13_BE_0
#define DMAAPB_166_LAST_REG 0x0350 // DMAAPB_1_BLOCK13_BE_0
#define DMAAPB_167_FIRST_REG 0x0358 // DMAAPB_1_BLOCK15_BE_0
#define DMAAPB_167_LAST_REG 0x035c // DMAAPB_1_BLOCK16_BE_0
#define DMAAPB_168_FIRST_REG 0x0364 // DMAAPB_1_BLOCK18_BE_0
#define DMAAPB_168_LAST_REG 0x036c // DMAAPB_1_BLOCK20_BE_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARDMAAPB_1_H_INC_
