

================================================================
== Vitis HLS Report for 'fft_64pt_Pipeline_VITIS_LOOP_271_2'
================================================================
* Date:           Sun Aug 31 16:41:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_271_2  |       32|       32|         2|          2|          2|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i_2"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i5 %i_2" [radixfft/core.cpp:273]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.36ns)   --->   "%icmp_ln271 = icmp_eq  i5 %i, i5 16" [radixfft/core.cpp:271]   --->   Operation 9 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln271 = add i5 %i, i5 1" [radixfft/core.cpp:271]   --->   Operation 11 'add' 'add_ln271' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln271, void %for.inc57.split, void %for.end59.exitStub" [radixfft/core.cpp:271]   --->   Operation 12 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln273 = trunc i5 %i" [radixfft/core.cpp:273]   --->   Operation 13 'trunc' 'trunc_ln273' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln273, i2 0" [radixfft/core.cpp:273]   --->   Operation 14 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%or_ln273 = or i3 %shl_ln1, i3 1" [radixfft/core.cpp:273]   --->   Operation 15 'or' 'or_ln273' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i3 %or_ln273" [radixfft/core.cpp:273]   --->   Operation 16 'zext' 'zext_ln273' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_real_0_addr = getelementptr i32 %in_real_0, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 17 'getelementptr' 'in_real_0_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_real_1_addr = getelementptr i32 %in_real_1, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 18 'getelementptr' 'in_real_1_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_real_2_addr = getelementptr i32 %in_real_2, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 19 'getelementptr' 'in_real_2_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_real_3_addr = getelementptr i32 %in_real_3, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 20 'getelementptr' 'in_real_3_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_real_4_addr = getelementptr i32 %in_real_4, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 21 'getelementptr' 'in_real_4_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_real_5_addr = getelementptr i32 %in_real_5, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 22 'getelementptr' 'in_real_5_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_real_6_addr = getelementptr i32 %in_real_6, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 23 'getelementptr' 'in_real_6_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_real_7_addr = getelementptr i32 %in_real_7, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 24 'getelementptr' 'in_real_7_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_imag_0_addr = getelementptr i32 %in_imag_0, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 25 'getelementptr' 'in_imag_0_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_imag_1_addr = getelementptr i32 %in_imag_1, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 26 'getelementptr' 'in_imag_1_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_imag_2_addr = getelementptr i32 %in_imag_2, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 27 'getelementptr' 'in_imag_2_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_imag_3_addr = getelementptr i32 %in_imag_3, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 28 'getelementptr' 'in_imag_3_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_imag_4_addr = getelementptr i32 %in_imag_4, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 29 'getelementptr' 'in_imag_4_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_imag_5_addr = getelementptr i32 %in_imag_5, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 30 'getelementptr' 'in_imag_5_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_imag_6_addr = getelementptr i32 %in_imag_6, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 31 'getelementptr' 'in_imag_6_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_imag_7_addr = getelementptr i32 %in_imag_7, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 32 'getelementptr' 'in_imag_7_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%in_real_0_load = load i3 %in_real_0_addr" [radixfft/core.cpp:273]   --->   Operation 33 'load' 'in_real_0_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%in_real_1_load = load i3 %in_real_1_addr" [radixfft/core.cpp:273]   --->   Operation 34 'load' 'in_real_1_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%in_real_2_load = load i3 %in_real_2_addr" [radixfft/core.cpp:273]   --->   Operation 35 'load' 'in_real_2_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%in_real_3_load = load i3 %in_real_3_addr" [radixfft/core.cpp:273]   --->   Operation 36 'load' 'in_real_3_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%in_real_4_load = load i3 %in_real_4_addr" [radixfft/core.cpp:273]   --->   Operation 37 'load' 'in_real_4_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%in_real_5_load = load i3 %in_real_5_addr" [radixfft/core.cpp:273]   --->   Operation 38 'load' 'in_real_5_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%in_real_6_load = load i3 %in_real_6_addr" [radixfft/core.cpp:273]   --->   Operation 39 'load' 'in_real_6_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%in_real_7_load = load i3 %in_real_7_addr" [radixfft/core.cpp:273]   --->   Operation 40 'load' 'in_real_7_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%in_imag_0_load = load i3 %in_imag_0_addr" [radixfft/core.cpp:273]   --->   Operation 41 'load' 'in_imag_0_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%in_imag_1_load = load i3 %in_imag_1_addr" [radixfft/core.cpp:273]   --->   Operation 42 'load' 'in_imag_1_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%in_imag_2_load = load i3 %in_imag_2_addr" [radixfft/core.cpp:273]   --->   Operation 43 'load' 'in_imag_2_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%in_imag_3_load = load i3 %in_imag_3_addr" [radixfft/core.cpp:273]   --->   Operation 44 'load' 'in_imag_3_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%in_imag_4_load = load i3 %in_imag_4_addr" [radixfft/core.cpp:273]   --->   Operation 45 'load' 'in_imag_4_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%in_imag_5_load = load i3 %in_imag_5_addr" [radixfft/core.cpp:273]   --->   Operation 46 'load' 'in_imag_5_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%in_imag_6_load = load i3 %in_imag_6_addr" [radixfft/core.cpp:273]   --->   Operation 47 'load' 'in_imag_6_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%in_imag_7_load = load i3 %in_imag_7_addr" [radixfft/core.cpp:273]   --->   Operation 48 'load' 'in_imag_7_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln273_1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i, i32 2, i32 3" [radixfft/core.cpp:273]   --->   Operation 49 'partselect' 'trunc_ln273_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln274 = or i3 %shl_ln1, i3 3" [radixfft/core.cpp:274]   --->   Operation 50 'or' 'or_ln274' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i3 %or_ln274" [radixfft/core.cpp:274]   --->   Operation 51 'zext' 'zext_ln274' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%in_real_0_addr_1 = getelementptr i32 %in_real_0, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 52 'getelementptr' 'in_real_0_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in_real_1_addr_1 = getelementptr i32 %in_real_1, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 53 'getelementptr' 'in_real_1_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%in_real_2_addr_1 = getelementptr i32 %in_real_2, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 54 'getelementptr' 'in_real_2_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%in_real_3_addr_1 = getelementptr i32 %in_real_3, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 55 'getelementptr' 'in_real_3_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%in_real_4_addr_1 = getelementptr i32 %in_real_4, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 56 'getelementptr' 'in_real_4_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%in_real_5_addr_1 = getelementptr i32 %in_real_5, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 57 'getelementptr' 'in_real_5_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%in_real_6_addr_1 = getelementptr i32 %in_real_6, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 58 'getelementptr' 'in_real_6_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%in_real_7_addr_1 = getelementptr i32 %in_real_7, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 59 'getelementptr' 'in_real_7_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%in_imag_0_addr_1 = getelementptr i32 %in_imag_0, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 60 'getelementptr' 'in_imag_0_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%in_imag_1_addr_1 = getelementptr i32 %in_imag_1, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 61 'getelementptr' 'in_imag_1_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%in_imag_2_addr_1 = getelementptr i32 %in_imag_2, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 62 'getelementptr' 'in_imag_2_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%in_imag_3_addr_1 = getelementptr i32 %in_imag_3, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 63 'getelementptr' 'in_imag_3_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%in_imag_4_addr_1 = getelementptr i32 %in_imag_4, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 64 'getelementptr' 'in_imag_4_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%in_imag_5_addr_1 = getelementptr i32 %in_imag_5, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 65 'getelementptr' 'in_imag_5_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%in_imag_6_addr_1 = getelementptr i32 %in_imag_6, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 66 'getelementptr' 'in_imag_6_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%in_imag_7_addr_1 = getelementptr i32 %in_imag_7, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 67 'getelementptr' 'in_imag_7_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%in_real_0_load_4 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 68 'load' 'in_real_0_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 69 [2/2] (2.32ns)   --->   "%in_real_1_load_4 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 69 'load' 'in_real_1_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 70 [2/2] (2.32ns)   --->   "%in_real_2_load_4 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 70 'load' 'in_real_2_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%in_real_3_load_4 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 71 'load' 'in_real_3_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 72 [2/2] (2.32ns)   --->   "%in_real_4_load_4 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 72 'load' 'in_real_4_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 73 [2/2] (2.32ns)   --->   "%in_real_5_load_4 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 73 'load' 'in_real_5_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%in_real_6_load_4 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 74 'load' 'in_real_6_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 75 [2/2] (2.32ns)   --->   "%in_real_7_load_4 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 75 'load' 'in_real_7_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 76 [2/2] (2.32ns)   --->   "%in_imag_0_load_4 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 76 'load' 'in_imag_0_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 77 [2/2] (2.32ns)   --->   "%in_imag_1_load_4 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 77 'load' 'in_imag_1_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 78 [2/2] (2.32ns)   --->   "%in_imag_2_load_4 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 78 'load' 'in_imag_2_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 79 [2/2] (2.32ns)   --->   "%in_imag_3_load_4 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 79 'load' 'in_imag_3_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 80 [2/2] (2.32ns)   --->   "%in_imag_4_load_4 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 80 'load' 'in_imag_4_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 81 [2/2] (2.32ns)   --->   "%in_imag_5_load_4 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 81 'load' 'in_imag_5_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 82 [2/2] (2.32ns)   --->   "%in_imag_6_load_4 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 82 'load' 'in_imag_6_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 83 [2/2] (2.32ns)   --->   "%in_imag_7_load_4 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 83 'load' 'in_imag_7_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 84 [2/2] (2.32ns)   --->   "%in_real_0_load_3 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 84 'load' 'in_real_0_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 85 [2/2] (2.32ns)   --->   "%in_real_1_load_3 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 85 'load' 'in_real_1_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 86 [2/2] (2.32ns)   --->   "%in_real_2_load_3 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 86 'load' 'in_real_2_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 87 [2/2] (2.32ns)   --->   "%in_real_3_load_3 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 87 'load' 'in_real_3_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 88 [2/2] (2.32ns)   --->   "%in_real_4_load_3 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 88 'load' 'in_real_4_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 89 [2/2] (2.32ns)   --->   "%in_real_5_load_3 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 89 'load' 'in_real_5_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 90 [2/2] (2.32ns)   --->   "%in_real_6_load_3 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 90 'load' 'in_real_6_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 91 [2/2] (2.32ns)   --->   "%in_real_7_load_3 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 91 'load' 'in_real_7_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 92 [2/2] (2.32ns)   --->   "%in_imag_0_load_3 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 92 'load' 'in_imag_0_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 93 [2/2] (2.32ns)   --->   "%in_imag_1_load_3 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 93 'load' 'in_imag_1_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 94 [2/2] (2.32ns)   --->   "%in_imag_2_load_3 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 94 'load' 'in_imag_2_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 95 [2/2] (2.32ns)   --->   "%in_imag_3_load_3 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 95 'load' 'in_imag_3_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 96 [2/2] (2.32ns)   --->   "%in_imag_4_load_3 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 96 'load' 'in_imag_4_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 97 [2/2] (2.32ns)   --->   "%in_imag_5_load_3 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 97 'load' 'in_imag_5_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 98 [2/2] (2.32ns)   --->   "%in_imag_6_load_3 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 98 'load' 'in_imag_6_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 99 [2/2] (2.32ns)   --->   "%in_imag_7_load_3 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 99 'load' 'in_imag_7_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 100 [2/2] (2.32ns)   --->   "%in_real_0_load_2 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 100 'load' 'in_real_0_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 101 [2/2] (2.32ns)   --->   "%in_real_1_load_2 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 101 'load' 'in_real_1_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 102 [2/2] (2.32ns)   --->   "%in_real_2_load_2 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 102 'load' 'in_real_2_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 103 [2/2] (2.32ns)   --->   "%in_real_3_load_2 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 103 'load' 'in_real_3_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 104 [2/2] (2.32ns)   --->   "%in_real_4_load_2 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 104 'load' 'in_real_4_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 105 [2/2] (2.32ns)   --->   "%in_real_5_load_2 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 105 'load' 'in_real_5_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 106 [2/2] (2.32ns)   --->   "%in_real_6_load_2 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 106 'load' 'in_real_6_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 107 [2/2] (2.32ns)   --->   "%in_real_7_load_2 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 107 'load' 'in_real_7_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 108 [2/2] (2.32ns)   --->   "%in_imag_0_load_2 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 108 'load' 'in_imag_0_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 109 [2/2] (2.32ns)   --->   "%in_imag_1_load_2 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 109 'load' 'in_imag_1_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 110 [2/2] (2.32ns)   --->   "%in_imag_2_load_2 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 110 'load' 'in_imag_2_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 111 [2/2] (2.32ns)   --->   "%in_imag_3_load_2 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 111 'load' 'in_imag_3_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 112 [2/2] (2.32ns)   --->   "%in_imag_4_load_2 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 112 'load' 'in_imag_4_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 113 [2/2] (2.32ns)   --->   "%in_imag_5_load_2 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 113 'load' 'in_imag_5_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 114 [2/2] (2.32ns)   --->   "%in_imag_6_load_2 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 114 'load' 'in_imag_6_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 115 [2/2] (2.32ns)   --->   "%in_imag_7_load_2 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 115 'load' 'in_imag_7_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 116 [2/2] (2.32ns)   --->   "%in_real_0_load_1 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 116 'load' 'in_real_0_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 117 [2/2] (2.32ns)   --->   "%in_real_1_load_1 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 117 'load' 'in_real_1_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 118 [2/2] (2.32ns)   --->   "%in_real_2_load_1 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 118 'load' 'in_real_2_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 119 [2/2] (2.32ns)   --->   "%in_real_3_load_1 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 119 'load' 'in_real_3_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 120 [2/2] (2.32ns)   --->   "%in_real_4_load_1 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 120 'load' 'in_real_4_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 121 [2/2] (2.32ns)   --->   "%in_real_5_load_1 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 121 'load' 'in_real_5_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 122 [2/2] (2.32ns)   --->   "%in_real_6_load_1 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 122 'load' 'in_real_6_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 123 [2/2] (2.32ns)   --->   "%in_real_7_load_1 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 123 'load' 'in_real_7_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 124 [2/2] (2.32ns)   --->   "%in_imag_0_load_1 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 124 'load' 'in_imag_0_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 125 [2/2] (2.32ns)   --->   "%in_imag_1_load_1 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 125 'load' 'in_imag_1_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 126 [2/2] (2.32ns)   --->   "%in_imag_2_load_1 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 126 'load' 'in_imag_2_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 127 [2/2] (2.32ns)   --->   "%in_imag_3_load_1 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 127 'load' 'in_imag_3_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 128 [2/2] (2.32ns)   --->   "%in_imag_4_load_1 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 128 'load' 'in_imag_4_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 129 [2/2] (2.32ns)   --->   "%in_imag_5_load_1 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 129 'load' 'in_imag_5_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 130 [2/2] (2.32ns)   --->   "%in_imag_6_load_1 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 130 'load' 'in_imag_6_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 131 [2/2] (2.32ns)   --->   "%in_imag_7_load_1 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 131 'load' 'in_imag_7_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 266 'ret' 'ret_ln0' <Predicate = (icmp_ln271)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln271 = trunc i5 %i" [radixfft/core.cpp:271]   --->   Operation 132 'trunc' 'trunc_ln271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln272 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:272]   --->   Operation 133 'specpipeline' 'specpipeline_ln272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln271 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [radixfft/core.cpp:271]   --->   Operation 134 'specloopname' 'specloopname_ln271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln273_1 = zext i2 %trunc_ln271" [radixfft/core.cpp:273]   --->   Operation 135 'zext' 'zext_ln273_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%o1_in_real_V_addr = getelementptr i32 %o1_in_real_V, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 136 'getelementptr' 'o1_in_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%o1_in_real_V_1_addr = getelementptr i32 %o1_in_real_V_1, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 137 'getelementptr' 'o1_in_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%o1_in_real_V_2_addr = getelementptr i32 %o1_in_real_V_2, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 138 'getelementptr' 'o1_in_real_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%o1_in_real_V_3_addr = getelementptr i32 %o1_in_real_V_3, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 139 'getelementptr' 'o1_in_real_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%o1_in_imag_V_addr = getelementptr i32 %o1_in_imag_V, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 140 'getelementptr' 'o1_in_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%o1_in_imag_V_1_addr = getelementptr i32 %o1_in_imag_V_1, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 141 'getelementptr' 'o1_in_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%o1_in_imag_V_2_addr = getelementptr i32 %o1_in_imag_V_2, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 142 'getelementptr' 'o1_in_imag_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%o1_in_imag_V_3_addr = getelementptr i32 %o1_in_imag_V_3, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 143 'getelementptr' 'o1_in_imag_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i, i32 1, i32 3" [radixfft/core.cpp:273]   --->   Operation 144 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/2] (2.32ns)   --->   "%in_real_0_load = load i3 %in_real_0_addr" [radixfft/core.cpp:273]   --->   Operation 145 'load' 'in_real_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 146 [1/2] (2.32ns)   --->   "%in_real_1_load = load i3 %in_real_1_addr" [radixfft/core.cpp:273]   --->   Operation 146 'load' 'in_real_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 147 [1/2] (2.32ns)   --->   "%in_real_2_load = load i3 %in_real_2_addr" [radixfft/core.cpp:273]   --->   Operation 147 'load' 'in_real_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 148 [1/2] (2.32ns)   --->   "%in_real_3_load = load i3 %in_real_3_addr" [radixfft/core.cpp:273]   --->   Operation 148 'load' 'in_real_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 149 [1/2] (2.32ns)   --->   "%in_real_4_load = load i3 %in_real_4_addr" [radixfft/core.cpp:273]   --->   Operation 149 'load' 'in_real_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 150 [1/2] (2.32ns)   --->   "%in_real_5_load = load i3 %in_real_5_addr" [radixfft/core.cpp:273]   --->   Operation 150 'load' 'in_real_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 151 [1/2] (2.32ns)   --->   "%in_real_6_load = load i3 %in_real_6_addr" [radixfft/core.cpp:273]   --->   Operation 151 'load' 'in_real_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 152 [1/2] (2.32ns)   --->   "%in_real_7_load = load i3 %in_real_7_addr" [radixfft/core.cpp:273]   --->   Operation 152 'load' 'in_real_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 153 [1/1] (2.30ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_real_4_load, i32 %in_real_5_load, i32 %in_real_6_load, i32 %in_real_7_load, i3 %trunc_ln6" [radixfft/core.cpp:273]   --->   Operation 153 'mux' 'tmp_5' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/2] (2.32ns)   --->   "%in_imag_0_load = load i3 %in_imag_0_addr" [radixfft/core.cpp:273]   --->   Operation 154 'load' 'in_imag_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 155 [1/2] (2.32ns)   --->   "%in_imag_1_load = load i3 %in_imag_1_addr" [radixfft/core.cpp:273]   --->   Operation 155 'load' 'in_imag_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 156 [1/2] (2.32ns)   --->   "%in_imag_2_load = load i3 %in_imag_2_addr" [radixfft/core.cpp:273]   --->   Operation 156 'load' 'in_imag_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 157 [1/2] (2.32ns)   --->   "%in_imag_3_load = load i3 %in_imag_3_addr" [radixfft/core.cpp:273]   --->   Operation 157 'load' 'in_imag_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 158 [1/2] (2.32ns)   --->   "%in_imag_4_load = load i3 %in_imag_4_addr" [radixfft/core.cpp:273]   --->   Operation 158 'load' 'in_imag_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 159 [1/2] (2.32ns)   --->   "%in_imag_5_load = load i3 %in_imag_5_addr" [radixfft/core.cpp:273]   --->   Operation 159 'load' 'in_imag_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 160 [1/2] (2.32ns)   --->   "%in_imag_6_load = load i3 %in_imag_6_addr" [radixfft/core.cpp:273]   --->   Operation 160 'load' 'in_imag_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 161 [1/2] (2.32ns)   --->   "%in_imag_7_load = load i3 %in_imag_7_addr" [radixfft/core.cpp:273]   --->   Operation 161 'load' 'in_imag_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 162 [1/1] (2.30ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %in_imag_4_load, i32 %in_imag_5_load, i32 %in_imag_6_load, i32 %in_imag_7_load, i3 %trunc_ln6" [radixfft/core.cpp:273]   --->   Operation 162 'mux' 'tmp_6' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%o2_in_imag_V_addr = getelementptr i32 %o2_in_imag_V, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 163 'getelementptr' 'o2_in_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%o2_in_imag_V_1_addr = getelementptr i32 %o2_in_imag_V_1, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 164 'getelementptr' 'o2_in_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%o2_in_imag_V_2_addr = getelementptr i32 %o2_in_imag_V_2, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 165 'getelementptr' 'o2_in_imag_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%o2_in_imag_V_3_addr = getelementptr i32 %o2_in_imag_V_3, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 166 'getelementptr' 'o2_in_imag_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.95ns)   --->   "%switch_ln273 = switch i2 %trunc_ln273_1, void %arrayidx56.1.case.3, i2 0, void %arrayidx56.1.case.0, i2 1, void %arrayidx56.1.case.1, i2 2, void %arrayidx56.1.case.2" [radixfft/core.cpp:273]   --->   Operation 167 'switch' 'switch_ln273' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 168 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_5, i2 %o1_in_real_V_2_addr" [radixfft/core.cpp:273]   --->   Operation 168 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_6, i2 %o1_in_imag_V_2_addr" [radixfft/core.cpp:273]   --->   Operation 169 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%o2_in_real_V_2_addr = getelementptr i32 %o2_in_real_V_2, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 170 'getelementptr' 'o2_in_real_V_2_addr' <Predicate = (trunc_ln273_1 == 2)> <Delay = 0.00>
ST_2 : Operation 171 [1/2] (2.32ns)   --->   "%in_real_0_load_4 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 171 'load' 'in_real_0_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 172 [1/2] (2.32ns)   --->   "%in_real_1_load_4 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 172 'load' 'in_real_1_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 173 [1/2] (2.32ns)   --->   "%in_real_2_load_4 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 173 'load' 'in_real_2_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 174 [1/2] (2.32ns)   --->   "%in_real_3_load_4 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 174 'load' 'in_real_3_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 175 [1/2] (2.32ns)   --->   "%in_real_4_load_4 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 175 'load' 'in_real_4_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 176 [1/2] (2.32ns)   --->   "%in_real_5_load_4 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 176 'load' 'in_real_5_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 177 [1/2] (2.32ns)   --->   "%in_real_6_load_4 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 177 'load' 'in_real_6_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 178 [1/2] (2.32ns)   --->   "%in_real_7_load_4 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 178 'load' 'in_real_7_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 179 [1/1] (2.30ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_4, i32 %in_real_1_load_4, i32 %in_real_2_load_4, i32 %in_real_3_load_4, i32 %in_real_4_load_4, i32 %in_real_5_load_4, i32 %in_real_6_load_4, i32 %in_real_7_load_4, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 179 'mux' 'tmp_3' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/2] (2.32ns)   --->   "%in_imag_0_load_4 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 180 'load' 'in_imag_0_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 181 [1/2] (2.32ns)   --->   "%in_imag_1_load_4 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 181 'load' 'in_imag_1_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 182 [1/2] (2.32ns)   --->   "%in_imag_2_load_4 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 182 'load' 'in_imag_2_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 183 [1/2] (2.32ns)   --->   "%in_imag_3_load_4 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 183 'load' 'in_imag_3_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 184 [1/2] (2.32ns)   --->   "%in_imag_4_load_4 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 184 'load' 'in_imag_4_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 185 [1/2] (2.32ns)   --->   "%in_imag_5_load_4 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 185 'load' 'in_imag_5_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 186 [1/2] (2.32ns)   --->   "%in_imag_6_load_4 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 186 'load' 'in_imag_6_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 187 [1/2] (2.32ns)   --->   "%in_imag_7_load_4 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 187 'load' 'in_imag_7_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 188 [1/1] (2.30ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_4, i32 %in_imag_1_load_4, i32 %in_imag_2_load_4, i32 %in_imag_3_load_4, i32 %in_imag_4_load_4, i32 %in_imag_5_load_4, i32 %in_imag_6_load_4, i32 %in_imag_7_load_4, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 188 'mux' 'tmp_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_3, i2 %o2_in_real_V_2_addr" [radixfft/core.cpp:274]   --->   Operation 189 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_4, i2 %o2_in_imag_V_2_addr" [radixfft/core.cpp:274]   --->   Operation 190 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln274 = br void %arrayidx56.1.exit" [radixfft/core.cpp:274]   --->   Operation 191 'br' 'br_ln274' <Predicate = (trunc_ln273_1 == 2)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_5, i2 %o1_in_real_V_1_addr" [radixfft/core.cpp:273]   --->   Operation 192 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_6, i2 %o1_in_imag_V_1_addr" [radixfft/core.cpp:273]   --->   Operation 193 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%o2_in_real_V_1_addr = getelementptr i32 %o2_in_real_V_1, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 194 'getelementptr' 'o2_in_real_V_1_addr' <Predicate = (trunc_ln273_1 == 1)> <Delay = 0.00>
ST_2 : Operation 195 [1/2] (2.32ns)   --->   "%in_real_0_load_3 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 195 'load' 'in_real_0_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 196 [1/2] (2.32ns)   --->   "%in_real_1_load_3 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 196 'load' 'in_real_1_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 197 [1/2] (2.32ns)   --->   "%in_real_2_load_3 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 197 'load' 'in_real_2_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 198 [1/2] (2.32ns)   --->   "%in_real_3_load_3 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 198 'load' 'in_real_3_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 199 [1/2] (2.32ns)   --->   "%in_real_4_load_3 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 199 'load' 'in_real_4_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 200 [1/2] (2.32ns)   --->   "%in_real_5_load_3 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 200 'load' 'in_real_5_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 201 [1/2] (2.32ns)   --->   "%in_real_6_load_3 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 201 'load' 'in_real_6_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 202 [1/2] (2.32ns)   --->   "%in_real_7_load_3 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 202 'load' 'in_real_7_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 203 [1/1] (2.30ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_3, i32 %in_real_1_load_3, i32 %in_real_2_load_3, i32 %in_real_3_load_3, i32 %in_real_4_load_3, i32 %in_real_5_load_3, i32 %in_real_6_load_3, i32 %in_real_7_load_3, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 203 'mux' 'tmp_1' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/2] (2.32ns)   --->   "%in_imag_0_load_3 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 204 'load' 'in_imag_0_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 205 [1/2] (2.32ns)   --->   "%in_imag_1_load_3 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 205 'load' 'in_imag_1_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 206 [1/2] (2.32ns)   --->   "%in_imag_2_load_3 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 206 'load' 'in_imag_2_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 207 [1/2] (2.32ns)   --->   "%in_imag_3_load_3 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 207 'load' 'in_imag_3_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 208 [1/2] (2.32ns)   --->   "%in_imag_4_load_3 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 208 'load' 'in_imag_4_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 209 [1/2] (2.32ns)   --->   "%in_imag_5_load_3 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 209 'load' 'in_imag_5_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 210 [1/2] (2.32ns)   --->   "%in_imag_6_load_3 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 210 'load' 'in_imag_6_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 211 [1/2] (2.32ns)   --->   "%in_imag_7_load_3 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 211 'load' 'in_imag_7_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 212 [1/1] (2.30ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_3, i32 %in_imag_1_load_3, i32 %in_imag_2_load_3, i32 %in_imag_3_load_3, i32 %in_imag_4_load_3, i32 %in_imag_5_load_3, i32 %in_imag_6_load_3, i32 %in_imag_7_load_3, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 212 'mux' 'tmp_2' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_1, i2 %o2_in_real_V_1_addr" [radixfft/core.cpp:274]   --->   Operation 213 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 214 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_2, i2 %o2_in_imag_V_1_addr" [radixfft/core.cpp:274]   --->   Operation 214 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln274 = br void %arrayidx56.1.exit" [radixfft/core.cpp:274]   --->   Operation 215 'br' 'br_ln274' <Predicate = (trunc_ln273_1 == 1)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_5, i2 %o1_in_real_V_addr" [radixfft/core.cpp:273]   --->   Operation 216 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 217 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_6, i2 %o1_in_imag_V_addr" [radixfft/core.cpp:273]   --->   Operation 217 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%o2_in_real_V_addr = getelementptr i32 %o2_in_real_V, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 218 'getelementptr' 'o2_in_real_V_addr' <Predicate = (trunc_ln273_1 == 0)> <Delay = 0.00>
ST_2 : Operation 219 [1/2] (2.32ns)   --->   "%in_real_0_load_2 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 219 'load' 'in_real_0_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 220 [1/2] (2.32ns)   --->   "%in_real_1_load_2 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 220 'load' 'in_real_1_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 221 [1/2] (2.32ns)   --->   "%in_real_2_load_2 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 221 'load' 'in_real_2_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 222 [1/2] (2.32ns)   --->   "%in_real_3_load_2 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 222 'load' 'in_real_3_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 223 [1/2] (2.32ns)   --->   "%in_real_4_load_2 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 223 'load' 'in_real_4_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 224 [1/2] (2.32ns)   --->   "%in_real_5_load_2 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 224 'load' 'in_real_5_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 225 [1/2] (2.32ns)   --->   "%in_real_6_load_2 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 225 'load' 'in_real_6_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 226 [1/2] (2.32ns)   --->   "%in_real_7_load_2 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 226 'load' 'in_real_7_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 227 [1/1] (2.30ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_2, i32 %in_real_1_load_2, i32 %in_real_2_load_2, i32 %in_real_3_load_2, i32 %in_real_4_load_2, i32 %in_real_5_load_2, i32 %in_real_6_load_2, i32 %in_real_7_load_2, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 227 'mux' 'tmp_9' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/2] (2.32ns)   --->   "%in_imag_0_load_2 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 228 'load' 'in_imag_0_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 229 [1/2] (2.32ns)   --->   "%in_imag_1_load_2 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 229 'load' 'in_imag_1_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 230 [1/2] (2.32ns)   --->   "%in_imag_2_load_2 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 230 'load' 'in_imag_2_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 231 [1/2] (2.32ns)   --->   "%in_imag_3_load_2 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 231 'load' 'in_imag_3_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 232 [1/2] (2.32ns)   --->   "%in_imag_4_load_2 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 232 'load' 'in_imag_4_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 233 [1/2] (2.32ns)   --->   "%in_imag_5_load_2 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 233 'load' 'in_imag_5_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 234 [1/2] (2.32ns)   --->   "%in_imag_6_load_2 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 234 'load' 'in_imag_6_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 235 [1/2] (2.32ns)   --->   "%in_imag_7_load_2 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 235 'load' 'in_imag_7_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 236 [1/1] (2.30ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_2, i32 %in_imag_1_load_2, i32 %in_imag_2_load_2, i32 %in_imag_3_load_2, i32 %in_imag_4_load_2, i32 %in_imag_5_load_2, i32 %in_imag_6_load_2, i32 %in_imag_7_load_2, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 236 'mux' 'tmp_s' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_9, i2 %o2_in_real_V_addr" [radixfft/core.cpp:274]   --->   Operation 237 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 238 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_s, i2 %o2_in_imag_V_addr" [radixfft/core.cpp:274]   --->   Operation 238 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln274 = br void %arrayidx56.1.exit" [radixfft/core.cpp:274]   --->   Operation 239 'br' 'br_ln274' <Predicate = (trunc_ln273_1 == 0)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_5, i2 %o1_in_real_V_3_addr" [radixfft/core.cpp:273]   --->   Operation 240 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 241 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_6, i2 %o1_in_imag_V_3_addr" [radixfft/core.cpp:273]   --->   Operation 241 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%o2_in_real_V_3_addr = getelementptr i32 %o2_in_real_V_3, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 242 'getelementptr' 'o2_in_real_V_3_addr' <Predicate = (trunc_ln273_1 == 3)> <Delay = 0.00>
ST_2 : Operation 243 [1/2] (2.32ns)   --->   "%in_real_0_load_1 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 243 'load' 'in_real_0_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 244 [1/2] (2.32ns)   --->   "%in_real_1_load_1 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 244 'load' 'in_real_1_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 245 [1/2] (2.32ns)   --->   "%in_real_2_load_1 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 245 'load' 'in_real_2_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 246 [1/2] (2.32ns)   --->   "%in_real_3_load_1 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 246 'load' 'in_real_3_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 247 [1/2] (2.32ns)   --->   "%in_real_4_load_1 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 247 'load' 'in_real_4_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 248 [1/2] (2.32ns)   --->   "%in_real_5_load_1 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 248 'load' 'in_real_5_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 249 [1/2] (2.32ns)   --->   "%in_real_6_load_1 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 249 'load' 'in_real_6_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 250 [1/2] (2.32ns)   --->   "%in_real_7_load_1 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 250 'load' 'in_real_7_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 251 [1/1] (2.30ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_1, i32 %in_real_1_load_1, i32 %in_real_2_load_1, i32 %in_real_3_load_1, i32 %in_real_4_load_1, i32 %in_real_5_load_1, i32 %in_real_6_load_1, i32 %in_real_7_load_1, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 251 'mux' 'tmp_7' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/2] (2.32ns)   --->   "%in_imag_0_load_1 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 252 'load' 'in_imag_0_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 253 [1/2] (2.32ns)   --->   "%in_imag_1_load_1 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 253 'load' 'in_imag_1_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 254 [1/2] (2.32ns)   --->   "%in_imag_2_load_1 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 254 'load' 'in_imag_2_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 255 [1/2] (2.32ns)   --->   "%in_imag_3_load_1 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 255 'load' 'in_imag_3_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 256 [1/2] (2.32ns)   --->   "%in_imag_4_load_1 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 256 'load' 'in_imag_4_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 257 [1/2] (2.32ns)   --->   "%in_imag_5_load_1 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 257 'load' 'in_imag_5_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 258 [1/2] (2.32ns)   --->   "%in_imag_6_load_1 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 258 'load' 'in_imag_6_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 259 [1/2] (2.32ns)   --->   "%in_imag_7_load_1 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 259 'load' 'in_imag_7_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 260 [1/1] (2.30ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_1, i32 %in_imag_1_load_1, i32 %in_imag_2_load_1, i32 %in_imag_3_load_1, i32 %in_imag_4_load_1, i32 %in_imag_5_load_1, i32 %in_imag_6_load_1, i32 %in_imag_7_load_1, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 260 'mux' 'tmp_8' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_7, i2 %o2_in_real_V_3_addr" [radixfft/core.cpp:274]   --->   Operation 261 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 262 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_8, i2 %o2_in_imag_V_3_addr" [radixfft/core.cpp:274]   --->   Operation 262 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln274 = br void %arrayidx56.1.exit" [radixfft/core.cpp:274]   --->   Operation 263 'br' 'br_ln274' <Predicate = (trunc_ln273_1 == 3)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (1.58ns)   --->   "%store_ln271 = store i5 %add_ln271, i5 %i_2" [radixfft/core.cpp:271]   --->   Operation 264 'store' 'store_ln271' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln271 = br void %for.inc57" [radixfft/core.cpp:271]   --->   Operation 265 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ o2_in_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o2_in_imag_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o2_in_imag_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o2_in_imag_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o2_in_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o2_in_real_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o2_in_real_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o2_in_real_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_in_imag_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_in_imag_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_in_imag_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_in_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_in_real_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_in_real_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_in_real_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_in_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                 (alloca           ) [ 011]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
i                   (load             ) [ 001]
icmp_ln271          (icmp             ) [ 010]
empty               (speclooptripcount) [ 000]
add_ln271           (add              ) [ 001]
br_ln271            (br               ) [ 000]
trunc_ln273         (trunc            ) [ 000]
shl_ln1             (bitconcatenate   ) [ 000]
or_ln273            (or               ) [ 000]
zext_ln273          (zext             ) [ 000]
in_real_0_addr      (getelementptr    ) [ 001]
in_real_1_addr      (getelementptr    ) [ 001]
in_real_2_addr      (getelementptr    ) [ 001]
in_real_3_addr      (getelementptr    ) [ 001]
in_real_4_addr      (getelementptr    ) [ 001]
in_real_5_addr      (getelementptr    ) [ 001]
in_real_6_addr      (getelementptr    ) [ 001]
in_real_7_addr      (getelementptr    ) [ 001]
in_imag_0_addr      (getelementptr    ) [ 001]
in_imag_1_addr      (getelementptr    ) [ 001]
in_imag_2_addr      (getelementptr    ) [ 001]
in_imag_3_addr      (getelementptr    ) [ 001]
in_imag_4_addr      (getelementptr    ) [ 001]
in_imag_5_addr      (getelementptr    ) [ 001]
in_imag_6_addr      (getelementptr    ) [ 001]
in_imag_7_addr      (getelementptr    ) [ 001]
trunc_ln273_1       (partselect       ) [ 011]
or_ln274            (or               ) [ 000]
zext_ln274          (zext             ) [ 000]
in_real_0_addr_1    (getelementptr    ) [ 001]
in_real_1_addr_1    (getelementptr    ) [ 001]
in_real_2_addr_1    (getelementptr    ) [ 001]
in_real_3_addr_1    (getelementptr    ) [ 001]
in_real_4_addr_1    (getelementptr    ) [ 001]
in_real_5_addr_1    (getelementptr    ) [ 001]
in_real_6_addr_1    (getelementptr    ) [ 001]
in_real_7_addr_1    (getelementptr    ) [ 001]
in_imag_0_addr_1    (getelementptr    ) [ 001]
in_imag_1_addr_1    (getelementptr    ) [ 001]
in_imag_2_addr_1    (getelementptr    ) [ 001]
in_imag_3_addr_1    (getelementptr    ) [ 001]
in_imag_4_addr_1    (getelementptr    ) [ 001]
in_imag_5_addr_1    (getelementptr    ) [ 001]
in_imag_6_addr_1    (getelementptr    ) [ 001]
in_imag_7_addr_1    (getelementptr    ) [ 001]
trunc_ln271         (trunc            ) [ 000]
specpipeline_ln272  (specpipeline     ) [ 000]
specloopname_ln271  (specloopname     ) [ 000]
zext_ln273_1        (zext             ) [ 000]
o1_in_real_V_addr   (getelementptr    ) [ 000]
o1_in_real_V_1_addr (getelementptr    ) [ 000]
o1_in_real_V_2_addr (getelementptr    ) [ 000]
o1_in_real_V_3_addr (getelementptr    ) [ 000]
o1_in_imag_V_addr   (getelementptr    ) [ 000]
o1_in_imag_V_1_addr (getelementptr    ) [ 000]
o1_in_imag_V_2_addr (getelementptr    ) [ 000]
o1_in_imag_V_3_addr (getelementptr    ) [ 000]
trunc_ln6           (partselect       ) [ 000]
in_real_0_load      (load             ) [ 000]
in_real_1_load      (load             ) [ 000]
in_real_2_load      (load             ) [ 000]
in_real_3_load      (load             ) [ 000]
in_real_4_load      (load             ) [ 000]
in_real_5_load      (load             ) [ 000]
in_real_6_load      (load             ) [ 000]
in_real_7_load      (load             ) [ 000]
tmp_5               (mux              ) [ 000]
in_imag_0_load      (load             ) [ 000]
in_imag_1_load      (load             ) [ 000]
in_imag_2_load      (load             ) [ 000]
in_imag_3_load      (load             ) [ 000]
in_imag_4_load      (load             ) [ 000]
in_imag_5_load      (load             ) [ 000]
in_imag_6_load      (load             ) [ 000]
in_imag_7_load      (load             ) [ 000]
tmp_6               (mux              ) [ 000]
o2_in_imag_V_addr   (getelementptr    ) [ 000]
o2_in_imag_V_1_addr (getelementptr    ) [ 000]
o2_in_imag_V_2_addr (getelementptr    ) [ 000]
o2_in_imag_V_3_addr (getelementptr    ) [ 000]
switch_ln273        (switch           ) [ 000]
store_ln273         (store            ) [ 000]
store_ln273         (store            ) [ 000]
o2_in_real_V_2_addr (getelementptr    ) [ 000]
in_real_0_load_4    (load             ) [ 000]
in_real_1_load_4    (load             ) [ 000]
in_real_2_load_4    (load             ) [ 000]
in_real_3_load_4    (load             ) [ 000]
in_real_4_load_4    (load             ) [ 000]
in_real_5_load_4    (load             ) [ 000]
in_real_6_load_4    (load             ) [ 000]
in_real_7_load_4    (load             ) [ 000]
tmp_3               (mux              ) [ 000]
in_imag_0_load_4    (load             ) [ 000]
in_imag_1_load_4    (load             ) [ 000]
in_imag_2_load_4    (load             ) [ 000]
in_imag_3_load_4    (load             ) [ 000]
in_imag_4_load_4    (load             ) [ 000]
in_imag_5_load_4    (load             ) [ 000]
in_imag_6_load_4    (load             ) [ 000]
in_imag_7_load_4    (load             ) [ 000]
tmp_4               (mux              ) [ 000]
store_ln274         (store            ) [ 000]
store_ln274         (store            ) [ 000]
br_ln274            (br               ) [ 000]
store_ln273         (store            ) [ 000]
store_ln273         (store            ) [ 000]
o2_in_real_V_1_addr (getelementptr    ) [ 000]
in_real_0_load_3    (load             ) [ 000]
in_real_1_load_3    (load             ) [ 000]
in_real_2_load_3    (load             ) [ 000]
in_real_3_load_3    (load             ) [ 000]
in_real_4_load_3    (load             ) [ 000]
in_real_5_load_3    (load             ) [ 000]
in_real_6_load_3    (load             ) [ 000]
in_real_7_load_3    (load             ) [ 000]
tmp_1               (mux              ) [ 000]
in_imag_0_load_3    (load             ) [ 000]
in_imag_1_load_3    (load             ) [ 000]
in_imag_2_load_3    (load             ) [ 000]
in_imag_3_load_3    (load             ) [ 000]
in_imag_4_load_3    (load             ) [ 000]
in_imag_5_load_3    (load             ) [ 000]
in_imag_6_load_3    (load             ) [ 000]
in_imag_7_load_3    (load             ) [ 000]
tmp_2               (mux              ) [ 000]
store_ln274         (store            ) [ 000]
store_ln274         (store            ) [ 000]
br_ln274            (br               ) [ 000]
store_ln273         (store            ) [ 000]
store_ln273         (store            ) [ 000]
o2_in_real_V_addr   (getelementptr    ) [ 000]
in_real_0_load_2    (load             ) [ 000]
in_real_1_load_2    (load             ) [ 000]
in_real_2_load_2    (load             ) [ 000]
in_real_3_load_2    (load             ) [ 000]
in_real_4_load_2    (load             ) [ 000]
in_real_5_load_2    (load             ) [ 000]
in_real_6_load_2    (load             ) [ 000]
in_real_7_load_2    (load             ) [ 000]
tmp_9               (mux              ) [ 000]
in_imag_0_load_2    (load             ) [ 000]
in_imag_1_load_2    (load             ) [ 000]
in_imag_2_load_2    (load             ) [ 000]
in_imag_3_load_2    (load             ) [ 000]
in_imag_4_load_2    (load             ) [ 000]
in_imag_5_load_2    (load             ) [ 000]
in_imag_6_load_2    (load             ) [ 000]
in_imag_7_load_2    (load             ) [ 000]
tmp_s               (mux              ) [ 000]
store_ln274         (store            ) [ 000]
store_ln274         (store            ) [ 000]
br_ln274            (br               ) [ 000]
store_ln273         (store            ) [ 000]
store_ln273         (store            ) [ 000]
o2_in_real_V_3_addr (getelementptr    ) [ 000]
in_real_0_load_1    (load             ) [ 000]
in_real_1_load_1    (load             ) [ 000]
in_real_2_load_1    (load             ) [ 000]
in_real_3_load_1    (load             ) [ 000]
in_real_4_load_1    (load             ) [ 000]
in_real_5_load_1    (load             ) [ 000]
in_real_6_load_1    (load             ) [ 000]
in_real_7_load_1    (load             ) [ 000]
tmp_7               (mux              ) [ 000]
in_imag_0_load_1    (load             ) [ 000]
in_imag_1_load_1    (load             ) [ 000]
in_imag_2_load_1    (load             ) [ 000]
in_imag_3_load_1    (load             ) [ 000]
in_imag_4_load_1    (load             ) [ 000]
in_imag_5_load_1    (load             ) [ 000]
in_imag_6_load_1    (load             ) [ 000]
in_imag_7_load_1    (load             ) [ 000]
tmp_8               (mux              ) [ 000]
store_ln274         (store            ) [ 000]
store_ln274         (store            ) [ 000]
br_ln274            (br               ) [ 000]
store_ln271         (store            ) [ 000]
br_ln271            (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="o2_in_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="o2_in_imag_V_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_imag_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o2_in_imag_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_imag_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o2_in_imag_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_imag_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="o2_in_imag_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o2_in_real_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_real_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="o2_in_real_V_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_real_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="o2_in_real_V_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_real_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="o1_in_imag_V_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_imag_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="o1_in_imag_V_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_imag_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="o1_in_imag_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_imag_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="o1_in_imag_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="o1_in_real_V_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_real_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o1_in_real_V_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_real_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="o1_in_real_V_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_real_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="o1_in_real_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in_real_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_0"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="in_real_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_1"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in_real_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_2"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="in_real_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_3"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="in_real_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_4"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="in_real_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_5"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="in_real_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_6"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="in_real_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_7"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="in_imag_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_0"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="in_imag_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_1"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="in_imag_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_2"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="in_imag_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_3"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="in_imag_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_4"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="in_imag_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_5"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="in_imag_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_6"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="in_imag_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_7"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="i_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_real_0_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_0_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="in_real_1_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="3" slack="0"/>
<pin id="125" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_1_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="in_real_2_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_2_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="in_real_3_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_3_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="in_real_4_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_4_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="in_real_5_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_5_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="in_real_6_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_6_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="in_real_7_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="3" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_7_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="in_imag_0_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_0_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="in_imag_1_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="3" slack="0"/>
<pin id="181" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_1_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="in_imag_2_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_2_addr/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="in_imag_3_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="3" slack="0"/>
<pin id="195" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_3_addr/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="in_imag_4_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_4_addr/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="in_imag_5_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="3" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_5_addr/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="in_imag_6_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_6_addr/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="in_imag_7_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_7_addr/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="0"/>
<pin id="231" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="232" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
<pin id="234" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_0_load/1 in_real_0_load_4/1 in_real_0_load_3/1 in_real_0_load_2/1 in_real_0_load_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="0"/>
<pin id="241" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="242" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="0"/>
<pin id="244" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_1_load/1 in_real_1_load_4/1 in_real_1_load_3/1 in_real_1_load_2/1 in_real_1_load_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="0"/>
<pin id="251" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="252" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="0"/>
<pin id="254" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_2_load/1 in_real_2_load_4/1 in_real_2_load_3/1 in_real_2_load_2/1 in_real_2_load_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="0"/>
<pin id="261" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="262" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="0"/>
<pin id="264" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_3_load/1 in_real_3_load_4/1 in_real_3_load_3/1 in_real_3_load_2/1 in_real_3_load_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="0"/>
<pin id="271" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="272" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="0"/>
<pin id="274" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_4_load/1 in_real_4_load_4/1 in_real_4_load_3/1 in_real_4_load_2/1 in_real_4_load_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="0"/>
<pin id="281" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="282" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
<pin id="284" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_5_load/1 in_real_5_load_4/1 in_real_5_load_3/1 in_real_5_load_2/1 in_real_5_load_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="0"/>
<pin id="291" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="292" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
<pin id="294" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_6_load/1 in_real_6_load_4/1 in_real_6_load_3/1 in_real_6_load_2/1 in_real_6_load_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="0"/>
<pin id="301" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="302" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
<pin id="304" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_7_load/1 in_real_7_load_4/1 in_real_7_load_3/1 in_real_7_load_2/1 in_real_7_load_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="0"/>
<pin id="311" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="312" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
<pin id="314" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_0_load/1 in_imag_0_load_4/1 in_imag_0_load_3/1 in_imag_0_load_2/1 in_imag_0_load_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="0"/>
<pin id="321" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="322" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
<pin id="324" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_1_load/1 in_imag_1_load_4/1 in_imag_1_load_3/1 in_imag_1_load_2/1 in_imag_1_load_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="0" slack="0"/>
<pin id="331" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="332" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
<pin id="334" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_2_load/1 in_imag_2_load_4/1 in_imag_2_load_3/1 in_imag_2_load_2/1 in_imag_2_load_1/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="0"/>
<pin id="341" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="342" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
<pin id="344" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_3_load/1 in_imag_3_load_4/1 in_imag_3_load_3/1 in_imag_3_load_2/1 in_imag_3_load_1/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="0" slack="0"/>
<pin id="351" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="352" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="0"/>
<pin id="354" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_4_load/1 in_imag_4_load_4/1 in_imag_4_load_3/1 in_imag_4_load_2/1 in_imag_4_load_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="0" slack="0"/>
<pin id="361" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="362" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="32" slack="0"/>
<pin id="364" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_5_load/1 in_imag_5_load_4/1 in_imag_5_load_3/1 in_imag_5_load_2/1 in_imag_5_load_1/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="0"/>
<pin id="371" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="372" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
<pin id="374" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_6_load/1 in_imag_6_load_4/1 in_imag_6_load_3/1 in_imag_6_load_2/1 in_imag_6_load_1/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="0" slack="0"/>
<pin id="381" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="382" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="32" slack="0"/>
<pin id="384" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_7_load/1 in_imag_7_load_4/1 in_imag_7_load_3/1 in_imag_7_load_2/1 in_imag_7_load_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="in_real_0_addr_1_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="3" slack="0"/>
<pin id="390" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_0_addr_1/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="in_real_1_addr_1_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="3" slack="0"/>
<pin id="397" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_1_addr_1/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="in_real_2_addr_1_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="3" slack="0"/>
<pin id="404" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_2_addr_1/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="in_real_3_addr_1_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="3" slack="0"/>
<pin id="411" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_3_addr_1/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="in_real_4_addr_1_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="3" slack="0"/>
<pin id="418" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_4_addr_1/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="in_real_5_addr_1_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="3" slack="0"/>
<pin id="425" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_5_addr_1/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="in_real_6_addr_1_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="3" slack="0"/>
<pin id="432" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_6_addr_1/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="in_real_7_addr_1_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="3" slack="0"/>
<pin id="439" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_7_addr_1/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="in_imag_0_addr_1_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="3" slack="0"/>
<pin id="446" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_0_addr_1/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="in_imag_1_addr_1_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="3" slack="0"/>
<pin id="453" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_1_addr_1/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="in_imag_2_addr_1_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="3" slack="0"/>
<pin id="460" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_2_addr_1/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="in_imag_3_addr_1_gep_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="3" slack="0"/>
<pin id="467" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_3_addr_1/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="in_imag_4_addr_1_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="3" slack="0"/>
<pin id="474" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_4_addr_1/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="in_imag_5_addr_1_gep_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="3" slack="0"/>
<pin id="481" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_5_addr_1/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="in_imag_6_addr_1_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="3" slack="0"/>
<pin id="488" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_6_addr_1/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="in_imag_7_addr_1_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="3" slack="0"/>
<pin id="495" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_7_addr_1/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="o1_in_real_V_addr_gep_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="2" slack="0"/>
<pin id="518" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_real_V_addr/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="o1_in_real_V_1_addr_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="2" slack="0"/>
<pin id="525" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_real_V_1_addr/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="o1_in_real_V_2_addr_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="2" slack="0"/>
<pin id="532" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_real_V_2_addr/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="o1_in_real_V_3_addr_gep_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="2" slack="0"/>
<pin id="539" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_real_V_3_addr/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="o1_in_imag_V_addr_gep_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="2" slack="0"/>
<pin id="546" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="o1_in_imag_V_1_addr_gep_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="0" index="2" bw="2" slack="0"/>
<pin id="553" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_imag_V_1_addr/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="o1_in_imag_V_2_addr_gep_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="2" slack="0"/>
<pin id="560" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_imag_V_2_addr/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="o1_in_imag_V_3_addr_gep_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="0" index="2" bw="2" slack="0"/>
<pin id="567" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_imag_V_3_addr/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="o2_in_imag_V_addr_gep_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="2" slack="0"/>
<pin id="574" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="o2_in_imag_V_1_addr_gep_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="2" slack="0"/>
<pin id="581" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_imag_V_1_addr/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="o2_in_imag_V_2_addr_gep_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="2" slack="0"/>
<pin id="588" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_imag_V_2_addr/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="o2_in_imag_V_3_addr_gep_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="2" slack="0"/>
<pin id="595" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_imag_V_3_addr/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln273_access_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln273_access_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="o2_in_real_V_2_addr_gep_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="2" slack="0"/>
<pin id="614" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_real_V_2_addr/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="store_ln274_access_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="2" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln274_access_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="store_ln273_access_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln273_access_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="2" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="639" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="o2_in_real_V_1_addr_gep_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="0" index="2" bw="2" slack="0"/>
<pin id="645" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_real_V_1_addr/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln274_access_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="652" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="store_ln274_access_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="658" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="store_ln273_access_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="2" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="0"/>
<pin id="663" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="664" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln273_access_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="670" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="o2_in_real_V_addr_gep_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="0" index="2" bw="2" slack="0"/>
<pin id="676" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_real_V_addr/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="store_ln274_access_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="683" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="store_ln274_access_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="689" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="store_ln273_access_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="2" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="695" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="store_ln273_access_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="701" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="o2_in_real_V_3_addr_gep_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="0" index="2" bw="2" slack="0"/>
<pin id="707" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_real_V_3_addr/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="store_ln274_access_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="2" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="714" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="store_ln274_access_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="2" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="720" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="0" index="2" bw="32" slack="0"/>
<pin id="726" dir="0" index="3" bw="32" slack="0"/>
<pin id="727" dir="0" index="4" bw="32" slack="0"/>
<pin id="728" dir="0" index="5" bw="32" slack="0"/>
<pin id="729" dir="0" index="6" bw="32" slack="0"/>
<pin id="730" dir="0" index="7" bw="32" slack="0"/>
<pin id="731" dir="0" index="8" bw="32" slack="0"/>
<pin id="732" dir="0" index="9" bw="3" slack="0"/>
<pin id="733" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 tmp_1/2 tmp_9/2 tmp_7/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="grp_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="0" index="2" bw="32" slack="0"/>
<pin id="751" dir="0" index="3" bw="32" slack="0"/>
<pin id="752" dir="0" index="4" bw="32" slack="0"/>
<pin id="753" dir="0" index="5" bw="32" slack="0"/>
<pin id="754" dir="0" index="6" bw="32" slack="0"/>
<pin id="755" dir="0" index="7" bw="32" slack="0"/>
<pin id="756" dir="0" index="8" bw="32" slack="0"/>
<pin id="757" dir="0" index="9" bw="3" slack="0"/>
<pin id="758" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 tmp_2/2 tmp_s/2 tmp_8/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="store_ln0_store_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="5" slack="0"/>
<pin id="775" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="777" class="1004" name="i_load_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="0"/>
<pin id="779" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="icmp_ln271_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="5" slack="0"/>
<pin id="782" dir="0" index="1" bw="5" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271/1 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln271_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="5" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln271/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="trunc_ln273_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="5" slack="0"/>
<pin id="794" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln273/1 "/>
</bind>
</comp>

<comp id="796" class="1004" name="shl_ln1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="0" index="2" bw="1" slack="0"/>
<pin id="800" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="804" class="1004" name="or_ln273_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="3" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln273/1 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln273_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="3" slack="0"/>
<pin id="812" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/1 "/>
</bind>
</comp>

<comp id="830" class="1004" name="trunc_ln273_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="2" slack="0"/>
<pin id="832" dir="0" index="1" bw="5" slack="0"/>
<pin id="833" dir="0" index="2" bw="3" slack="0"/>
<pin id="834" dir="0" index="3" bw="3" slack="0"/>
<pin id="835" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln273_1/1 "/>
</bind>
</comp>

<comp id="840" class="1004" name="or_ln274_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="3" slack="0"/>
<pin id="842" dir="0" index="1" bw="3" slack="0"/>
<pin id="843" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274/1 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln274_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="3" slack="0"/>
<pin id="848" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="trunc_ln271_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="1"/>
<pin id="868" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln271/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln273_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="0"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273_1/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="trunc_ln6_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="3" slack="0"/>
<pin id="891" dir="0" index="1" bw="5" slack="1"/>
<pin id="892" dir="0" index="2" bw="1" slack="0"/>
<pin id="893" dir="0" index="3" bw="3" slack="0"/>
<pin id="894" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/2 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_5_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="0"/>
<pin id="902" dir="0" index="1" bw="32" slack="0"/>
<pin id="903" dir="0" index="2" bw="32" slack="0"/>
<pin id="904" dir="0" index="3" bw="32" slack="0"/>
<pin id="905" dir="0" index="4" bw="32" slack="0"/>
<pin id="906" dir="0" index="5" bw="32" slack="0"/>
<pin id="907" dir="0" index="6" bw="32" slack="0"/>
<pin id="908" dir="0" index="7" bw="32" slack="0"/>
<pin id="909" dir="0" index="8" bw="32" slack="0"/>
<pin id="910" dir="0" index="9" bw="3" slack="0"/>
<pin id="911" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_6_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="0"/>
<pin id="929" dir="0" index="2" bw="32" slack="0"/>
<pin id="930" dir="0" index="3" bw="32" slack="0"/>
<pin id="931" dir="0" index="4" bw="32" slack="0"/>
<pin id="932" dir="0" index="5" bw="32" slack="0"/>
<pin id="933" dir="0" index="6" bw="32" slack="0"/>
<pin id="934" dir="0" index="7" bw="32" slack="0"/>
<pin id="935" dir="0" index="8" bw="32" slack="0"/>
<pin id="936" dir="0" index="9" bw="3" slack="0"/>
<pin id="937" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="952" class="1004" name="store_ln271_store_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="5" slack="1"/>
<pin id="954" dir="0" index="1" bw="5" slack="1"/>
<pin id="955" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln271/2 "/>
</bind>
</comp>

<comp id="956" class="1005" name="i_2_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="5" slack="0"/>
<pin id="958" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="963" class="1005" name="i_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="5" slack="1"/>
<pin id="965" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="972" class="1005" name="add_ln271_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="5" slack="1"/>
<pin id="974" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln271 "/>
</bind>
</comp>

<comp id="977" class="1005" name="in_real_0_addr_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="3" slack="1"/>
<pin id="979" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_0_addr "/>
</bind>
</comp>

<comp id="982" class="1005" name="in_real_1_addr_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="3" slack="1"/>
<pin id="984" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_1_addr "/>
</bind>
</comp>

<comp id="987" class="1005" name="in_real_2_addr_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="3" slack="1"/>
<pin id="989" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_2_addr "/>
</bind>
</comp>

<comp id="992" class="1005" name="in_real_3_addr_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="3" slack="1"/>
<pin id="994" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_3_addr "/>
</bind>
</comp>

<comp id="997" class="1005" name="in_real_4_addr_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="3" slack="1"/>
<pin id="999" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_4_addr "/>
</bind>
</comp>

<comp id="1002" class="1005" name="in_real_5_addr_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="3" slack="1"/>
<pin id="1004" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_5_addr "/>
</bind>
</comp>

<comp id="1007" class="1005" name="in_real_6_addr_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="3" slack="1"/>
<pin id="1009" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_6_addr "/>
</bind>
</comp>

<comp id="1012" class="1005" name="in_real_7_addr_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="3" slack="1"/>
<pin id="1014" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_7_addr "/>
</bind>
</comp>

<comp id="1017" class="1005" name="in_imag_0_addr_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="3" slack="1"/>
<pin id="1019" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_0_addr "/>
</bind>
</comp>

<comp id="1022" class="1005" name="in_imag_1_addr_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="3" slack="1"/>
<pin id="1024" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_1_addr "/>
</bind>
</comp>

<comp id="1027" class="1005" name="in_imag_2_addr_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="3" slack="1"/>
<pin id="1029" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_2_addr "/>
</bind>
</comp>

<comp id="1032" class="1005" name="in_imag_3_addr_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="3" slack="1"/>
<pin id="1034" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_3_addr "/>
</bind>
</comp>

<comp id="1037" class="1005" name="in_imag_4_addr_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="3" slack="1"/>
<pin id="1039" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_4_addr "/>
</bind>
</comp>

<comp id="1042" class="1005" name="in_imag_5_addr_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="3" slack="1"/>
<pin id="1044" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_5_addr "/>
</bind>
</comp>

<comp id="1047" class="1005" name="in_imag_6_addr_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="3" slack="1"/>
<pin id="1049" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_6_addr "/>
</bind>
</comp>

<comp id="1052" class="1005" name="in_imag_7_addr_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="3" slack="1"/>
<pin id="1054" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_7_addr "/>
</bind>
</comp>

<comp id="1057" class="1005" name="trunc_ln273_1_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="2" slack="1"/>
<pin id="1059" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln273_1 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="in_real_0_addr_1_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="3" slack="1"/>
<pin id="1063" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_0_addr_1 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="in_real_1_addr_1_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="3" slack="1"/>
<pin id="1068" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_1_addr_1 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="in_real_2_addr_1_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="3" slack="1"/>
<pin id="1073" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_2_addr_1 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="in_real_3_addr_1_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="3" slack="1"/>
<pin id="1078" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_3_addr_1 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="in_real_4_addr_1_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="3" slack="1"/>
<pin id="1083" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_4_addr_1 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="in_real_5_addr_1_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="3" slack="1"/>
<pin id="1088" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_5_addr_1 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="in_real_6_addr_1_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="3" slack="1"/>
<pin id="1093" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_6_addr_1 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="in_real_7_addr_1_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="3" slack="1"/>
<pin id="1098" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_real_7_addr_1 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="in_imag_0_addr_1_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="3" slack="1"/>
<pin id="1103" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_0_addr_1 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="in_imag_1_addr_1_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="3" slack="1"/>
<pin id="1108" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_1_addr_1 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="in_imag_2_addr_1_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="3" slack="1"/>
<pin id="1113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_2_addr_1 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="in_imag_3_addr_1_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="3" slack="1"/>
<pin id="1118" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_3_addr_1 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="in_imag_4_addr_1_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="3" slack="1"/>
<pin id="1123" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_4_addr_1 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="in_imag_5_addr_1_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="3" slack="1"/>
<pin id="1128" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_5_addr_1 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="in_imag_6_addr_1_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="3" slack="1"/>
<pin id="1133" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_6_addr_1 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="in_imag_7_addr_1_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="3" slack="1"/>
<pin id="1138" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_7_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="64" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="82" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="82" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="82" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="82" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="82" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="82" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="82" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="82" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="82" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="82" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="52" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="82" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="82" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="82" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="82" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="82" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="62" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="82" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="235"><net_src comp="114" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="245"><net_src comp="121" pin="3"/><net_sink comp="236" pin=2"/></net>

<net id="255"><net_src comp="128" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="265"><net_src comp="135" pin="3"/><net_sink comp="256" pin=2"/></net>

<net id="275"><net_src comp="142" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="285"><net_src comp="149" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="295"><net_src comp="156" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="305"><net_src comp="163" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="315"><net_src comp="170" pin="3"/><net_sink comp="306" pin=2"/></net>

<net id="325"><net_src comp="177" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="335"><net_src comp="184" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="345"><net_src comp="191" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="355"><net_src comp="198" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="365"><net_src comp="205" pin="3"/><net_sink comp="356" pin=2"/></net>

<net id="375"><net_src comp="212" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="385"><net_src comp="219" pin="3"/><net_sink comp="376" pin=2"/></net>

<net id="391"><net_src comp="32" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="82" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="82" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="36" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="82" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="38" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="82" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="82" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="42" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="82" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="82" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="440"><net_src comp="46" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="82" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="82" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="50" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="82" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="52" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="82" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="54" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="82" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="475"><net_src comp="56" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="82" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="482"><net_src comp="58" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="82" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="489"><net_src comp="60" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="82" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="62" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="82" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="386" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="499"><net_src comp="393" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="500"><net_src comp="400" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="501"><net_src comp="407" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="502"><net_src comp="414" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="503"><net_src comp="421" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="504"><net_src comp="428" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="505"><net_src comp="435" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="506"><net_src comp="442" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="507"><net_src comp="449" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="508"><net_src comp="456" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="509"><net_src comp="463" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="510"><net_src comp="470" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="511"><net_src comp="477" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="512"><net_src comp="484" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="513"><net_src comp="491" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="519"><net_src comp="30" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="82" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="526"><net_src comp="28" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="82" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="26" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="82" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="24" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="82" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="547"><net_src comp="22" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="82" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="554"><net_src comp="20" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="82" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="561"><net_src comp="18" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="82" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="16" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="82" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="575"><net_src comp="8" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="82" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="582"><net_src comp="6" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="82" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="589"><net_src comp="4" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="82" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="596"><net_src comp="2" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="82" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="603"><net_src comp="528" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="609"><net_src comp="556" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="615"><net_src comp="12" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="82" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="622"><net_src comp="610" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="628"><net_src comp="584" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="634"><net_src comp="521" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="640"><net_src comp="549" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="646"><net_src comp="14" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="82" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="653"><net_src comp="641" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="659"><net_src comp="577" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="665"><net_src comp="514" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="671"><net_src comp="542" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="677"><net_src comp="0" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="82" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="684"><net_src comp="672" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="690"><net_src comp="570" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="696"><net_src comp="535" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="702"><net_src comp="563" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="708"><net_src comp="10" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="82" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="715"><net_src comp="703" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="721"><net_src comp="591" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="734"><net_src comp="104" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="735"><net_src comp="226" pin="3"/><net_sink comp="722" pin=1"/></net>

<net id="736"><net_src comp="236" pin="3"/><net_sink comp="722" pin=2"/></net>

<net id="737"><net_src comp="246" pin="3"/><net_sink comp="722" pin=3"/></net>

<net id="738"><net_src comp="256" pin="3"/><net_sink comp="722" pin=4"/></net>

<net id="739"><net_src comp="266" pin="3"/><net_sink comp="722" pin=5"/></net>

<net id="740"><net_src comp="276" pin="3"/><net_sink comp="722" pin=6"/></net>

<net id="741"><net_src comp="286" pin="3"/><net_sink comp="722" pin=7"/></net>

<net id="742"><net_src comp="296" pin="3"/><net_sink comp="722" pin=8"/></net>

<net id="743"><net_src comp="722" pin="10"/><net_sink comp="617" pin=1"/></net>

<net id="744"><net_src comp="722" pin="10"/><net_sink comp="648" pin=1"/></net>

<net id="745"><net_src comp="722" pin="10"/><net_sink comp="679" pin=1"/></net>

<net id="746"><net_src comp="722" pin="10"/><net_sink comp="710" pin=1"/></net>

<net id="759"><net_src comp="104" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="760"><net_src comp="306" pin="3"/><net_sink comp="747" pin=1"/></net>

<net id="761"><net_src comp="316" pin="3"/><net_sink comp="747" pin=2"/></net>

<net id="762"><net_src comp="326" pin="3"/><net_sink comp="747" pin=3"/></net>

<net id="763"><net_src comp="336" pin="3"/><net_sink comp="747" pin=4"/></net>

<net id="764"><net_src comp="346" pin="3"/><net_sink comp="747" pin=5"/></net>

<net id="765"><net_src comp="356" pin="3"/><net_sink comp="747" pin=6"/></net>

<net id="766"><net_src comp="366" pin="3"/><net_sink comp="747" pin=7"/></net>

<net id="767"><net_src comp="376" pin="3"/><net_sink comp="747" pin=8"/></net>

<net id="768"><net_src comp="747" pin="10"/><net_sink comp="623" pin=1"/></net>

<net id="769"><net_src comp="747" pin="10"/><net_sink comp="654" pin=1"/></net>

<net id="770"><net_src comp="747" pin="10"/><net_sink comp="685" pin=1"/></net>

<net id="771"><net_src comp="747" pin="10"/><net_sink comp="716" pin=1"/></net>

<net id="776"><net_src comp="66" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="784"><net_src comp="777" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="68" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="777" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="74" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="795"><net_src comp="777" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="76" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="792" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="78" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="808"><net_src comp="796" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="80" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="804" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="816"><net_src comp="810" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="817"><net_src comp="810" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="818"><net_src comp="810" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="819"><net_src comp="810" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="820"><net_src comp="810" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="821"><net_src comp="810" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="822"><net_src comp="810" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="823"><net_src comp="810" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="824"><net_src comp="810" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="825"><net_src comp="810" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="826"><net_src comp="810" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="827"><net_src comp="810" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="828"><net_src comp="810" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="829"><net_src comp="810" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="836"><net_src comp="84" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="777" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="838"><net_src comp="86" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="839"><net_src comp="88" pin="0"/><net_sink comp="830" pin=3"/></net>

<net id="844"><net_src comp="796" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="90" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="840" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="852"><net_src comp="846" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="853"><net_src comp="846" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="854"><net_src comp="846" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="855"><net_src comp="846" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="856"><net_src comp="846" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="857"><net_src comp="846" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="858"><net_src comp="846" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="859"><net_src comp="846" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="860"><net_src comp="846" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="861"><net_src comp="846" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="862"><net_src comp="846" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="863"><net_src comp="846" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="864"><net_src comp="846" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="865"><net_src comp="846" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="876"><net_src comp="869" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="877"><net_src comp="869" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="878"><net_src comp="869" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="879"><net_src comp="869" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="880"><net_src comp="869" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="881"><net_src comp="869" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="882"><net_src comp="869" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="883"><net_src comp="869" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="884"><net_src comp="869" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="885"><net_src comp="869" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="886"><net_src comp="869" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="887"><net_src comp="869" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="888"><net_src comp="869" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="895"><net_src comp="102" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="64" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="897"><net_src comp="88" pin="0"/><net_sink comp="889" pin=3"/></net>

<net id="898"><net_src comp="889" pin="4"/><net_sink comp="722" pin=9"/></net>

<net id="899"><net_src comp="889" pin="4"/><net_sink comp="747" pin=9"/></net>

<net id="912"><net_src comp="104" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="913"><net_src comp="226" pin="7"/><net_sink comp="900" pin=1"/></net>

<net id="914"><net_src comp="236" pin="7"/><net_sink comp="900" pin=2"/></net>

<net id="915"><net_src comp="246" pin="7"/><net_sink comp="900" pin=3"/></net>

<net id="916"><net_src comp="256" pin="7"/><net_sink comp="900" pin=4"/></net>

<net id="917"><net_src comp="266" pin="7"/><net_sink comp="900" pin=5"/></net>

<net id="918"><net_src comp="276" pin="7"/><net_sink comp="900" pin=6"/></net>

<net id="919"><net_src comp="286" pin="7"/><net_sink comp="900" pin=7"/></net>

<net id="920"><net_src comp="296" pin="7"/><net_sink comp="900" pin=8"/></net>

<net id="921"><net_src comp="889" pin="4"/><net_sink comp="900" pin=9"/></net>

<net id="922"><net_src comp="900" pin="10"/><net_sink comp="598" pin=1"/></net>

<net id="923"><net_src comp="900" pin="10"/><net_sink comp="629" pin=1"/></net>

<net id="924"><net_src comp="900" pin="10"/><net_sink comp="660" pin=1"/></net>

<net id="925"><net_src comp="900" pin="10"/><net_sink comp="691" pin=1"/></net>

<net id="938"><net_src comp="104" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="939"><net_src comp="306" pin="7"/><net_sink comp="926" pin=1"/></net>

<net id="940"><net_src comp="316" pin="7"/><net_sink comp="926" pin=2"/></net>

<net id="941"><net_src comp="326" pin="7"/><net_sink comp="926" pin=3"/></net>

<net id="942"><net_src comp="336" pin="7"/><net_sink comp="926" pin=4"/></net>

<net id="943"><net_src comp="346" pin="7"/><net_sink comp="926" pin=5"/></net>

<net id="944"><net_src comp="356" pin="7"/><net_sink comp="926" pin=6"/></net>

<net id="945"><net_src comp="366" pin="7"/><net_sink comp="926" pin=7"/></net>

<net id="946"><net_src comp="376" pin="7"/><net_sink comp="926" pin=8"/></net>

<net id="947"><net_src comp="889" pin="4"/><net_sink comp="926" pin=9"/></net>

<net id="948"><net_src comp="926" pin="10"/><net_sink comp="604" pin=1"/></net>

<net id="949"><net_src comp="926" pin="10"/><net_sink comp="635" pin=1"/></net>

<net id="950"><net_src comp="926" pin="10"/><net_sink comp="666" pin=1"/></net>

<net id="951"><net_src comp="926" pin="10"/><net_sink comp="697" pin=1"/></net>

<net id="959"><net_src comp="110" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="962"><net_src comp="956" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="966"><net_src comp="777" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="975"><net_src comp="786" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="980"><net_src comp="114" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="985"><net_src comp="121" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="990"><net_src comp="128" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="995"><net_src comp="135" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1000"><net_src comp="142" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1005"><net_src comp="149" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1010"><net_src comp="156" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1015"><net_src comp="163" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1020"><net_src comp="170" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1025"><net_src comp="177" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1030"><net_src comp="184" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1035"><net_src comp="191" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1040"><net_src comp="198" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1045"><net_src comp="205" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1050"><net_src comp="212" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1055"><net_src comp="219" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1060"><net_src comp="830" pin="4"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="386" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1069"><net_src comp="393" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1074"><net_src comp="400" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1079"><net_src comp="407" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1084"><net_src comp="414" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1089"><net_src comp="421" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1094"><net_src comp="428" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1099"><net_src comp="435" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1104"><net_src comp="442" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1109"><net_src comp="449" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1114"><net_src comp="456" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1119"><net_src comp="463" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1124"><net_src comp="470" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1129"><net_src comp="477" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1134"><net_src comp="484" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1139"><net_src comp="491" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="376" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o2_in_real_V | {2 }
	Port: o2_in_imag_V_3 | {2 }
	Port: o2_in_imag_V_2 | {2 }
	Port: o2_in_imag_V_1 | {2 }
	Port: o2_in_imag_V | {2 }
	Port: o2_in_real_V_3 | {2 }
	Port: o2_in_real_V_2 | {2 }
	Port: o2_in_real_V_1 | {2 }
	Port: o1_in_imag_V_3 | {2 }
	Port: o1_in_imag_V_2 | {2 }
	Port: o1_in_imag_V_1 | {2 }
	Port: o1_in_imag_V | {2 }
	Port: o1_in_real_V_3 | {2 }
	Port: o1_in_real_V_2 | {2 }
	Port: o1_in_real_V_1 | {2 }
	Port: o1_in_real_V | {2 }
 - Input state : 
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_real_0 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_real_1 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_real_2 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_real_3 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_real_4 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_real_5 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_real_6 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_real_7 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_imag_0 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_imag_1 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_imag_2 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_imag_3 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_imag_4 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_imag_5 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_imag_6 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_271_2 : in_imag_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln271 : 2
		add_ln271 : 2
		br_ln271 : 3
		trunc_ln273 : 2
		shl_ln1 : 3
		or_ln273 : 4
		zext_ln273 : 4
		in_real_0_addr : 5
		in_real_1_addr : 5
		in_real_2_addr : 5
		in_real_3_addr : 5
		in_real_4_addr : 5
		in_real_5_addr : 5
		in_real_6_addr : 5
		in_real_7_addr : 5
		in_imag_0_addr : 5
		in_imag_1_addr : 5
		in_imag_2_addr : 5
		in_imag_3_addr : 5
		in_imag_4_addr : 5
		in_imag_5_addr : 5
		in_imag_6_addr : 5
		in_imag_7_addr : 5
		in_real_0_load : 6
		in_real_1_load : 6
		in_real_2_load : 6
		in_real_3_load : 6
		in_real_4_load : 6
		in_real_5_load : 6
		in_real_6_load : 6
		in_real_7_load : 6
		in_imag_0_load : 6
		in_imag_1_load : 6
		in_imag_2_load : 6
		in_imag_3_load : 6
		in_imag_4_load : 6
		in_imag_5_load : 6
		in_imag_6_load : 6
		in_imag_7_load : 6
		trunc_ln273_1 : 2
		or_ln274 : 4
		zext_ln274 : 4
		in_real_0_addr_1 : 5
		in_real_1_addr_1 : 5
		in_real_2_addr_1 : 5
		in_real_3_addr_1 : 5
		in_real_4_addr_1 : 5
		in_real_5_addr_1 : 5
		in_real_6_addr_1 : 5
		in_real_7_addr_1 : 5
		in_imag_0_addr_1 : 5
		in_imag_1_addr_1 : 5
		in_imag_2_addr_1 : 5
		in_imag_3_addr_1 : 5
		in_imag_4_addr_1 : 5
		in_imag_5_addr_1 : 5
		in_imag_6_addr_1 : 5
		in_imag_7_addr_1 : 5
		in_real_0_load_4 : 6
		in_real_1_load_4 : 6
		in_real_2_load_4 : 6
		in_real_3_load_4 : 6
		in_real_4_load_4 : 6
		in_real_5_load_4 : 6
		in_real_6_load_4 : 6
		in_real_7_load_4 : 6
		in_imag_0_load_4 : 6
		in_imag_1_load_4 : 6
		in_imag_2_load_4 : 6
		in_imag_3_load_4 : 6
		in_imag_4_load_4 : 6
		in_imag_5_load_4 : 6
		in_imag_6_load_4 : 6
		in_imag_7_load_4 : 6
		in_real_0_load_3 : 6
		in_real_1_load_3 : 6
		in_real_2_load_3 : 6
		in_real_3_load_3 : 6
		in_real_4_load_3 : 6
		in_real_5_load_3 : 6
		in_real_6_load_3 : 6
		in_real_7_load_3 : 6
		in_imag_0_load_3 : 6
		in_imag_1_load_3 : 6
		in_imag_2_load_3 : 6
		in_imag_3_load_3 : 6
		in_imag_4_load_3 : 6
		in_imag_5_load_3 : 6
		in_imag_6_load_3 : 6
		in_imag_7_load_3 : 6
		in_real_0_load_2 : 6
		in_real_1_load_2 : 6
		in_real_2_load_2 : 6
		in_real_3_load_2 : 6
		in_real_4_load_2 : 6
		in_real_5_load_2 : 6
		in_real_6_load_2 : 6
		in_real_7_load_2 : 6
		in_imag_0_load_2 : 6
		in_imag_1_load_2 : 6
		in_imag_2_load_2 : 6
		in_imag_3_load_2 : 6
		in_imag_4_load_2 : 6
		in_imag_5_load_2 : 6
		in_imag_6_load_2 : 6
		in_imag_7_load_2 : 6
		in_real_0_load_1 : 6
		in_real_1_load_1 : 6
		in_real_2_load_1 : 6
		in_real_3_load_1 : 6
		in_real_4_load_1 : 6
		in_real_5_load_1 : 6
		in_real_6_load_1 : 6
		in_real_7_load_1 : 6
		in_imag_0_load_1 : 6
		in_imag_1_load_1 : 6
		in_imag_2_load_1 : 6
		in_imag_3_load_1 : 6
		in_imag_4_load_1 : 6
		in_imag_5_load_1 : 6
		in_imag_6_load_1 : 6
		in_imag_7_load_1 : 6
	State 2
		zext_ln273_1 : 1
		o1_in_real_V_addr : 2
		o1_in_real_V_1_addr : 2
		o1_in_real_V_2_addr : 2
		o1_in_real_V_3_addr : 2
		o1_in_imag_V_addr : 2
		o1_in_imag_V_1_addr : 2
		o1_in_imag_V_2_addr : 2
		o1_in_imag_V_3_addr : 2
		tmp_5 : 1
		tmp_6 : 1
		o2_in_imag_V_addr : 2
		o2_in_imag_V_1_addr : 2
		o2_in_imag_V_2_addr : 2
		o2_in_imag_V_3_addr : 2
		store_ln273 : 3
		store_ln273 : 3
		o2_in_real_V_2_addr : 2
		tmp_3 : 1
		tmp_4 : 1
		store_ln274 : 3
		store_ln274 : 3
		store_ln273 : 3
		store_ln273 : 3
		o2_in_real_V_1_addr : 2
		tmp_1 : 1
		tmp_2 : 1
		store_ln274 : 3
		store_ln274 : 3
		store_ln273 : 3
		store_ln273 : 3
		o2_in_real_V_addr : 2
		tmp_9 : 1
		tmp_s : 1
		store_ln274 : 3
		store_ln274 : 3
		store_ln273 : 3
		store_ln273 : 3
		o2_in_real_V_3_addr : 2
		tmp_7 : 1
		tmp_8 : 1
		store_ln274 : 3
		store_ln274 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      grp_fu_722      |    0    |    42   |
|    mux   |      grp_fu_747      |    0    |    42   |
|          |     tmp_5_fu_900     |    0    |    42   |
|          |     tmp_6_fu_926     |    0    |    42   |
|----------|----------------------|---------|---------|
|    add   |   add_ln271_fu_786   |    0    |    13   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln271_fu_780  |    0    |    9    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln273_fu_792  |    0    |    0    |
|          |  trunc_ln271_fu_866  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|    shl_ln1_fu_796    |    0    |    0    |
|----------|----------------------|---------|---------|
|    or    |    or_ln273_fu_804   |    0    |    0    |
|          |    or_ln274_fu_840   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln273_fu_810  |    0    |    0    |
|   zext   |   zext_ln274_fu_846  |    0    |    0    |
|          |  zext_ln273_1_fu_869 |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect| trunc_ln273_1_fu_830 |    0    |    0    |
|          |   trunc_ln6_fu_889   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   190   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln271_reg_972    |    5   |
|       i_2_reg_956       |    5   |
|        i_reg_963        |    5   |
|in_imag_0_addr_1_reg_1101|    3   |
| in_imag_0_addr_reg_1017 |    3   |
|in_imag_1_addr_1_reg_1106|    3   |
| in_imag_1_addr_reg_1022 |    3   |
|in_imag_2_addr_1_reg_1111|    3   |
| in_imag_2_addr_reg_1027 |    3   |
|in_imag_3_addr_1_reg_1116|    3   |
| in_imag_3_addr_reg_1032 |    3   |
|in_imag_4_addr_1_reg_1121|    3   |
| in_imag_4_addr_reg_1037 |    3   |
|in_imag_5_addr_1_reg_1126|    3   |
| in_imag_5_addr_reg_1042 |    3   |
|in_imag_6_addr_1_reg_1131|    3   |
| in_imag_6_addr_reg_1047 |    3   |
|in_imag_7_addr_1_reg_1136|    3   |
| in_imag_7_addr_reg_1052 |    3   |
|in_real_0_addr_1_reg_1061|    3   |
|  in_real_0_addr_reg_977 |    3   |
|in_real_1_addr_1_reg_1066|    3   |
|  in_real_1_addr_reg_982 |    3   |
|in_real_2_addr_1_reg_1071|    3   |
|  in_real_2_addr_reg_987 |    3   |
|in_real_3_addr_1_reg_1076|    3   |
|  in_real_3_addr_reg_992 |    3   |
|in_real_4_addr_1_reg_1081|    3   |
|  in_real_4_addr_reg_997 |    3   |
|in_real_5_addr_1_reg_1086|    3   |
| in_real_5_addr_reg_1002 |    3   |
|in_real_6_addr_1_reg_1091|    3   |
| in_real_6_addr_reg_1007 |    3   |
|in_real_7_addr_1_reg_1096|    3   |
| in_real_7_addr_reg_1012 |    3   |
|  trunc_ln273_1_reg_1057 |    2   |
+-------------------------+--------+
|          Total          |   113  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_226 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_226 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_236 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_246 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_246 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_256 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_256 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_266 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_266 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_276 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_276 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_286 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_286 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_296 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_296 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_306 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_306 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_316 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_316 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_326 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_326 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_336 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_336 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_346 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_346 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_356 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_356 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_366 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_366 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_376 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_376 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  50.816 ||   288   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   190  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   50   |    -   |   288  |
|  Register |    -   |   113  |    -   |
+-----------+--------+--------+--------+
|   Total   |   50   |   113  |   478  |
+-----------+--------+--------+--------+
