

================================================================
== Vitis HLS Report for 'fully_connected_Pipeline_VITIS_LOOP_58_2'
================================================================
* Date:           Tue Nov 26 16:15:30 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1215|     1215|  12.150 us|  12.150 us|  1215|  1215|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_2  |     1213|     1213|        17|          3|          1|   400|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 3, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1"   --->   Operation 20 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 21 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln57_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln57"   --->   Operation 22 'read' 'zext_ln57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln56_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln56"   --->   Operation 23 'read' 'sext_ln56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln56_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln56"   --->   Operation 24 'read' 'zext_ln56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sum_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum"   --->   Operation 25 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln57_cast = zext i16 %zext_ln57_read"   --->   Operation 26 'zext' 'zext_ln57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln56_cast = sext i62 %sext_ln56_read"   --->   Operation 27 'sext' 'sext_ln56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln56_cast = zext i7 %zext_ln56_read"   --->   Operation 28 'zext' 'zext_ln56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_24, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.40ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 31 [1/1] (0.40ns)   --->   "%store_ln0 = store i32 %sum_read, i32 %sum_1"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_1 = load i9 %j" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 33 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln56_cast" [lenet_proj/lenet_support_1.cpp:61]   --->   Operation 34 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.71ns)   --->   "%icmp_ln58 = icmp_eq  i9 %j_1, i9 400" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 36 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "%add_ln58 = add i9 %j_1, i9 1" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 38 'add' 'add_ln58' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.inc.split, void %for.inc13.exitStub" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 39 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%j_cast = zext i9 %j_1" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 40 'zext' 'j_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59 = add i63 %j_cast, i63 %sext_ln56_cast" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 41 'add' 'add_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln59_1 = add i63 %add_ln59, i63 %zext_ln57_cast" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 42 'add' 'add_ln59_1' <Predicate = (!icmp_ln58)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i63 %add_ln59_1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 43 'sext' 'sext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln59" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 44 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.71ns)   --->   "%ifzero = icmp_eq  i9 %add_ln58, i9 400" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 45 'icmp' 'ifzero' <Predicate = (!icmp_ln58)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %ifzero, void %ifFalse, void %ifTrue" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 46 'br' 'br_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.40ns)   --->   "%store_ln58 = store i9 %add_ln58, i9 %j" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 47 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 48 [8/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 48 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 49 [7/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 49 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 50 [6/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 50 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 51 [5/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 51 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [4/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 52 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 53 [3/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 53 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 54 [2/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 54 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [1/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 55 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%j_cast3 = zext i9 %j_1" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 56 'zext' 'j_cast3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %j_cast3" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 57 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [2/2] (1.09ns)   --->   "%input_load = load i9 %input_addr" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 58 'load' 'input_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 59 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 59 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.18>
ST_11 : Operation 60 [1/2] (1.09ns)   --->   "%input_load = load i9 %input_addr" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 60 'load' 'input_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %gmem_addr_read" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 61 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_11 : [1/1] (0.79ns)   --->   Input mux for Operation 62 '%mul9 = fmul i32 %input_load, i32 %bitcast_ln59'
ST_11 : Operation 62 [3/3] (5.28ns)   --->   "%mul9 = fmul i32 %input_load, i32 %bitcast_ln59" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 62 'fmul' 'mul9' <Predicate = true> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.08>
ST_12 : Operation 63 [2/3] (6.08ns)   --->   "%mul9 = fmul i32 %input_load, i32 %bitcast_ln59" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 63 'fmul' 'mul9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.08>
ST_13 : Operation 64 [1/3] (6.08ns)   --->   "%mul9 = fmul i32 %input_load, i32 %bitcast_ln59" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 64 'fmul' 'mul9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.71>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%sum_1_load = load i32 %sum_1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 65 'load' 'sum_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 66 '%sum_2 = fadd i32 %sum_1_load, i32 %mul9'
ST_14 : Operation 66 [4/4] (4.91ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul9" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 66 'fadd' 'sum_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.71>
ST_15 : Operation 67 [3/4] (5.71ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul9" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 67 'fadd' 'sum_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.71>
ST_16 : Operation 68 [2/4] (5.71ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul9" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 68 'fadd' 'sum_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.81>
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 69 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 70 [1/4] (5.71ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul9" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 70 'fadd' 'sum_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 71 [1/1] (1.09ns)   --->   "%store_ln61 = store i32 %sum_2, i7 %output_addr" [lenet_proj/lenet_support_1.cpp:61]   --->   Operation 71 'store' 'store_ln61' <Predicate = (ifzero)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_17 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 72 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_17 : Operation 73 [1/1] (0.40ns)   --->   "%store_ln59 = store i32 %sum_2, i32 %sum_1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 73 'store' 'store_ln59' <Predicate = true> <Delay = 0.40>
ST_17 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.438ns
The critical path consists of the following:
	'alloca' operation ('j') [9]  (0.000 ns)
	'load' operation ('j', lenet_proj/lenet_support_1.cpp:58) on local variable 'j' [22]  (0.000 ns)
	'add' operation ('add_ln58', lenet_proj/lenet_support_1.cpp:58) [27]  (0.719 ns)
	'icmp' operation ('ifzero', lenet_proj/lenet_support_1.cpp:58) [45]  (0.719 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', lenet_proj/lenet_support_1.cpp:59) on port 'gmem' (lenet_proj/lenet_support_1.cpp:59) [40]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', lenet_proj/lenet_support_1.cpp:59) on port 'gmem' (lenet_proj/lenet_support_1.cpp:59) [40]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', lenet_proj/lenet_support_1.cpp:59) on port 'gmem' (lenet_proj/lenet_support_1.cpp:59) [40]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', lenet_proj/lenet_support_1.cpp:59) on port 'gmem' (lenet_proj/lenet_support_1.cpp:59) [40]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', lenet_proj/lenet_support_1.cpp:59) on port 'gmem' (lenet_proj/lenet_support_1.cpp:59) [40]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', lenet_proj/lenet_support_1.cpp:59) on port 'gmem' (lenet_proj/lenet_support_1.cpp:59) [40]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', lenet_proj/lenet_support_1.cpp:59) on port 'gmem' (lenet_proj/lenet_support_1.cpp:59) [40]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', lenet_proj/lenet_support_1.cpp:59) on port 'gmem' (lenet_proj/lenet_support_1.cpp:59) [40]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', lenet_proj/lenet_support_1.cpp:59) on port 'gmem' (lenet_proj/lenet_support_1.cpp:59) [41]  (7.300 ns)

 <State 11>: 7.186ns
The critical path consists of the following:
	'load' operation ('input_load', lenet_proj/lenet_support_1.cpp:59) on array 'input_r' [35]  (1.099 ns)
	multiplexor before operation 'fmul' with delay (0.798 ns)
'fmul' operation ('mul9', lenet_proj/lenet_support_1.cpp:59) [43]  (5.289 ns)

 <State 12>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul9', lenet_proj/lenet_support_1.cpp:59) [43]  (6.087 ns)

 <State 13>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul9', lenet_proj/lenet_support_1.cpp:59) [43]  (6.087 ns)

 <State 14>: 5.714ns
The critical path consists of the following:
	'load' operation ('sum_1_load', lenet_proj/lenet_support_1.cpp:59) on local variable 'sum' [30]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum', lenet_proj/lenet_support_1.cpp:59) [44]  (4.915 ns)

 <State 15>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_proj/lenet_support_1.cpp:59) [44]  (5.714 ns)

 <State 16>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_proj/lenet_support_1.cpp:59) [44]  (5.714 ns)

 <State 17>: 6.813ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_proj/lenet_support_1.cpp:59) [44]  (5.714 ns)
	'store' operation ('store_ln61', lenet_proj/lenet_support_1.cpp:61) of variable 'sum', lenet_proj/lenet_support_1.cpp:59 on array 'output_r' [48]  (1.099 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
