
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 17.32 seconds, memory usage 1904084kB, peak memory usage 1969620kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'ntt_flat' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Moving session transcript to file "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/catapult.log"
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.05 seconds, memory usage 1314772kB, peak memory usage 1314772kB (SOL-9)
# Error: Compilation aborted (CIN-5)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp (CIN-69)
option set Input/CppStandard c++11
option set Input/TargetPlatform x86_64
go compile
c++11
solution file add ./flat_md/directives.tcl -exclude true
# Error: go analyze: Failed analyze
/INPUTFILES/7
/INPUTFILES/2
solution file add ./flat_md/src/main.cpp -exclude true
solution file add ./flat_md/src/utils.cpp -exclude true
solution file add ./flat_md/src/ntt.cpp
/INPUTFILES/1
solution file add ./flat_md/include/ntt.h -exclude true
solution file add ./flat_md/include/config.h
/INPUTFILES/5
solution file add ./flat_md/include/utils.h -exclude true
/INPUTFILES/3
/INPUTFILES/4
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go analyze
/INPUTFILES/6
solution file set /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp -exclude false
solution file set /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h -exclude false

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 92, Real ops = 40, Vars = 28 (SOL-21)
# Info: Completed transformation 'compile' on solution 'ntt_flat.v1': elapsed time 7.12 seconds, memory usage 1969620kB, peak memory usage 1969620kB (SOL-9)
Design 'ntt_flat' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'ntt_flat.v1' (SOL-8)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
INOUT port 'vec' is only used as an input. (OPT-10)
Optimizing block '/ntt_flat' ... (CIN-4)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator<=<20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Synthesizing routine 'ntt_flat' (CIN-13)
Found top design routine 'ntt_flat' specified by directive (CIN-52)
Inlining routine 'operator<<20, false>' (CIN-14)
Inlining routine 'ntt_flat' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Loop '/ntt_flat/core/STAGE_LOOP' iterated at most 12 times. (LOOP-2)
Loop '/ntt_flat/core/INNER_LOOP' iterated at most 2048 times. (LOOP-2)
Loop '/ntt_flat/core/for' iterated at most 4096 times. (LOOP-2)
# Info: CDesignChecker Shell script written to '/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/Catapult_1/ntt_flat.v1/CDesignChecker/design_checker.sh'

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 92, Real ops = 40, Vars = 28 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'ntt_flat.v1': elapsed time 0.76 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
solution library add Xilinx_RAMS
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1761-2
# Info: Starting transformation 'libraries' on solution 'ntt_flat.v1' (SOL-8)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
go libraries
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 92, Real ops = 40, Vars = 28 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'ntt_flat.v1': elapsed time 0.14 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'ntt_flat.v1' (SOL-8)
go assembly
/CLOCKS {clk {-CLOCK_PERIOD 6.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 6.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 104, Real ops = 40, Vars = 34 (SOL-21)
# Info: Completed transformation 'loops' on solution 'ntt_flat.v1': elapsed time 0.05 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
Loop '/ntt_flat/core/main' is left rolled. (LOOP-4)
Loop '/ntt_flat/core/STAGE_LOOP' is left rolled. (LOOP-4)
/ntt_flat/core/for/PIPELINE_INIT_INTERVAL 1
# Info: Starting transformation 'loops' on solution 'ntt_flat.v1' (SOL-8)
directive set /ntt_flat/core/for -PIPELINE_INIT_INTERVAL 1
go architect
/ntt_flat/core/INNER_LOOP/PIPELINE_INIT_INTERVAL 3
Loop '/ntt_flat/core/INNER_LOOP' is left rolled. (LOOP-4)
directive set /ntt_flat/core/INNER_LOOP -PIPELINE_INIT_INTERVAL 3
Loop '/ntt_flat/core/for' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 104, Real ops = 40, Vars = 34 (SOL-21)
# Info: Completed transformation 'memories' on solution 'ntt_flat.v1': elapsed time 0.33 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
Memory Resource '/ntt_flat/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 32). (MEM-4)
# Info: Starting transformation 'memories' on solution 'ntt_flat.v1' (SOL-8)
Memory Resource '/ntt_flat/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 32). (MEM-4)
I/O-Port Resource '/ntt_flat/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/ntt_flat/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 32). (MEM-4)
I/O-Port Resource '/ntt_flat/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/ntt_flat/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 53248 x 32). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 104, Real ops = 40, Vars = 34 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'ntt_flat.v1': elapsed time 0.04 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'ntt_flat.v1' (SOL-8)
# Info: Completed transformation 'architect' on solution 'ntt_flat.v1': elapsed time 1.06 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 140, Real ops = 43, Vars = 44 (SOL-21)
Design 'ntt_flat' contains '43' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'ntt_flat.v1' (SOL-8)

# Messages from "go allocate"

   with output variable "modulo_add:base.sva" (SCHD-6)
Netlist written to file 'schedule.gnt' (NET-4)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)" (SCHD-6)
   with input delay 0.50 (SCHD-6)
   from operation MEMORYREAD "butterFly:f1:read_mem(result:rsc.@)" with delay  2.4 (SCHD-6)
 ntt.cpp(63,19,12): chained data dependency at time 75cy+5.336 (SCHD-6)
   from operation NOT NOT "butterFly:not" (SCHD-6)
   from operation MEMORYWRITE "butterFly:write_mem(result:rsc.@)" with delay  0.1 (SCHD-6)
 ntt.cpp(12,38,4): chained data dependency at time 76cy+3.765 (SCHD-6)
 ntt.cpp(65,4,14): chained data dependency at time 77cy+5.336 (SCHD-6)
   from operation ACCU "butterFly:acc#1" with delay  1.365 (SCHD-6)
   with output variable "result:rsc.@" (SCHD-6)
 ntt.cpp(65,35,1): chained data dependency at time 76cy+2.4 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,16,32,53248,53248,32,1)" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,16,32,53248,53248,32,1)" (SCHD-6)
   from operation MEMORYWRITE "butterFly:write_mem(result:rsc.@)#1" with delay  0.1 (SCHD-6)
   with input delay 0.50 (SCHD-6)
   with output variable "result:rsc.@" (SCHD-6)
   with output variable "butterFly:f1.sva" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,16,32,53248,53248,32,1)" (SCHD-6)
 ntt.cpp(66,4,14): chained feedback data dependency with delay of 0.75 at time 77cy+5.336 (SCHD-6)
   with input delay 0.50 (SCHD-6)
# Error:   MEMORYREAD "butterFly:f1:read_mem(result:rsc.@)" ntt.cpp(63,19,12) (BASIC-25)
# Error:   MEMORYWRITE "butterFly:write_mem(result:rsc.@)#1" ntt.cpp(66,4,14) (BASIC-25)
 ntt.cpp(13,0,0): chained data dependency with delay of 1.18872 at time 76cy+5.145 (SCHD-6)
# Error:   MEMORYWRITE "butterFly:write_mem(result:rsc.@)" ntt.cpp(65,4,14) (BASIC-25)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Info: Starting transformation 'allocate' on solution 'ntt_flat.v1' (SOL-8)
 ntt.cpp(13,13,1): chained data dependency at time 76cy+3.765 (SCHD-6)
go allocate
   with output variable "modulo_add:slc()(32).svs" (SCHD-6)
Performing concurrent resource allocation and scheduling on '/ntt_flat/core' (CRAAS-1)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(33,0,32,0,33)" (SCHD-6)
   from operation ACCU "modulo_add:acc#1" with delay  1.38 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)" (SCHD-6)
   from operation MUX "modulo_add:mux" with delay  0.08 (SCHD-6)
   from operation READSLICE READSLICE "modulo_add:slc()(32)" (SCHD-6)
 ntt.cpp(13,13,1): chained data dependency at time 76cy+5.145 (SCHD-6)
