<profile>

<section name = "Vitis HLS Report for 'SneakySnake_bit'" level="0">
<item name = "Date">Fri May  9 17:46:17 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">SneakySnake_bit</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">11.00 ns, 8.806 ns, 1.32 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">172, 172, 1.892 us, 1.892 us, 132, 132, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="NeighborhoodMap_bit_U0">NeighborhoodMap_bit, 131, 131, 1.441 us, 1.441 us, 131, 131, no</column>
<column name="Loop_VITIS_LOOP_707_1_proc_U0">Loop_VITIS_LOOP_707_1_proc, 39, 39, 0.429 us, 0.429 us, 38, 38, loop auto-rewind stp (delay=2 clock cycles(s))</column>
<column name="Block_entry_proc_proc_U0">Block_entry_proc_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">-, -, 2868, 1495, -</column>
<column name="Instance">0, -, 5417, 16073, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 9, -</column>
<column name="Register">-, -, 4, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 1, 4, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Block_entry_proc_proc_U0">Block_entry_proc_proc, 0, 0, 4, 20, 0</column>
<column name="Loop_VITIS_LOOP_707_1_proc_U0">Loop_VITIS_LOOP_707_1_proc, 0, 0, 281, 7693, 0</column>
<column name="NeighborhoodMap_bit_U0">NeighborhoodMap_bit, 0, 0, 4426, 7040, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 706, 1320, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="DNA_nsh_U">0, 260, 0, -, 2, 128, 256</column>
<column name="DNA_shl_five_U">0, 260, 0, -, 2, 128, 256</column>
<column name="DNA_shl_four_U">0, 260, 0, -, 2, 128, 256</column>
<column name="DNA_shl_one_U">0, 260, 0, -, 2, 128, 256</column>
<column name="DNA_shl_three_U">0, 260, 0, -, 2, 128, 256</column>
<column name="DNA_shl_two_U">0, 260, 0, -, 2, 128, 256</column>
<column name="DNA_shr_five_U">0, 260, 0, -, 2, 128, 256</column>
<column name="DNA_shr_four_U">0, 260, 0, -, 2, 128, 256</column>
<column name="DNA_shr_one_U">0, 260, 0, -, 2, 128, 256</column>
<column name="DNA_shr_three_U">0, 260, 0, -, 2, 128, 256</column>
<column name="DNA_shr_two_U">0, 260, 0, -, 2, 128, 256</column>
<column name="add_i_i2_loc_channel_U">0, 8, 0, -, 2, 2, 4</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_DNA_shr_five">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_DNA_shr_five">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_DNA_shr_five">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_DNA_shr_five">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, SneakySnake_bit, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, SneakySnake_bit, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, SneakySnake_bit, return value</column>
</table>
</item>
</section>
</profile>
