

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Thu Feb 06 12:21:33 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1803
LUT:           6037
FF:            5254
DSP:             10
BRAM:          1331
SRL:             40
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.104
CP achieved post-implementation:    5.773
Timing not met
