// =============================================================================
// Scilab ( http://www.scilab.org/ ) - This file is part of Scilab
// Copyright (C) 2012 - DIGITEO - Alexandre HERISSE
//
//  This file is distributed under the same license as the Scilab package.
// =============================================================================
// <-- TEST WITH XCOS -->
//
// <-- Non-regression test for bug 10781 -->
//
// <-- Bugzilla URL -->
// http://bugzilla.scilab.org/show_bug.cgi?id=10781
//
// <-- Short Description -->
// DFlipflop should not report problem in port size or type
status = importXcosDiagram(SCI + "/modules/xcos/tests/nonreg_tests/bug_10781.xcos");
if (~status) then bugmes();quit;end
// compile and simulate
xcos_simulate(scs_m, 4);
sizeQ=length(Q.values);
lastQ=Q.values(sizeQ);
lastnonQ=nonQ.values(sizeQ);
if (lastQ <> 1) then bugmes();quit;end
if (lastnonQ <> 0) then bugmes();quit;end
