BIN_OP_AND_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 22 :
BIN_OP_AND_uint1_t_uint1_t main: rmii_rx_mac_instance MaxInputWidth= 1 num_instances= 2 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/BIN_OP_AND[rmii_eth_mac_h_l44_c28_5bd6]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/BIN_OP_AND[rmii_eth_mac_h_l45_c23_91ff]
BIN_OP_AND_uint1_t_uint1_t main: rmii_tx_mac_instance MaxInputWidth= 1 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_AND[rmii_eth_mac_h_l201_c38_8744]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_AND[rmii_eth_mac_h_l258_c28_1ee8]
BIN_OP_AND_uint1_t_uint1_t main: rx_main MaxInputWidth= 1 num_instances= 10 :
rx_main/BIN_OP_AND[ethernet_top_c_l108_c30_db6e]
rx_main/BIN_OP_AND[ethernet_top_c_l121_c29_17c4]
rx_main/BIN_OP_AND[ethernet_top_c_l121_c29_f331]
rx_main/BIN_OP_AND[ethernet_top_c_l142_c36_fdc2]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/BIN_OP_AND[eth_8_h_l89_c18_83e3]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/axis8_max_len_limiter[ethernet_top_c_l77_c36_f29e]/BIN_OP_AND[axis_h_l282_c631_efee]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/axis8_max_len_limiter[ethernet_top_c_l77_c36_f29e]/BIN_OP_AND[axis_h_l282_c733_4ce5]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/axis8_max_len_limiter[ethernet_top_c_l77_c36_f29e]/BIN_OP_AND[axis_h_l282_c733_6c56]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_4d23]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_6720]/BIN_OP_AND[ethernet_top_c_l77_c725_c3f6]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_4d23]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_6720]/BIN_OP_AND[ethernet_top_c_l77_c806_4e52]
BIN_OP_AND_uint1_t_uint1_t main: tx_main MaxInputWidth= 1 num_instances= 6 :
tx_main/BIN_OP_AND[ethernet_top_c_l168_c17_a58c]
tx_main/BIN_OP_AND[ethernet_top_c_l180_c29_c18b]
tx_main/BIN_OP_AND[ethernet_top_c_l189_c37_97f1]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_AND[eth_8_h_l179_c8_57d6]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_AND[eth_8_h_l199_c8_abe9]
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/BIN_OP_AND[ethernet_top_c_l78_c682_715b]
BIN_OP_AND_uint1_t_uint1_t main: work_pipeline_handshake MaxInputWidth= 1 num_instances= 2 :
work_pipeline_handshake/BIN_OP_AND[ethernet_top_c_l72_c667_9b42]
work_pipeline_handshake/BIN_OP_AND_uint1_t_uint1_t_ethernet_top_c_l72_DUPLICATE_fda6

BIN_OP_AND_uint32_t_uint8_t MaxInputWidth= 32 num_instances= 2 :
BIN_OP_AND_uint32_t_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_AND[rmii_eth_mac_h_l251_c35_231a]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_AND[rmii_eth_mac_h_l252_c35_b749]

BIN_OP_EQ_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_EQ_uint16_t_uint16_t main: rx_main MaxInputWidth= 16 num_instances= 1 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/axis8_max_len_limiter[ethernet_top_c_l77_c36_f29e]/BIN_OP_EQ[axis_h_l282_c372_d052]

BIN_OP_EQ_uint16_t_uint2_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_EQ_uint16_t_uint2_t main: tx_main MaxInputWidth= 16 num_instances= 1 :
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/BIN_OP_EQ[ethernet_top_c_l78_c616_599c]

BIN_OP_EQ_uint16_t_uint3_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_EQ_uint16_t_uint3_t main: tx_main MaxInputWidth= 16 num_instances= 1 :
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/BIN_OP_EQ[ethernet_top_c_l78_c995_20d6]

BIN_OP_EQ_uint16_t_uint4_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_EQ_uint16_t_uint4_t main: rx_main MaxInputWidth= 16 num_instances= 1 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_4d23]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_6720]/BIN_OP_EQ[ethernet_top_c_l77_c1283_1cdc]

BIN_OP_EQ_uint2_t_uint2_t MaxInputWidth= 2 num_instances= 7 :
BIN_OP_EQ_uint2_t_uint2_t main: rmii_rx_mac_instance MaxInputWidth= 2 num_instances= 7 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/BIN_OP_EQ[rmii_eth_mac_h_l44_c53_5a3d]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/BIN_OP_EQ[rmii_eth_mac_h_l45_c48_8494]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/BIN_OP_EQ[rmii_eth_mac_h_l48_c6_af7f]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/BIN_OP_EQ[rmii_eth_mac_h_l59_c11_3c2b]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/BIN_OP_EQ[rmii_eth_mac_h_l71_c11_47da]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/BIN_OP_EQ[rmii_eth_mac_h_l93_c11_5647]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/BIN_OP_EQ[rmii_eth_mac_h_l99_c10_341d]

BIN_OP_EQ_uint3_t_uint1_t MaxInputWidth= 3 num_instances= 2 :
BIN_OP_EQ_uint3_t_uint1_t main: rx_main MaxInputWidth= 3 num_instances= 2 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/BIN_OP_EQ[eth_8_h_l74_c10_cdd4]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/BIN_OP_EQ[eth_8_h_l86_c37_fb51]

BIN_OP_EQ_uint3_t_uint3_t MaxInputWidth= 3 num_instances= 17 :
BIN_OP_EQ_uint3_t_uint3_t main: rmii_rx_mac_instance MaxInputWidth= 3 num_instances= 1 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/BIN_OP_EQ[rmii_eth_mac_h_l43_c22_65f5]
BIN_OP_EQ_uint3_t_uint3_t main: rmii_tx_mac_instance MaxInputWidth= 3 num_instances= 5 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_EQ[rmii_eth_mac_h_l167_c6_6d6e]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_EQ[rmii_eth_mac_h_l173_c11_2675]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_EQ[rmii_eth_mac_h_l184_c11_f0f6]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_EQ[rmii_eth_mac_h_l194_c11_14a4]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_EQ[rmii_eth_mac_h_l221_c11_9f27]
BIN_OP_EQ_uint3_t_uint3_t main: rx_main MaxInputWidth= 3 num_instances= 6 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/BIN_OP_EQ[eth_8_h_l51_c6_60ab]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/BIN_OP_EQ[eth_8_h_l54_c10_310c]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/BIN_OP_EQ[eth_8_h_l61_c12_a3f8]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/BIN_OP_EQ[eth_8_h_l64_c10_ecdf]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/BIN_OP_EQ[eth_8_h_l71_c12_b3f7]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/BIN_OP_EQ[eth_8_h_l83_c11_d163]
BIN_OP_EQ_uint3_t_uint3_t main: tx_main MaxInputWidth= 3 num_instances= 5 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_EQ[eth_8_h_l128_c6_4813]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_EQ[eth_8_h_l146_c12_03f3]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_EQ[eth_8_h_l158_c12_df9b]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_EQ[eth_8_h_l172_c11_eb5e]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_EQ[eth_8_h_l195_c11_191d]

BIN_OP_EQ_uint48_t_uint48_t MaxInputWidth= 48 num_instances= 1 :
BIN_OP_EQ_uint48_t_uint48_t main: rx_main MaxInputWidth= 48 num_instances= 1 :
rx_main/BIN_OP_EQ[ethernet_top_c_l118_c23_527a]

BIN_OP_EQ_uint6_t_uint1_t MaxInputWidth= 6 num_instances= 2 :
BIN_OP_EQ_uint6_t_uint1_t main: tx_main MaxInputWidth= 6 num_instances= 2 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_EQ[eth_8_h_l131_c10_ecbd]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_EQ[eth_8_h_l163_c10_0d58]

BIN_OP_EQ_uint6_t_uint3_t MaxInputWidth= 6 num_instances= 3 :
BIN_OP_EQ_uint6_t_uint3_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_EQ[rmii_eth_mac_h_l160_c32_12b4]
BIN_OP_EQ_uint6_t_uint3_t main: tx_main MaxInputWidth= 6 num_instances= 2 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_EQ[eth_8_h_l138_c12_3add]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_EQ[eth_8_h_l151_c10_0ebc]

BIN_OP_EQ_uint6_t_uint5_t MaxInputWidth= 6 num_instances= 1 :
BIN_OP_EQ_uint6_t_uint5_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_EQ[rmii_eth_mac_h_l159_c26_004b]

BIN_OP_EQ_uint6_t_uint6_t MaxInputWidth= 6 num_instances= 1 :
BIN_OP_EQ_uint6_t_uint6_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_EQ[rmii_eth_mac_h_l158_c31_2944]

BIN_OP_INFERRED_MULT_int8_t_int8_t MaxInputWidth= 8 num_instances= 8 :
BIN_OP_INFERRED_MULT_int8_t_int8_t main: work_pipeline_no_handshake MaxInputWidth= 8 num_instances= 8 :
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_0_FOR_work_h_l65_c9_2f18_ITER_0_FOR_work_h_l68_c13_4472_ITER_0_BIN_OP_INFERRED_MULT[work_h_l70_c41_7465]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_0_FOR_work_h_l65_c9_2f18_ITER_0_FOR_work_h_l68_c13_4472_ITER_1_BIN_OP_INFERRED_MULT[work_h_l70_c41_7465]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_0_FOR_work_h_l65_c9_2f18_ITER_1_FOR_work_h_l68_c13_4472_ITER_0_BIN_OP_INFERRED_MULT[work_h_l70_c41_7465]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_0_FOR_work_h_l65_c9_2f18_ITER_1_FOR_work_h_l68_c13_4472_ITER_1_BIN_OP_INFERRED_MULT[work_h_l70_c41_7465]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_1_FOR_work_h_l65_c9_2f18_ITER_0_FOR_work_h_l68_c13_4472_ITER_0_BIN_OP_INFERRED_MULT[work_h_l70_c41_7465]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_1_FOR_work_h_l65_c9_2f18_ITER_0_FOR_work_h_l68_c13_4472_ITER_1_BIN_OP_INFERRED_MULT[work_h_l70_c41_7465]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_1_FOR_work_h_l65_c9_2f18_ITER_1_FOR_work_h_l68_c13_4472_ITER_0_BIN_OP_INFERRED_MULT[work_h_l70_c41_7465]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_1_FOR_work_h_l65_c9_2f18_ITER_1_FOR_work_h_l68_c13_4472_ITER_1_BIN_OP_INFERRED_MULT[work_h_l70_c41_7465]

BIN_OP_LTE_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_LTE_uint16_t_uint16_t main: rx_main MaxInputWidth= 16 num_instances= 1 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/axis8_max_len_limiter[ethernet_top_c_l77_c36_f29e]/BIN_OP_LTE[axis_h_l282_c416_34fa]

BIN_OP_LT_uint16_t_uint3_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_LT_uint16_t_uint3_t main: work_pipeline_handshake MaxInputWidth= 16 num_instances= 1 :
work_pipeline_handshake/BIN_OP_LT[ethernet_top_c_l72_c87_a1d5]

BIN_OP_LT_uint6_t_uint6_t MaxInputWidth= 6 num_instances= 1 :
BIN_OP_LT_uint6_t_uint6_t main: tx_main MaxInputWidth= 6 num_instances= 1 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_LT[eth_8_h_l124_c32_f543]

BIN_OP_MINUS_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 2 :
BIN_OP_MINUS_uint16_t_uint1_t main: rx_main MaxInputWidth= 16 num_instances= 1 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/axis8_max_len_limiter[ethernet_top_c_l77_c36_f29e]/BIN_OP_MINUS[axis_h_l282_c336_b789]
BIN_OP_MINUS_uint16_t_uint1_t main: work_pipeline_handshake MaxInputWidth= 16 num_instances= 1 :
work_pipeline_handshake/BIN_OP_MINUS[ethernet_top_c_l72_c719_5455]

BIN_OP_OR_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 3 :
BIN_OP_OR_uint1_t_uint1_t main: rmii_eth_mac_rx_fifo_wr_skid_in MaxInputWidth= 1 num_instances= 1 :
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_d866]/BIN_OP_OR[rmii_eth_mac_c_l9_c949_6365]
BIN_OP_OR_uint1_t_uint1_t main: rmii_eth_mac_tx_fifo_rd_skid_out MaxInputWidth= 1 num_instances= 1 :
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_4874]/BIN_OP_OR[rmii_eth_mac_c_l14_c949_d191]
BIN_OP_OR_uint1_t_uint1_t main: tx_main MaxInputWidth= 1 num_instances= 1 :
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/BIN_OP_OR[ethernet_top_c_l78_c732_a1a5]

BIN_OP_PLUS_int8_t_int16_t MaxInputWidth= 16 num_instances= 8 :
BIN_OP_PLUS_int8_t_int16_t main: work_pipeline_no_handshake MaxInputWidth= 16 num_instances= 8 :
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_0_FOR_work_h_l65_c9_2f18_ITER_0_FOR_work_h_l68_c13_4472_ITER_0_BIN_OP_PLUS[work_h_l70_c17_efd1]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_0_FOR_work_h_l65_c9_2f18_ITER_0_FOR_work_h_l68_c13_4472_ITER_1_BIN_OP_PLUS[work_h_l70_c17_5fac]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_0_FOR_work_h_l65_c9_2f18_ITER_1_FOR_work_h_l68_c13_4472_ITER_0_BIN_OP_PLUS[work_h_l70_c17_a698]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_0_FOR_work_h_l65_c9_2f18_ITER_1_FOR_work_h_l68_c13_4472_ITER_1_BIN_OP_PLUS[work_h_l70_c17_e556]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_1_FOR_work_h_l65_c9_2f18_ITER_0_FOR_work_h_l68_c13_4472_ITER_0_BIN_OP_PLUS[work_h_l70_c17_0b9e]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_1_FOR_work_h_l65_c9_2f18_ITER_0_FOR_work_h_l68_c13_4472_ITER_1_BIN_OP_PLUS[work_h_l70_c17_756b]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_1_FOR_work_h_l65_c9_2f18_ITER_1_FOR_work_h_l68_c13_4472_ITER_0_BIN_OP_PLUS[work_h_l70_c17_f197]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_88f6]/FOR_work_h_l63_c5_1a8e_ITER_1_FOR_work_h_l65_c9_2f18_ITER_1_FOR_work_h_l68_c13_4472_ITER_1_BIN_OP_PLUS[work_h_l70_c17_2465]

BIN_OP_PLUS_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 4 :
BIN_OP_PLUS_uint16_t_uint1_t main: rx_main MaxInputWidth= 16 num_instances= 2 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/axis8_max_len_limiter[ethernet_top_c_l77_c36_f29e]/BIN_OP_PLUS[axis_h_l282_c686_623e]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_4d23]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_6720]/BIN_OP_PLUS[ethernet_top_c_l77_c1258_0771]
BIN_OP_PLUS_uint16_t_uint1_t main: tx_main MaxInputWidth= 16 num_instances= 1 :
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/BIN_OP_PLUS[ethernet_top_c_l78_c974_09de]
BIN_OP_PLUS_uint16_t_uint1_t main: work_pipeline_handshake MaxInputWidth= 16 num_instances= 1 :
work_pipeline_handshake/BIN_OP_PLUS[ethernet_top_c_l72_c645_d94a]

BIN_OP_PLUS_uint25_t_uint1_t MaxInputWidth= 25 num_instances= 1 :
BIN_OP_PLUS_uint25_t_uint1_t main: blinky_main MaxInputWidth= 25 num_instances= 1 :
blinky_main/BIN_OP_PLUS[ethernet_top_c_l212_c3_52ae]

BIN_OP_PLUS_uint2_t_uint1_t MaxInputWidth= 2 num_instances= 1 :
BIN_OP_PLUS_uint2_t_uint1_t main: rmii_rx_mac_instance MaxInputWidth= 2 num_instances= 1 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/BIN_OP_PLUS[rmii_eth_mac_h_l103_c9_214a]

BIN_OP_PLUS_uint3_t_uint1_t MaxInputWidth= 3 num_instances= 4 :
BIN_OP_PLUS_uint3_t_uint1_t main: rx_main MaxInputWidth= 3 num_instances= 4 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/BIN_OP_PLUS[eth_8_h_l58_c9_1b60]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/BIN_OP_PLUS[eth_8_h_l68_c9_9ce2]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/BIN_OP_PLUS[eth_8_h_l78_c9_d4a9]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/BIN_OP_PLUS[eth_8_h_l92_c9_aa68]

BIN_OP_PLUS_uint3_t_uint2_t MaxInputWidth= 3 num_instances= 2 :
BIN_OP_PLUS_uint3_t_uint2_t main: rmii_rx_mac_instance MaxInputWidth= 3 num_instances= 2 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/BIN_OP_PLUS[rmii_eth_mac_h_l108_c7_f1a0]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/BIN_OP_PLUS[rmii_eth_mac_h_l89_c9_a97e]

BIN_OP_PLUS_uint6_t_uint1_t MaxInputWidth= 6 num_instances= 5 :
BIN_OP_PLUS_uint6_t_uint1_t main: tx_main MaxInputWidth= 6 num_instances= 5 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_PLUS[eth_8_h_l142_c11_38fa]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_PLUS[eth_8_h_l155_c9_5f93]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_PLUS[eth_8_h_l167_c9_c21b]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_PLUS[eth_8_h_l190_c9_20ee]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/BIN_OP_PLUS[eth_8_h_l200_c7_0997]

BIN_OP_PLUS_uint6_t_uint2_t MaxInputWidth= 6 num_instances= 1 :
BIN_OP_PLUS_uint6_t_uint2_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_PLUS_uint6_t_uint2_t_rmii_eth_mac_h_l232_l217_l181_DUPLICATE_1d47

BIN_OP_XOR_uint32_t_uint32_t MaxInputWidth= 32 num_instances= 2 :
BIN_OP_XOR_uint32_t_uint32_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_XOR[rmii_eth_mac_h_l251_c12_5f1f]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_XOR[rmii_eth_mac_h_l252_c12_7261]

BIN_OP_XOR_uint32_t_uint8_t MaxInputWidth= 32 num_instances= 2 :
BIN_OP_XOR_uint32_t_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_XOR[rmii_eth_mac_h_l251_c35_6795]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/BIN_OP_XOR[rmii_eth_mac_h_l252_c35_9cc2]

CONST_SL_8_uint16_t MaxInputWidth= 16 num_instances= 1 :
CONST_SL_8_uint16_t main: tx_main MaxInputWidth= 16 num_instances= 1 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/CONST_SL_8[eth_8_h_l162_c26_10fa]

CONST_SL_8_uint48_t MaxInputWidth= 48 num_instances= 2 :
CONST_SL_8_uint48_t main: tx_main MaxInputWidth= 48 num_instances= 2 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/CONST_SL_8[eth_8_h_l137_c26_8f68]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/CONST_SL_8[eth_8_h_l150_c24_6569]

CONST_SR_0_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_0_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 8 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/CONST_SR_0[rmii_eth_mac_h_l251_c42_d3bc]

CONST_SR_24_uint25_t MaxInputWidth= 25 num_instances= 1 :
CONST_SR_24_uint25_t main: blinky_main MaxInputWidth= 25 num_instances= 1 :
blinky_main/CONST_SR_24[ethernet_top_c_l209_c11_0977]

CONST_SR_2_uint32_t MaxInputWidth= 32 num_instances= 2 :
CONST_SR_2_uint32_t main: rmii_rx_mac_instance MaxInputWidth= 32 num_instances= 1 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/CONST_SR_2[rmii_eth_mac_h_l96_c44_8279]
CONST_SR_2_uint32_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/CONST_SR_2[rmii_eth_mac_h_l233_c23_6f1b]

CONST_SR_2_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_2_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 8 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/CONST_SR_2[rmii_eth_mac_h_l218_c18_7451]

CONST_SR_4_uint32_t MaxInputWidth= 32 num_instances= 2 :
CONST_SR_4_uint32_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/CONST_SR_4[rmii_eth_mac_h_l251_c12_ce6b]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/CONST_SR_4[rmii_eth_mac_h_l252_c12_367f]

CONST_SR_4_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_4_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 8 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/CONST_SR_4[rmii_eth_mac_h_l252_c42_f680]

MUX_uint1_t_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 15 :
MUX_uint1_t_uint16_t_uint16_t main: rx_main MaxInputWidth= 16 num_instances= 8 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/header_ethertype_MUX[eth_8_h_l61_c9_a8e5]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/header_ethertype_MUX[eth_8_h_l71_c9_38d1]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/header_ethertype_MUX[eth_8_h_l72_c5_d079]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/axis8_max_len_limiter[ethernet_top_c_l77_c36_f29e]/counter_MUX[axis_h_l282_c628_4736]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/axis8_max_len_limiter[ethernet_top_c_l77_c36_f29e]/counter_MUX[axis_h_l282_c675_1e52]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/axis8_max_len_limiter[ethernet_top_c_l77_c36_f29e]/counter_MUX[axis_h_l282_c730_abea]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_4d23]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_6720]/out_counter_MUX[ethernet_top_c_l77_c722_2858]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_4d23]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_6720]/out_counter_MUX[ethernet_top_c_l77_c803_3cb2]
MUX_uint1_t_uint16_t_uint16_t main: tx_main MaxInputWidth= 16 num_instances= 5 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/header_ethertype_MUX[eth_8_h_l146_c9_831f]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/header_ethertype_MUX[eth_8_h_l158_c9_38ee]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/header_ethertype_MUX[eth_8_h_l161_c5_eef5]
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/out_counter_MUX[ethernet_top_c_l78_c1059_10c9]
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/out_counter_MUX[ethernet_top_c_l78_c765_4a15]
MUX_uint1_t_uint16_t_uint16_t main: work_pipeline_handshake MaxInputWidth= 16 num_instances= 2 :
work_pipeline_handshake/fifo_count_MUX[ethernet_top_c_l72_c592_beb2]
work_pipeline_handshake/fifo_count_MUX[ethernet_top_c_l72_c664_be27]

MUX_uint1_t_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 58 :
MUX_uint1_t_uint1_t_uint1_t main: rmii_eth_mac_rx_fifo_wr_skid_in MaxInputWidth= 1 num_instances= 5 :
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_d866]/buff_valid_MUX[rmii_eth_mac_c_l9_c945_a906]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_d866]/buff_valid_MUX[rmii_eth_mac_c_l9_c993_19d4]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_d866]/output_is_skid_buff_MUX[rmii_eth_mac_c_l9_c945_a906]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_d866]/skid_buff_valid_MUX[rmii_eth_mac_c_l9_c945_a906]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_d866]/skid_buff_valid_MUX[rmii_eth_mac_c_l9_c993_19d4]
MUX_uint1_t_uint1_t_uint1_t main: rmii_eth_mac_tx_fifo_rd_skid_out MaxInputWidth= 1 num_instances= 5 :
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_4874]/buff_valid_MUX[rmii_eth_mac_c_l14_c945_a5d0]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_4874]/buff_valid_MUX[rmii_eth_mac_c_l14_c993_a3f8]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_4874]/output_is_skid_buff_MUX[rmii_eth_mac_c_l14_c945_a5d0]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_4874]/skid_buff_valid_MUX[rmii_eth_mac_c_l14_c945_a5d0]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_4874]/skid_buff_valid_MUX[rmii_eth_mac_c_l14_c993_a3f8]
MUX_uint1_t_uint1_t_uint1_t main: rmii_rx_mac_instance MaxInputWidth= 1 num_instances= 15 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/err_MUX[rmii_eth_mac_h_l48_c3_8539]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/err_MUX[rmii_eth_mac_h_l54_c5_465c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/err_MUX[rmii_eth_mac_h_l59_c8_be03]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/err_MUX[rmii_eth_mac_h_l60_c5_b797]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/err_MUX[rmii_eth_mac_h_l63_c10_929c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/last_MUX[rmii_eth_mac_h_l48_c3_8539]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/last_MUX[rmii_eth_mac_h_l59_c8_be03]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/last_MUX[rmii_eth_mac_h_l71_c8_03a4]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/last_MUX[rmii_eth_mac_h_l72_c5_5d9d]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/last_MUX[rmii_eth_mac_h_l75_c7_fe0e]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/last_MUX[rmii_eth_mac_h_l82_c9_b835]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/valid_MUX[rmii_eth_mac_h_l48_c3_8539]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/valid_MUX[rmii_eth_mac_h_l59_c8_be03]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/valid_MUX[rmii_eth_mac_h_l71_c8_03a4]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/valid_MUX[rmii_eth_mac_h_l72_c5_5d9d]
MUX_uint1_t_uint1_t_uint1_t main: rmii_tx_mac_instance MaxInputWidth= 1 num_instances= 10 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/last_byte_reg_MUX[rmii_eth_mac_h_l167_c3_2dc7]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/last_byte_reg_MUX[rmii_eth_mac_h_l173_c8_3f4f]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/last_byte_reg_MUX[rmii_eth_mac_h_l184_c8_2a42]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/last_byte_reg_MUX[rmii_eth_mac_h_l194_c8_d7b2]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/last_byte_reg_MUX[rmii_eth_mac_h_l202_c5_a4b0]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/last_byte_reg_MUX[rmii_eth_mac_h_l203_c7_0abd]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/o_tx_mac_input_ready_MUX[rmii_eth_mac_h_l202_c5_a4b0]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/o_tx_mac_input_ready_MUX[rmii_eth_mac_h_l203_c7_0abd]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/o_tx_mac_output_valid_MUX[rmii_eth_mac_h_l221_c8_2bc6]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/reset_crc_MUX[rmii_eth_mac_h_l167_c3_2dc7]
MUX_uint1_t_uint1_t_uint1_t main: rx_main MaxInputWidth= 1 num_instances= 16 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/o_frame_data_start_of_payload_MUX[eth_8_h_l51_c3_b743]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/o_frame_data_start_of_payload_MUX[eth_8_h_l61_c9_a8e5]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/o_frame_data_start_of_payload_MUX[eth_8_h_l71_c9_38d1]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/o_frame_data_start_of_payload_MUX[eth_8_h_l83_c8_31b0]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/o_frame_valid_MUX[eth_8_h_l51_c3_b743]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/o_frame_valid_MUX[eth_8_h_l61_c9_a8e5]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/o_frame_valid_MUX[eth_8_h_l71_c9_38d1]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/o_frame_valid_MUX[eth_8_h_l83_c8_31b0]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/o_overflow_MUX[eth_8_h_l51_c3_b743]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/o_overflow_MUX[eth_8_h_l61_c9_a8e5]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/o_overflow_MUX[eth_8_h_l71_c9_38d1]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/o_overflow_MUX[eth_8_h_l83_c8_31b0]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/axis8_max_len_limiter[ethernet_top_c_l77_c36_f29e]/o_out_stream_data_tlast_MUX[axis_h_l282_c587_2bd0]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_4d23]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_6720]/out_buffer_valid_MUX[ethernet_top_c_l77_c1280_77ba]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_4d23]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_6720]/out_buffer_valid_MUX[ethernet_top_c_l77_c722_2858]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_4d23]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_6720]/out_buffer_valid_MUX[ethernet_top_c_l77_c803_3cb2]
MUX_uint1_t_uint1_t_uint1_t main: tx_main MaxInputWidth= 1 num_instances= 7 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/MUX[eth_8_h_l176_c29_d1bb]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/o_mac_axis_data_tlast_MUX[eth_8_h_l195_c8_66e2]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/o_mac_axis_valid_MUX[eth_8_h_l130_c5_8429]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/o_mac_axis_valid_MUX[eth_8_h_l195_c8_66e2]
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/in_buffer_valid_MUX[ethernet_top_c_l78_c1059_10c9]
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/in_buffer_valid_MUX[ethernet_top_c_l78_c765_4a15]
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/in_buffer_valid_MUX[ethernet_top_c_l78_c992_43df]

MUX_uint1_t_uint2_t_uint2_t MaxInputWidth= 2 num_instances= 7 :
MUX_uint1_t_uint2_t_uint2_t main: rmii_rx_mac_instance MaxInputWidth= 2 num_instances= 6 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/byte_counter_MUX[rmii_eth_mac_h_l48_c3_8539]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/byte_counter_MUX[rmii_eth_mac_h_l59_c8_be03]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/byte_counter_MUX[rmii_eth_mac_h_l71_c8_03a4]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/byte_counter_MUX[rmii_eth_mac_h_l93_c8_045f]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/byte_counter_MUX[rmii_eth_mac_h_l98_c5_378d]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/byte_counter_MUX[rmii_eth_mac_h_l99_c7_577b]
MUX_uint1_t_uint2_t_uint2_t main: rmii_tx_mac_instance MaxInputWidth= 2 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/o_tx_mac_output_data_MUX[rmii_eth_mac_h_l221_c8_2bc6]

MUX_uint1_t_uint32_t_uint32_t MaxInputWidth= 32 num_instances= 12 :
MUX_uint1_t_uint32_t_uint32_t main: rmii_rx_mac_instance MaxInputWidth= 32 num_instances= 4 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/fcs_reg_MUX[rmii_eth_mac_h_l48_c3_8539]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/fcs_reg_MUX[rmii_eth_mac_h_l59_c8_be03]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/fcs_reg_MUX[rmii_eth_mac_h_l71_c8_03a4]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/fcs_reg_MUX[rmii_eth_mac_h_l93_c8_045f]
MUX_uint1_t_uint32_t_uint32_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 8 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/crc_MUX[rmii_eth_mac_h_l250_c3_e319]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/crc_MUX[rmii_eth_mac_h_l254_c3_0a9a]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/crc_shift_reg_MUX[rmii_eth_mac_h_l167_c3_2dc7]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/crc_shift_reg_MUX[rmii_eth_mac_h_l173_c8_3f4f]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/crc_shift_reg_MUX[rmii_eth_mac_h_l184_c8_2a42]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/crc_shift_reg_MUX[rmii_eth_mac_h_l194_c8_d7b2]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/crc_shift_reg_MUX[rmii_eth_mac_h_l221_c8_2bc6]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/crc_shift_reg_MUX[rmii_eth_mac_h_l226_c5_ff31]

MUX_uint1_t_uint3_t_uint3_t MaxInputWidth= 3 num_instances= 21 :
MUX_uint1_t_uint3_t_uint3_t main: rmii_rx_mac_instance MaxInputWidth= 3 num_instances= 8 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/bit_counter_MUX[rmii_eth_mac_h_l48_c3_8539]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/bit_counter_MUX[rmii_eth_mac_h_l59_c8_be03]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/bit_counter_MUX[rmii_eth_mac_h_l71_c8_03a4]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/bit_counter_MUX[rmii_eth_mac_h_l72_c5_5d9d]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/bit_counter_MUX[rmii_eth_mac_h_l75_c7_fe0e]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/bit_counter_MUX[rmii_eth_mac_h_l82_c9_b835]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/bit_counter_MUX[rmii_eth_mac_h_l93_c8_045f]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/bit_counter_MUX[rmii_eth_mac_h_l98_c5_378d]
MUX_uint1_t_uint3_t_uint3_t main: rx_main MaxInputWidth= 3 num_instances= 13 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/counter_MUX[eth_8_h_l51_c3_b743]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/counter_MUX[eth_8_h_l52_c5_63c9]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/counter_MUX[eth_8_h_l54_c7_7ecb]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/counter_MUX[eth_8_h_l61_c9_a8e5]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/counter_MUX[eth_8_h_l62_c5_b9b0]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/counter_MUX[eth_8_h_l64_c7_e49a]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/counter_MUX[eth_8_h_l71_c9_38d1]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/counter_MUX[eth_8_h_l72_c5_d079]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/counter_MUX[eth_8_h_l74_c7_2bd2]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/counter_MUX[eth_8_h_l83_c8_31b0]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/counter_MUX[eth_8_h_l90_c5_5066]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/counter_MUX[eth_8_h_l91_c7_adbc]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/counter_MUX[eth_8_h_l94_c7_7073]

MUX_uint1_t_uint48_t_uint48_t MaxInputWidth= 48 num_instances= 6 :
MUX_uint1_t_uint48_t_uint48_t main: rx_main MaxInputWidth= 48 num_instances= 3 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/header_dst_mac_MUX[eth_8_h_l52_c5_63c9]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/header_src_mac_MUX[eth_8_h_l61_c9_a8e5]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/header_src_mac_MUX[eth_8_h_l62_c5_b9b0]
MUX_uint1_t_uint48_t_uint48_t main: tx_main MaxInputWidth= 48 num_instances= 3 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/header_dst_mac_MUX[eth_8_h_l136_c7_7178]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/header_src_mac_MUX[eth_8_h_l146_c9_831f]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/header_src_mac_MUX[eth_8_h_l149_c5_0fbd]

MUX_uint1_t_uint6_t_uint6_t MaxInputWidth= 6 num_instances= 27 :
MUX_uint1_t_uint6_t_uint6_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 9 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/bit_counter_MUX[rmii_eth_mac_h_l167_c3_2dc7]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/bit_counter_MUX[rmii_eth_mac_h_l173_c8_3f4f]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/bit_counter_MUX[rmii_eth_mac_h_l176_c5_632a]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/bit_counter_MUX[rmii_eth_mac_h_l184_c8_2a42]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/bit_counter_MUX[rmii_eth_mac_h_l194_c8_d7b2]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/bit_counter_MUX[rmii_eth_mac_h_l202_c5_a4b0]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/bit_counter_MUX[rmii_eth_mac_h_l203_c7_0abd]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/bit_counter_MUX[rmii_eth_mac_h_l221_c8_2bc6]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/bit_counter_MUX[rmii_eth_mac_h_l226_c5_ff31]
MUX_uint1_t_uint6_t_uint6_t main: tx_main MaxInputWidth= 6 num_instances= 18 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l128_c3_146b]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l130_c5_8429]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l136_c7_7178]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l138_c9_14af]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l146_c9_831f]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l149_c5_0fbd]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l151_c7_feb9]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l158_c9_38ee]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l161_c5_eef5]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l163_c7_0f40]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l172_c8_9f43]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l179_c5_c04e]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l180_c7_8da5]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l182_c9_3c37]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l189_c7_71a6]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l195_c8_66e2]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l199_c5_a6f0]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/counter_MUX[eth_8_h_l201_c7_e8c9]

MUX_uint1_t_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 14 :
MUX_uint1_t_uint8_t_uint8_t main: rmii_rx_mac_instance MaxInputWidth= 8 num_instances= 5 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/data_out_reg_MUX[rmii_eth_mac_h_l48_c3_8539]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/data_out_reg_MUX[rmii_eth_mac_h_l59_c8_be03]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/data_out_reg_MUX[rmii_eth_mac_h_l71_c8_03a4]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/data_out_reg_MUX[rmii_eth_mac_h_l72_c5_5d9d]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/data_out_reg_MUX[rmii_eth_mac_h_l93_c8_045f]
MUX_uint1_t_uint8_t_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 8 num_instances= 6 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/data_reg_MUX[rmii_eth_mac_h_l167_c3_2dc7]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/data_reg_MUX[rmii_eth_mac_h_l173_c8_3f4f]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/data_reg_MUX[rmii_eth_mac_h_l184_c8_2a42]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/data_reg_MUX[rmii_eth_mac_h_l194_c8_d7b2]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/data_reg_MUX[rmii_eth_mac_h_l202_c5_a4b0]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/data_reg_MUX[rmii_eth_mac_h_l203_c7_0abd]
MUX_uint1_t_uint8_t_uint8_t main: tx_main MaxInputWidth= 8 num_instances= 3 :
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/in_buffer_0_MUX[ethernet_top_c_l78_c765_4a15]
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/in_buffer_1_MUX[ethernet_top_c_l78_c765_4a15]
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/in_buffer_2_MUX[ethernet_top_c_l78_c765_4a15]

UNARY_OP_NOT_uint1_t MaxInputWidth= 1 num_instances= 13 :
UNARY_OP_NOT_uint1_t main: rmii_eth_mac_rx_fifo_wr_skid_in MaxInputWidth= 1 num_instances= 4 :
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_d866]/UNARY_OP_NOT[rmii_eth_mac_c_l9_c1087_b288]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_d866]/UNARY_OP_NOT[rmii_eth_mac_c_l9_c757_8015]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_d866]/UNARY_OP_NOT[rmii_eth_mac_c_l9_c822_b954]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_d866]/UNARY_OP_NOT[rmii_eth_mac_c_l9_c949_6619]
UNARY_OP_NOT_uint1_t main: rmii_eth_mac_tx_fifo_rd_skid_out MaxInputWidth= 1 num_instances= 4 :
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_4874]/UNARY_OP_NOT[rmii_eth_mac_c_l14_c1087_6fbf]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_4874]/UNARY_OP_NOT[rmii_eth_mac_c_l14_c757_867c]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_4874]/UNARY_OP_NOT[rmii_eth_mac_c_l14_c822_5c16]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_4874]/UNARY_OP_NOT[rmii_eth_mac_c_l14_c949_a6b5]
UNARY_OP_NOT_uint1_t main: rmii_rx_mac_instance MaxInputWidth= 1 num_instances= 1 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_7522]/UNARY_OP_NOT[rmii_eth_mac_h_l82_c13_c799]
UNARY_OP_NOT_uint1_t main: rx_main MaxInputWidth= 1 num_instances= 2 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_b433]/UNARY_OP_NOT[eth_8_h_l89_c35_f074]
rx_main/work_deserialize[ethernet_top_c_l128_c30_0bf7]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_4d23]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_6720]/UNARY_OP_NOT[ethernet_top_c_l77_c640_f7fa]
UNARY_OP_NOT_uint1_t main: tx_main MaxInputWidth= 1 num_instances= 2 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_622c]/UNARY_OP_NOT[eth_8_h_l197_c30_706a]
tx_main/work_serialize[ethernet_top_c_l159_c26_c09c]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6cb0]/UNARY_OP_NOT[ethernet_top_c_l78_c732_f763]

VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60 MaxInputWidth= 32 num_instances= 2 :
VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60 main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60[rmii_eth_mac_h_l251_c24_77cd]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_163b]/VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60[rmii_eth_mac_h_l252_c24_f626]

__vhdl__ MaxInputWidth= 0 num_instances= 1 :
__vhdl__ main: work_pipeline_handshake MaxInputWidth= 0 num_instances= 1 :
work_pipeline_handshake/work_pipeline_FIFO[ethernet_top_c_l72_c443_a043]/__vhdl__[ethernet_top_c_l72_c739_0d8e]

