#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 19 15:53:01 2021
# Process ID: 15696
# Current directory: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab6/NewtonRaphson/NewtonRaphson.runs/synth_1
# Command line: vivado.exe -log mul24_infer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mul24_infer.tcl
# Log file: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab6/NewtonRaphson/NewtonRaphson.runs/synth_1/mul24_infer.vds
# Journal file: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab6/NewtonRaphson/NewtonRaphson.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mul24_infer.tcl -notrace
Command: synth_design -top mul24_infer -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2828 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 383.223 ; gain = 100.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mul24_infer' [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab6/NewtonRaphson/NewtonRaphson.srcs/sources_1/new/mul24_infer.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab6/NewtonRaphson/NewtonRaphson.srcs/sources_1/new/mul24_infer.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'mul24_infer' (1#1) [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab6/NewtonRaphson/NewtonRaphson.srcs/sources_1/new/mul24_infer.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 438.840 ; gain = 155.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 438.840 ; gain = 155.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 438.840 ; gain = 155.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab6/NewtonRaphson/NewtonRaphson.srcs/sources_1/new/mul24_infer.sv:44]
INFO: [Synth 8-5545] ROM "ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 438.840 ; gain = 155.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   6 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mul24_infer 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   6 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'tmp_reg[23:0]' into 'tmp_reg[23:0]' [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab6/NewtonRaphson/NewtonRaphson.srcs/sources_1/new/mul24_infer.sv:51]
INFO: [Synth 8-4471] merging register 'tmp_reg[23:0]' into 'tmp_reg[23:0]' [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab6/NewtonRaphson/NewtonRaphson.srcs/sources_1/new/mul24_infer.sv:51]
INFO: [Synth 8-4471] merging register 'tmp_reg[23:0]' into 'tmp_reg[23:0]' [E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab6/NewtonRaphson/NewtonRaphson.srcs/sources_1/new/mul24_infer.sv:51]
DSP Report: Generating DSP tmp_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_reg is absorbed into DSP tmp_reg.
DSP Report: operator tmp0 is absorbed into DSP tmp_reg.
DSP Report: Generating DSP result0, operation Mode is: C+(A*B)'.
DSP Report: register tmp_reg is absorbed into DSP result0.
DSP Report: operator tmp0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A*B)'.
DSP Report: register tmp_reg is absorbed into DSP result0.
DSP Report: operator tmp0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A*B)'.
DSP Report: register tmp_reg is absorbed into DSP result0.
DSP Report: operator tmp0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
INFO: [Synth 8-3886] merging instance 'state_reg[31]' (FDE) to 'state_reg[30]'
INFO: [Synth 8-3886] merging instance 'state_reg[30]' (FDE) to 'state_reg[29]'
INFO: [Synth 8-3886] merging instance 'state_reg[29]' (FDE) to 'state_reg[28]'
INFO: [Synth 8-3886] merging instance 'state_reg[28]' (FDE) to 'state_reg[27]'
INFO: [Synth 8-3886] merging instance 'state_reg[27]' (FDE) to 'state_reg[26]'
INFO: [Synth 8-3886] merging instance 'state_reg[26]' (FDE) to 'state_reg[25]'
INFO: [Synth 8-3886] merging instance 'state_reg[25]' (FDE) to 'state_reg[24]'
INFO: [Synth 8-3886] merging instance 'state_reg[24]' (FDE) to 'state_reg[23]'
INFO: [Synth 8-3886] merging instance 'state_reg[23]' (FDE) to 'state_reg[22]'
INFO: [Synth 8-3886] merging instance 'state_reg[22]' (FDE) to 'state_reg[21]'
INFO: [Synth 8-3886] merging instance 'state_reg[21]' (FDE) to 'state_reg[20]'
INFO: [Synth 8-3886] merging instance 'state_reg[20]' (FDE) to 'state_reg[19]'
INFO: [Synth 8-3886] merging instance 'state_reg[19]' (FDE) to 'state_reg[18]'
INFO: [Synth 8-3886] merging instance 'state_reg[18]' (FDE) to 'state_reg[17]'
INFO: [Synth 8-3886] merging instance 'state_reg[17]' (FDE) to 'state_reg[16]'
INFO: [Synth 8-3886] merging instance 'state_reg[16]' (FDE) to 'state_reg[15]'
INFO: [Synth 8-3886] merging instance 'state_reg[15]' (FDE) to 'state_reg[14]'
INFO: [Synth 8-3886] merging instance 'state_reg[14]' (FDE) to 'state_reg[13]'
INFO: [Synth 8-3886] merging instance 'state_reg[13]' (FDE) to 'state_reg[12]'
INFO: [Synth 8-3886] merging instance 'state_reg[12]' (FDE) to 'state_reg[11]'
INFO: [Synth 8-3886] merging instance 'state_reg[11]' (FDE) to 'state_reg[10]'
INFO: [Synth 8-3886] merging instance 'state_reg[10]' (FDE) to 'state_reg[9]'
INFO: [Synth 8-3886] merging instance 'state_reg[9]' (FDE) to 'state_reg[8]'
INFO: [Synth 8-3886] merging instance 'state_reg[8]' (FDE) to 'state_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_reg[7]' (FDE) to 'state_reg[6]'
INFO: [Synth 8-3886] merging instance 'state_reg[6]' (FDE) to 'state_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_reg[5]' (FDE) to 'state_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_reg[4]' (FDE) to 'state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 594.551 ; gain = 311.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul24_infer | (A*B)'      | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mul24_infer | C+(A*B)'    | 12     | 12     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|mul24_infer | C+(A*B)'    | 12     | 12     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|mul24_infer | C+(A*B)'    | 12     | 12     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 594.551 ; gain = 311.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 604.113 ; gain = 321.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 604.113 ; gain = 321.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 604.113 ; gain = 321.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 604.113 ; gain = 321.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 604.113 ; gain = 321.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 604.113 ; gain = 321.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 604.113 ; gain = 321.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     4|
|3     |LUT2    |     1|
|4     |LUT3    |     2|
|5     |LUT4    |     8|
|6     |LUT5    |    36|
|7     |LUT6    |    13|
|8     |FDRE    |    52|
|9     |IBUF    |    50|
|10    |OBUF    |    49|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   216|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 604.113 ; gain = 321.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 604.113 ; gain = 321.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 604.113 ; gain = 321.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 708.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 708.090 ; gain = 437.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 708.090 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab6/NewtonRaphson/NewtonRaphson.runs/synth_1/mul24_infer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mul24_infer_utilization_synth.rpt -pb mul24_infer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 19 15:53:25 2021...
