// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module demosaic (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        p_idata_V_bv_V_dout,
        p_idata_V_bv_V_empty_n,
        p_idata_V_bv_V_read,
        p_demosaic_V_bv_V_din,
        p_demosaic_V_bv_V_full_n,
        p_demosaic_V_bv_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_state4 = 5'd4;
parameter    ap_ST_fsm_pp1_stage0 = 5'd8;
parameter    ap_ST_fsm_state27 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [39:0] p_idata_V_bv_V_dout;
input   p_idata_V_bv_V_empty_n;
output   p_idata_V_bv_V_read;
output  [7:0] p_demosaic_V_bv_V_din;
input   p_demosaic_V_bv_V_full_n;
output   p_demosaic_V_bv_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg p_idata_V_bv_V_read;
reg p_demosaic_V_bv_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    p_idata_V_bv_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond2_reg_2737;
reg    ap_enable_reg_pp1_iter16;
wire    ap_block_pp1_stage0;
reg   [0:0] p_24_reg_2948;
reg   [0:0] p_24_reg_2948_pp1_iter15_reg;
reg   [0:0] p_46_reg_2958;
reg   [0:0] p_46_reg_2958_pp1_iter15_reg;
reg   [0:0] p_79_reg_3013;
reg    p_demosaic_V_bv_V_blk_n;
reg    ap_enable_reg_pp1_iter21;
reg   [0:0] exitcond_reg_2877;
reg   [0:0] exitcond_reg_2877_pp1_iter20_reg;
reg   [7:0] p_idata_buffer1_it_s_reg_399;
reg   [19:0] p_s0_v_reg_411;
reg   [39:0] phi_mul_reg_422;
reg   [39:0] phi_mul1_reg_433;
reg   [19:0] p_4_reg_445;
wire   [0:0] exitcond2_fu_465_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [7:0] p_idata_buffer1_1_1_fu_471_p2;
reg   [7:0] p_idata_buffer1_1_1_reg_2741;
reg    ap_enable_reg_pp0_iter0;
reg   [39:0] p_idata_window_0_v_3_reg_2756;
reg   [39:0] p_idata_window_0_v_4_reg_2761;
reg   [39:0] p_idata_window_1_v_3_reg_2766;
reg   [39:0] p_idata_window_1_v_4_reg_2771;
reg   [39:0] p_idata_window_2_v_3_reg_2776;
reg   [39:0] p_idata_window_2_v_4_reg_2781;
wire   [0:0] exitcond_fu_609_p2;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state5_pp1_stage0_iter0;
wire    ap_block_state6_pp1_stage0_iter1;
wire    ap_block_state7_pp1_stage0_iter2;
wire    ap_block_state8_pp1_stage0_iter3;
wire    ap_block_state9_pp1_stage0_iter4;
wire    ap_block_state10_pp1_stage0_iter5;
wire    ap_block_state11_pp1_stage0_iter6;
wire    ap_block_state12_pp1_stage0_iter7;
wire    ap_block_state13_pp1_stage0_iter8;
wire    ap_block_state14_pp1_stage0_iter9;
wire    ap_block_state15_pp1_stage0_iter10;
wire    ap_block_state16_pp1_stage0_iter11;
wire    ap_block_state17_pp1_stage0_iter12;
wire    ap_block_state18_pp1_stage0_iter13;
wire    ap_block_state19_pp1_stage0_iter14;
wire    ap_block_state20_pp1_stage0_iter15;
reg    ap_predicate_op223_read_state21;
reg    ap_block_state21_pp1_stage0_iter16;
wire    ap_block_state22_pp1_stage0_iter17;
wire    ap_block_state23_pp1_stage0_iter18;
wire    ap_block_state24_pp1_stage0_iter19;
wire    ap_block_state25_pp1_stage0_iter20;
reg    ap_block_state26_pp1_stage0_iter21;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] exitcond_reg_2877_pp1_iter1_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter2_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter3_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter4_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter5_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter6_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter7_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter8_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter9_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter10_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter11_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter12_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter13_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter14_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter15_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter16_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter17_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter18_reg;
reg   [0:0] exitcond_reg_2877_pp1_iter19_reg;
wire   [19:0] p_s0_v76_fu_615_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [20:0] p_s0_v_cast_fu_621_p1;
reg   [20:0] p_s0_v_cast_reg_2886;
reg   [20:0] p_s0_v_cast_reg_2886_pp1_iter1_reg;
reg   [20:0] p_s0_v_cast_reg_2886_pp1_iter2_reg;
reg   [20:0] p_s0_v_cast_reg_2886_pp1_iter3_reg;
reg   [20:0] p_s0_v_cast_reg_2886_pp1_iter4_reg;
reg   [20:0] p_s0_v_cast_reg_2886_pp1_iter5_reg;
reg   [20:0] p_s0_v_cast_reg_2886_pp1_iter6_reg;
reg   [20:0] p_s0_v_cast_reg_2886_pp1_iter7_reg;
reg   [20:0] p_s0_v_cast_reg_2886_pp1_iter8_reg;
reg   [20:0] p_s0_v_cast_reg_2886_pp1_iter9_reg;
reg   [20:0] p_s0_v_cast_reg_2886_pp1_iter10_reg;
reg   [20:0] p_s0_v_cast_reg_2886_pp1_iter11_reg;
reg   [20:0] p_s0_v_cast_reg_2886_pp1_iter12_reg;
reg   [20:0] p_s0_v_cast_reg_2886_pp1_iter13_reg;
wire   [12:0] tmp_28_fu_625_p1;
reg   [12:0] tmp_28_reg_2891;
reg   [12:0] tmp_28_reg_2891_pp1_iter1_reg;
reg   [12:0] tmp_28_reg_2891_pp1_iter2_reg;
reg   [12:0] tmp_28_reg_2891_pp1_iter3_reg;
reg   [12:0] tmp_28_reg_2891_pp1_iter4_reg;
reg   [12:0] tmp_28_reg_2891_pp1_iter5_reg;
reg   [12:0] tmp_28_reg_2891_pp1_iter6_reg;
reg   [12:0] tmp_28_reg_2891_pp1_iter7_reg;
reg   [12:0] tmp_28_reg_2891_pp1_iter8_reg;
reg   [12:0] tmp_28_reg_2891_pp1_iter9_reg;
reg   [12:0] tmp_28_reg_2891_pp1_iter10_reg;
reg   [12:0] tmp_28_reg_2891_pp1_iter11_reg;
reg   [12:0] tmp_28_reg_2891_pp1_iter12_reg;
reg   [12:0] tmp_28_reg_2891_pp1_iter13_reg;
wire   [11:0] tmp_29_fu_629_p1;
reg   [11:0] tmp_29_reg_2896;
reg   [11:0] tmp_29_reg_2896_pp1_iter1_reg;
reg   [11:0] tmp_29_reg_2896_pp1_iter2_reg;
reg   [11:0] tmp_29_reg_2896_pp1_iter3_reg;
reg   [11:0] tmp_29_reg_2896_pp1_iter4_reg;
reg   [11:0] tmp_29_reg_2896_pp1_iter5_reg;
reg   [11:0] tmp_29_reg_2896_pp1_iter6_reg;
reg   [11:0] tmp_29_reg_2896_pp1_iter7_reg;
reg   [11:0] tmp_29_reg_2896_pp1_iter8_reg;
reg   [11:0] tmp_29_reg_2896_pp1_iter9_reg;
reg   [11:0] tmp_29_reg_2896_pp1_iter10_reg;
reg   [11:0] tmp_29_reg_2896_pp1_iter11_reg;
reg   [11:0] tmp_29_reg_2896_pp1_iter12_reg;
reg   [11:0] tmp_29_reg_2896_pp1_iter13_reg;
wire   [10:0] tmp_30_fu_633_p1;
reg   [10:0] tmp_30_reg_2902;
reg   [10:0] tmp_30_reg_2902_pp1_iter1_reg;
reg   [10:0] tmp_30_reg_2902_pp1_iter2_reg;
reg   [10:0] tmp_30_reg_2902_pp1_iter3_reg;
reg   [10:0] tmp_30_reg_2902_pp1_iter4_reg;
reg   [10:0] tmp_30_reg_2902_pp1_iter5_reg;
reg   [10:0] tmp_30_reg_2902_pp1_iter6_reg;
reg   [10:0] tmp_30_reg_2902_pp1_iter7_reg;
reg   [10:0] tmp_30_reg_2902_pp1_iter8_reg;
reg   [10:0] tmp_30_reg_2902_pp1_iter9_reg;
reg   [10:0] tmp_30_reg_2902_pp1_iter10_reg;
reg   [10:0] tmp_30_reg_2902_pp1_iter11_reg;
reg   [10:0] tmp_30_reg_2902_pp1_iter12_reg;
reg   [10:0] tmp_30_reg_2902_pp1_iter13_reg;
wire   [19:0] idx_urem_fu_655_p3;
wire   [39:0] next_mul_fu_663_p2;
wire   [0:0] p_114_fu_731_p2;
reg   [0:0] p_114_reg_2922;
reg   [0:0] p_114_reg_2922_pp1_iter1_reg;
reg   [0:0] p_114_reg_2922_pp1_iter2_reg;
reg   [0:0] p_114_reg_2922_pp1_iter3_reg;
reg   [0:0] p_114_reg_2922_pp1_iter4_reg;
reg   [0:0] p_114_reg_2922_pp1_iter5_reg;
reg   [0:0] p_114_reg_2922_pp1_iter6_reg;
reg   [0:0] p_114_reg_2922_pp1_iter7_reg;
reg   [0:0] p_114_reg_2922_pp1_iter8_reg;
reg   [0:0] p_114_reg_2922_pp1_iter9_reg;
reg   [0:0] p_114_reg_2922_pp1_iter10_reg;
reg   [0:0] p_114_reg_2922_pp1_iter11_reg;
reg   [0:0] p_114_reg_2922_pp1_iter12_reg;
reg   [0:0] p_114_reg_2922_pp1_iter13_reg;
reg   [0:0] p_114_reg_2922_pp1_iter14_reg;
reg   [0:0] p_114_reg_2922_pp1_iter15_reg;
reg   [0:0] p_114_reg_2922_pp1_iter16_reg;
reg   [0:0] p_114_reg_2922_pp1_iter17_reg;
reg   [0:0] p_114_reg_2922_pp1_iter18_reg;
reg   [0:0] p_114_reg_2922_pp1_iter19_reg;
wire   [0:0] p_140_fu_737_p2;
reg   [0:0] p_140_reg_2930;
reg   [0:0] p_140_reg_2930_pp1_iter1_reg;
reg   [0:0] p_140_reg_2930_pp1_iter2_reg;
reg   [0:0] p_140_reg_2930_pp1_iter3_reg;
reg   [0:0] p_140_reg_2930_pp1_iter4_reg;
reg   [0:0] p_140_reg_2930_pp1_iter5_reg;
reg   [0:0] p_140_reg_2930_pp1_iter6_reg;
reg   [0:0] p_140_reg_2930_pp1_iter7_reg;
reg   [0:0] p_140_reg_2930_pp1_iter8_reg;
reg   [0:0] p_140_reg_2930_pp1_iter9_reg;
reg   [0:0] p_140_reg_2930_pp1_iter10_reg;
reg   [0:0] p_140_reg_2930_pp1_iter11_reg;
reg   [0:0] p_140_reg_2930_pp1_iter12_reg;
reg   [0:0] p_140_reg_2930_pp1_iter13_reg;
reg   [0:0] p_140_reg_2930_pp1_iter14_reg;
reg   [0:0] p_140_reg_2930_pp1_iter15_reg;
reg   [0:0] p_140_reg_2930_pp1_iter16_reg;
reg   [0:0] p_140_reg_2930_pp1_iter17_reg;
reg   [0:0] p_140_reg_2930_pp1_iter18_reg;
reg   [0:0] p_140_reg_2930_pp1_iter19_reg;
wire   [0:0] p_146_fu_743_p2;
reg   [0:0] p_146_reg_2937;
reg   [0:0] p_146_reg_2937_pp1_iter1_reg;
reg   [0:0] p_146_reg_2937_pp1_iter2_reg;
reg   [0:0] p_146_reg_2937_pp1_iter3_reg;
reg   [0:0] p_146_reg_2937_pp1_iter4_reg;
reg   [0:0] p_146_reg_2937_pp1_iter5_reg;
reg   [0:0] p_146_reg_2937_pp1_iter6_reg;
reg   [0:0] p_146_reg_2937_pp1_iter7_reg;
reg   [0:0] p_146_reg_2937_pp1_iter8_reg;
reg   [0:0] p_146_reg_2937_pp1_iter9_reg;
reg   [0:0] p_146_reg_2937_pp1_iter10_reg;
reg   [0:0] p_146_reg_2937_pp1_iter11_reg;
reg   [0:0] p_146_reg_2937_pp1_iter12_reg;
reg   [0:0] p_146_reg_2937_pp1_iter13_reg;
reg   [0:0] p_146_reg_2937_pp1_iter14_reg;
reg   [0:0] p_146_reg_2937_pp1_iter15_reg;
reg   [0:0] p_146_reg_2937_pp1_iter16_reg;
reg   [0:0] p_146_reg_2937_pp1_iter17_reg;
reg   [0:0] p_146_reg_2937_pp1_iter18_reg;
reg   [0:0] p_146_reg_2937_pp1_iter19_reg;
wire   [0:0] p_149_fu_749_p2;
reg   [0:0] p_149_reg_2942;
reg   [0:0] p_149_reg_2942_pp1_iter1_reg;
reg   [0:0] p_149_reg_2942_pp1_iter2_reg;
reg   [0:0] p_149_reg_2942_pp1_iter3_reg;
reg   [0:0] p_149_reg_2942_pp1_iter4_reg;
reg   [0:0] p_149_reg_2942_pp1_iter5_reg;
reg   [0:0] p_149_reg_2942_pp1_iter6_reg;
reg   [0:0] p_149_reg_2942_pp1_iter7_reg;
reg   [0:0] p_149_reg_2942_pp1_iter8_reg;
reg   [0:0] p_149_reg_2942_pp1_iter9_reg;
reg   [0:0] p_149_reg_2942_pp1_iter10_reg;
reg   [0:0] p_149_reg_2942_pp1_iter11_reg;
reg   [0:0] p_149_reg_2942_pp1_iter12_reg;
reg   [0:0] p_149_reg_2942_pp1_iter13_reg;
reg   [0:0] p_149_reg_2942_pp1_iter14_reg;
reg   [0:0] p_149_reg_2942_pp1_iter15_reg;
reg   [0:0] p_149_reg_2942_pp1_iter16_reg;
reg   [0:0] p_149_reg_2942_pp1_iter17_reg;
wire   [0:0] p_24_fu_759_p2;
reg   [0:0] p_24_reg_2948_pp1_iter16_reg;
reg   [0:0] p_24_reg_2948_pp1_iter17_reg;
reg   [0:0] p_24_reg_2948_pp1_iter18_reg;
reg   [0:0] p_24_reg_2948_pp1_iter19_reg;
wire   [39:0] next_mul1_fu_765_p2;
reg   [39:0] next_mul1_reg_2953;
reg    ap_enable_reg_pp1_iter14;
wire   [0:0] p_46_fu_836_p2;
reg   [0:0] p_46_reg_2958_pp1_iter16_reg;
reg   [0:0] p_46_reg_2958_pp1_iter17_reg;
reg   [0:0] p_46_reg_2958_pp1_iter18_reg;
wire   [8:0] p_66_fu_911_p2;
reg   [8:0] p_66_reg_2962;
wire   [9:0] p_76_fu_982_p2;
reg   [9:0] p_76_reg_2967;
wire   [0:0] p_103_fu_1064_p2;
reg   [0:0] p_103_reg_2973;
reg   [0:0] p_103_reg_2973_pp1_iter15_reg;
reg   [0:0] p_103_reg_2973_pp1_iter16_reg;
reg   [0:0] p_103_reg_2973_pp1_iter17_reg;
reg   [0:0] p_103_reg_2973_pp1_iter18_reg;
reg   [0:0] p_103_reg_2973_pp1_iter19_reg;
wire   [1:0] p_118_fu_1070_p2;
reg   [1:0] p_118_reg_2981;
reg   [1:0] p_118_reg_2981_pp1_iter15_reg;
reg   [1:0] p_118_reg_2981_pp1_iter16_reg;
reg   [1:0] p_118_reg_2981_pp1_iter17_reg;
wire   [0:0] p_122_fu_1076_p2;
reg   [0:0] p_122_reg_2990;
reg   [0:0] p_122_reg_2990_pp1_iter15_reg;
reg   [0:0] p_122_reg_2990_pp1_iter16_reg;
reg   [0:0] p_122_reg_2990_pp1_iter17_reg;
reg   [0:0] p_122_reg_2990_pp1_iter18_reg;
reg   [0:0] p_122_reg_2990_pp1_iter19_reg;
wire   [0:0] p_135_fu_1081_p2;
reg   [0:0] p_135_reg_2997;
reg   [0:0] p_135_reg_2997_pp1_iter15_reg;
reg   [0:0] p_135_reg_2997_pp1_iter16_reg;
reg   [0:0] p_135_reg_2997_pp1_iter17_reg;
reg   [0:0] p_135_reg_2997_pp1_iter18_reg;
wire   [0:0] p_148_fu_1086_p2;
reg   [0:0] p_148_reg_3002;
reg   [0:0] p_148_reg_3002_pp1_iter15_reg;
reg   [0:0] p_148_reg_3002_pp1_iter16_reg;
reg   [0:0] p_148_reg_3002_pp1_iter17_reg;
reg   [0:0] p_148_reg_3002_pp1_iter18_reg;
reg   [0:0] p_148_reg_3002_pp1_iter19_reg;
wire   [0:0] p_209_fu_1091_p2;
reg   [0:0] p_209_reg_3008;
reg   [0:0] p_209_reg_3008_pp1_iter15_reg;
reg   [0:0] p_209_reg_3008_pp1_iter16_reg;
reg   [0:0] p_209_reg_3008_pp1_iter17_reg;
reg   [0:0] p_209_reg_3008_pp1_iter18_reg;
reg   [0:0] p_209_reg_3008_pp1_iter19_reg;
wire   [0:0] p_79_fu_1140_p2;
wire   [4:0] Lo_assign_fu_1292_p4;
reg   [4:0] Lo_assign_reg_3027;
reg   [4:0] Lo_assign_reg_3027_pp1_iter19_reg;
wire   [5:0] Hi_assign_fu_1308_p2;
reg   [5:0] Hi_assign_reg_3033;
reg   [5:0] Hi_assign_reg_3033_pp1_iter19_reg;
wire   [0:0] tmp_43_fu_1318_p2;
reg   [0:0] tmp_43_reg_3041;
wire   [4:0] Lo_assign_1_fu_1343_p4;
reg   [4:0] Lo_assign_1_reg_3048;
reg   [4:0] Lo_assign_1_reg_3048_pp1_iter19_reg;
wire   [5:0] Hi_assign_1_fu_1361_p2;
reg   [5:0] Hi_assign_1_reg_3054;
reg   [5:0] Hi_assign_1_reg_3054_pp1_iter19_reg;
wire   [1:0] i0_t_cast_fu_1377_p1;
reg   [1:0] i0_t_cast_reg_3062;
reg   [1:0] i0_t_cast_reg_3062_pp1_iter19_reg;
wire   [0:0] tmp_77_fu_1381_p2;
reg   [0:0] tmp_77_reg_3068;
wire   [0:0] tmp_93_fu_1398_p3;
reg   [0:0] tmp_93_reg_3075;
reg   [0:0] tmp_93_reg_3075_pp1_iter19_reg;
wire   [4:0] Lo_assign_2_fu_1406_p4;
reg   [4:0] Lo_assign_2_reg_3081;
wire   [5:0] Hi_assign_2_fu_1424_p2;
reg   [5:0] Hi_assign_2_reg_3087;
reg   [5:0] Hi_assign_2_reg_3087_pp1_iter19_reg;
wire   [0:0] tmp_94_fu_1434_p2;
reg   [0:0] tmp_94_reg_3095;
wire   [0:0] tmp_110_fu_1440_p2;
reg   [0:0] tmp_110_reg_3102;
reg   [0:0] tmp_110_reg_3102_pp1_iter19_reg;
wire   [5:0] tmp_135_fu_1508_p2;
reg   [5:0] tmp_135_reg_3109;
reg   [5:0] tmp_135_reg_3109_pp1_iter19_reg;
wire   [39:0] tmp_138_fu_1518_p2;
reg   [39:0] tmp_138_reg_3114;
reg   [39:0] tmp_138_reg_3114_pp1_iter19_reg;
wire   [0:0] tmp_142_fu_1524_p2;
reg   [0:0] tmp_142_reg_3119;
reg   [0:0] tmp_142_reg_3119_pp1_iter19_reg;
wire   [0:0] tmp_158_fu_1530_p2;
reg   [0:0] tmp_158_reg_3126;
reg   [0:0] tmp_158_reg_3126_pp1_iter19_reg;
wire   [10:0] tmp35_fu_1784_p2;
reg   [10:0] tmp35_reg_3133;
reg   [10:0] tmp35_reg_3133_pp1_iter19_reg;
wire   [10:0] p_137_fu_2114_p2;
reg   [10:0] p_137_reg_3138;
wire   [5:0] tmp_159_fu_2120_p1;
reg   [5:0] tmp_159_reg_3143;
wire   [5:0] tmp_162_fu_2123_p2;
reg   [5:0] tmp_162_reg_3150;
reg   [7:0] tmp_53_reg_3155;
reg   [7:0] tmp_58_reg_3161;
wire   [7:0] p_214_fu_2655_p3;
reg   [7:0] p_214_reg_3168;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
wire    ap_CS_fsm_state4;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter15;
reg    ap_enable_reg_pp1_iter17;
reg    ap_enable_reg_pp1_iter18;
reg    ap_enable_reg_pp1_iter19;
reg    ap_enable_reg_pp1_iter20;
reg   [7:0] p_idata_buffer1_0_s_address0;
reg    p_idata_buffer1_0_s_ce0;
wire   [39:0] p_idata_buffer1_0_s_q0;
reg   [7:0] p_idata_buffer1_0_s_address1;
reg    p_idata_buffer1_0_s_ce1;
reg    p_idata_buffer1_0_s_we1;
reg   [39:0] p_idata_buffer1_0_s_d1;
reg   [7:0] p_idata_buffer1_1_s_address0;
reg    p_idata_buffer1_1_s_ce0;
wire   [39:0] p_idata_buffer1_1_s_q0;
reg   [7:0] p_idata_buffer1_1_s_address1;
reg    p_idata_buffer1_1_s_ce1;
reg    p_idata_buffer1_1_s_we1;
reg   [39:0] p_idata_buffer1_1_s_d1;
reg   [7:0] ap_phi_mux_p_idata_buffer1_it_s_phi_fu_403_p4;
reg   [39:0] ap_phi_mux_phi_mul1_phi_fu_437_p4;
wire   [63:0] tmp_9_fu_483_p1;
wire   [63:0] tmp_1_fu_539_p1;
wire   [63:0] tmp_15_fu_1177_p1;
wire   [63:0] tmp_16_fu_1182_p1;
wire   [63:0] tmp_18_fu_1240_p1;
wire   [63:0] tmp_19_fu_1245_p1;
reg    ap_block_pp1_stage0_01001;
reg   [39:0] p_idata_window_0_v_2_fu_220;
reg   [39:0] p_idata_window_0_v_fu_224;
reg   [39:0] p_idata_window_0_v_1_fu_228;
reg   [39:0] p_idata_window_1_v_2_fu_232;
reg   [39:0] p_idata_window_1_v_fu_236;
reg   [39:0] p_idata_window_1_v_1_fu_240;
reg   [39:0] p_idata_window_2_v_2_fu_244;
reg   [39:0] p_idata_window_2_v_fu_248;
reg   [39:0] p_idata_window_2_v_1_fu_252;
reg   [39:0] p_idata_window_2_v_7_fu_264;
reg   [31:0] p_idata_buffer1_it_2_fu_268;
wire   [31:0] p_idata_buffer1_0_6_fu_1256_p1;
reg   [31:0] p_idata_buffer1_it_1_fu_272;
wire   [31:0] p_idata_buffer1_1_7_fu_1193_p1;
reg   [39:0] p_idata_window_0_v_7_fu_276;
reg   [39:0] p_idata_window_0_v_8_fu_280;
reg   [39:0] p_idata_window_0_v_9_fu_284;
reg   [39:0] p_idata_window_1_v_7_fu_288;
reg   [39:0] p_idata_window_1_v_8_fu_292;
reg   [39:0] p_idata_window_1_v_9_fu_296;
reg   [39:0] p_idata_window_2_v_8_fu_300;
reg   [39:0] p_idata_window_2_v_9_fu_304;
reg   [39:0] p_idata_window_2_v_10_fu_308;
wire   [7:0] tmp_7_cast_fu_477_p2;
wire   [10:0] grp_fu_637_p0;
wire   [2:0] grp_fu_637_p1;
wire   [19:0] next_urem_fu_643_p2;
wire   [0:0] tmp_38_fu_649_p2;
wire   [8:0] tmp_27_fu_677_p4;
wire   [19:0] p_shl9_fu_687_p3;
wire   [15:0] p_shl_fu_699_p3;
wire   [20:0] p_shl10_cast_fu_707_p1;
wire   [20:0] p_shl9_cast_fu_695_p1;
wire   [20:0] tmp_23_fu_711_p2;
wire   [20:0] p_107_fu_717_p2;
wire   [0:0] tmp_41_fu_669_p3;
wire   [0:0] tmp_42_fu_723_p3;
wire   [2:0] grp_fu_637_p2;
wire   [2:0] tmp_31_fu_755_p1;
wire   [23:0] mul_fu_2662_p2;
wire   [10:0] tmp_5_fu_774_p4;
wire   [9:0] tmp_fu_787_p4;
wire   [11:0] p_35_cast_fu_783_p1;
wire   [11:0] p_shl1_fu_796_p3;
wire   [11:0] tmp_6_fu_804_p2;
wire   [11:0] p_37_fu_810_p2;
wire   [0:0] tmp_32_fu_815_p3;
wire   [1:0] tmp_7_fu_823_p4;
wire   [1:0] p_44_cast_fu_832_p1;
wire   [7:0] tmp_17_fu_851_p4;
wire   [11:0] p_shl2_fu_860_p3;
wire   [9:0] p_shl3_fu_872_p3;
wire   [12:0] p_shl3_cast_fu_880_p1;
wire   [12:0] p_shl2_cast_fu_868_p1;
wire   [12:0] tmp_10_fu_884_p2;
wire   [12:0] p_59_fu_890_p2;
wire   [0:0] tmp_33_fu_895_p3;
wire   [8:0] p_60_cast_fu_903_p3;
wire   [8:0] p_57_cast1_fu_842_p4;
wire   [8:0] tmp_34_fu_917_p4;
wire   [19:0] p_shl4_fu_931_p3;
wire   [15:0] p_shl5_fu_943_p3;
wire   [20:0] p_shl5_cast_fu_951_p1;
wire   [20:0] p_shl4_cast_fu_939_p1;
wire   [20:0] tmp_12_fu_955_p2;
wire   [20:0] p_69_fu_961_p2;
wire   [0:0] tmp_35_fu_966_p3;
wire   [9:0] p_70_1_cast_fu_974_p3;
wire   [9:0] p_67_cast_fu_927_p1;
wire   [23:0] mul3_fu_2673_p2;
wire   [10:0] tmp_20_fu_991_p4;
wire   [9:0] tmp_22_fu_1004_p4;
wire   [11:0] p_93_cast_fu_1000_p1;
wire   [11:0] p_shl8_fu_1013_p3;
wire   [11:0] tmp_21_fu_1021_p2;
wire   [11:0] p_95_fu_1027_p2;
wire   [0:0] tmp_39_fu_1032_p3;
wire   [0:0] tmp_40_fu_1057_p3;
wire   [1:0] tmp_25_fu_1040_p3;
wire   [1:0] tmp_26_fu_1048_p4;
wire   [16:0] p_shl6_fu_1100_p3;
wire   [16:0] p_neg1_fu_1107_p2;
wire   [14:0] p_shl7_fu_1117_p3;
wire  signed [17:0] p_neg1_cast_fu_1113_p1;
wire  signed [17:0] p_shl7_cast_fu_1124_p1;
wire   [17:0] tmp_13_fu_1128_p2;
wire  signed [17:0] p_66_cast_fu_1097_p1;
wire   [17:0] p_78_fu_1134_p2;
wire   [7:0] tmp_36_fu_1167_p1;
wire   [7:0] tmp_33_cast_fu_1171_p2;
wire   [7:0] p_idata_buffer1_1_6_fu_1187_p2;
wire   [7:0] tmp_37_fu_1230_p1;
wire   [7:0] tmp_39_cast_fu_1234_p2;
wire   [7:0] p_idata_buffer1_0_5_fu_1250_p2;
wire   [5:0] Lo_assign_cast1_fu_1300_p1;
wire   [31:0] Lo_assign_cast_fu_1304_p1;
wire   [31:0] Hi_assign_cast_fu_1314_p1;
wire   [2:0] p_118_cast345_cast_fu_1289_p1;
wire   [2:0] p_124_fu_1324_p2;
wire   [1:0] p_126_fu_1338_p2;
wire   [5:0] Lo_assign_1_cast1_fu_1353_p1;
wire   [0:0] tmp_76_fu_1330_p3;
wire   [0:0] not_s_fu_1371_p2;
wire   [31:0] Lo_assign_1_cast_fu_1357_p1;
wire   [31:0] Hi_assign_1_cast_fu_1367_p1;
wire   [2:0] p_130_fu_1387_p2;
wire   [1:0] p_132_fu_1393_p2;
wire   [5:0] Lo_assign_2_cast1_fu_1416_p1;
wire   [31:0] Lo_assign_2_cast_fu_1420_p1;
wire   [31:0] Hi_assign_2_cast_fu_1430_p1;
wire   [5:0] tmp_127_fu_1452_p1;
wire   [0:0] tmp_126_fu_1446_p2;
wire   [5:0] tmp_129_fu_1466_p2;
wire   [5:0] tmp_131_fu_1478_p2;
reg   [39:0] tmp_128_fu_1456_p4;
wire   [5:0] tmp_130_fu_1472_p2;
wire   [5:0] tmp_132_fu_1484_p3;
wire   [5:0] tmp_134_fu_1500_p3;
wire   [39:0] tmp_133_fu_1492_p3;
wire   [39:0] tmp_136_fu_1514_p1;
wire   [1:0] p_Val2_13_fu_1536_p4;
wire   [39:0] p_Val2_13_fu_1536_p5;
wire   [5:0] tmp_175_fu_1554_p1;
wire   [0:0] tmp_174_fu_1548_p2;
wire   [5:0] tmp_177_fu_1568_p2;
wire   [5:0] tmp_179_fu_1580_p2;
reg   [39:0] tmp_176_fu_1558_p4;
wire   [5:0] tmp_178_fu_1574_p2;
wire   [5:0] tmp_180_fu_1586_p3;
wire   [5:0] tmp_182_fu_1602_p3;
wire   [5:0] tmp_183_fu_1610_p2;
wire   [39:0] tmp_181_fu_1594_p3;
wire   [39:0] tmp_184_fu_1616_p1;
wire   [39:0] tmp_185_fu_1620_p1;
wire   [39:0] tmp_186_fu_1624_p2;
wire   [39:0] tmp_187_fu_1630_p2;
wire   [39:0] p_Result_13_fu_1636_p2;
wire   [0:0] tmp_51_fu_1646_p2;
wire   [9:0] tmp_189_fu_1642_p1;
wire   [9:0] p_162_fu_1650_p3;
wire   [39:0] p_Val2_14_fu_1662_p3;
wire   [5:0] tmp_191_fu_1676_p1;
wire   [0:0] tmp_190_fu_1670_p2;
wire   [5:0] tmp_193_fu_1690_p2;
wire   [5:0] tmp_195_fu_1702_p2;
reg   [39:0] tmp_192_fu_1680_p4;
wire   [5:0] tmp_194_fu_1696_p2;
wire   [5:0] tmp_196_fu_1708_p3;
wire   [5:0] tmp_198_fu_1724_p3;
wire   [5:0] tmp_199_fu_1732_p2;
wire   [39:0] tmp_197_fu_1716_p3;
wire   [39:0] tmp_200_fu_1738_p1;
wire   [39:0] tmp_201_fu_1742_p1;
wire   [39:0] tmp_202_fu_1746_p2;
wire   [39:0] tmp_203_fu_1752_p2;
wire   [39:0] p_Result_14_fu_1758_p2;
wire   [0:0] tmp_52_fu_1768_p2;
wire   [9:0] tmp_205_fu_1764_p1;
wire   [9:0] p_167_fu_1772_p3;
wire   [10:0] p_167_cast_cast_fu_1780_p1;
wire   [10:0] p_162_cast_cast_fu_1658_p1;
wire   [5:0] tmp_44_fu_1820_p1;
wire   [5:0] tmp_46_fu_1833_p2;
wire   [5:0] tmp_48_fu_1844_p2;
reg   [39:0] tmp_45_fu_1823_p4;
wire   [5:0] tmp_47_fu_1838_p2;
wire   [5:0] tmp_60_fu_1849_p3;
wire   [5:0] tmp_65_fu_1863_p3;
wire   [5:0] tmp_66_fu_1870_p2;
wire   [39:0] tmp_63_fu_1856_p3;
wire   [39:0] tmp_67_fu_1876_p1;
wire   [39:0] tmp_70_fu_1880_p1;
wire   [39:0] tmp_73_fu_1884_p2;
wire   [39:0] tmp_74_fu_1890_p2;
wire   [39:0] p_Val2_8_fu_1902_p5;
wire   [5:0] tmp_78_fu_1913_p1;
wire   [5:0] tmp_80_fu_1926_p2;
wire   [5:0] tmp_82_fu_1937_p2;
reg   [39:0] tmp_79_fu_1916_p4;
wire   [5:0] tmp_81_fu_1931_p2;
wire   [5:0] tmp_83_fu_1942_p3;
wire   [5:0] tmp_85_fu_1956_p3;
wire   [5:0] tmp_86_fu_1963_p2;
wire   [39:0] tmp_84_fu_1949_p3;
wire   [39:0] tmp_87_fu_1969_p1;
wire   [39:0] tmp_88_fu_1973_p1;
wire   [39:0] tmp_89_fu_1977_p2;
wire   [39:0] tmp_90_fu_1983_p2;
wire   [39:0] p_Result_7_fu_1989_p2;
wire   [9:0] tmp_92_fu_1995_p1;
wire   [9:0] p_129_fu_1999_p3;
wire   [39:0] p_Val2_6_fu_2010_p3;
wire   [5:0] tmp_95_fu_2017_p1;
wire   [5:0] tmp_97_fu_2030_p2;
wire   [5:0] tmp_99_fu_2041_p2;
reg   [39:0] tmp_96_fu_2020_p4;
wire   [5:0] tmp_98_fu_2035_p2;
wire   [5:0] tmp_100_fu_2046_p3;
wire   [5:0] tmp_102_fu_2060_p3;
wire   [5:0] tmp_103_fu_2067_p2;
wire   [39:0] tmp_101_fu_2053_p3;
wire   [39:0] tmp_104_fu_2073_p1;
wire   [39:0] tmp_105_fu_2077_p1;
wire   [39:0] tmp_106_fu_2081_p2;
wire   [39:0] tmp_107_fu_2087_p2;
wire   [39:0] p_Result_8_fu_2093_p2;
wire   [9:0] tmp_109_fu_2099_p1;
wire   [9:0] p_136_fu_2103_p3;
wire   [10:0] p_129_cast_fu_2006_p1;
wire   [10:0] p_136_cast_fu_2110_p1;
wire   [39:0] p_Result_s_fu_1896_p2;
wire   [0:0] p_116_fu_2163_p2;
wire   [0:0] p_104_fu_2158_p2;
wire   [5:0] tmp_111_fu_2185_p1;
wire   [5:0] tmp_113_fu_2198_p2;
wire   [5:0] tmp_115_fu_2209_p2;
reg   [39:0] tmp_112_fu_2188_p4;
wire   [5:0] tmp_114_fu_2203_p2;
wire   [5:0] tmp_116_fu_2214_p3;
wire   [5:0] tmp_118_fu_2228_p3;
wire   [5:0] tmp_119_fu_2235_p2;
wire   [39:0] tmp_117_fu_2221_p3;
wire   [39:0] tmp_120_fu_2241_p1;
wire   [39:0] tmp_121_fu_2245_p1;
wire   [39:0] tmp_122_fu_2249_p2;
wire   [39:0] tmp_123_fu_2255_p2;
wire   [39:0] p_Result_9_fu_2261_p2;
wire   [9:0] tmp_125_fu_2267_p1;
wire   [9:0] p_143_fu_2271_p3;
wire   [39:0] tmp_137_fu_2282_p1;
wire   [39:0] tmp_139_fu_2285_p2;
wire   [39:0] p_Result_10_fu_2291_p2;
wire   [9:0] tmp_141_fu_2296_p1;
wire   [9:0] p_147_fu_2300_p3;
wire   [39:0] p_Val2_11_fu_2311_p5;
wire   [5:0] tmp_143_fu_2322_p1;
wire   [5:0] tmp_145_fu_2335_p2;
wire   [5:0] tmp_147_fu_2346_p2;
reg   [39:0] tmp_144_fu_2325_p4;
wire   [5:0] tmp_146_fu_2340_p2;
wire   [5:0] tmp_148_fu_2351_p3;
wire   [5:0] tmp_150_fu_2365_p3;
wire   [5:0] tmp_151_fu_2372_p2;
wire   [39:0] tmp_149_fu_2358_p3;
wire   [39:0] tmp_152_fu_2378_p1;
wire   [39:0] tmp_153_fu_2382_p1;
wire   [39:0] tmp_154_fu_2386_p2;
wire   [39:0] tmp_155_fu_2392_p2;
wire   [39:0] p_Result_11_fu_2398_p2;
wire   [0:0] tmp_49_fu_2408_p2;
wire   [9:0] tmp_157_fu_2404_p1;
wire   [9:0] p_153_fu_2412_p3;
wire   [39:0] p_Val2_12_fu_2424_p3;
wire   [5:0] tmp_161_fu_2441_p2;
wire   [5:0] tmp_163_fu_2445_p2;
reg   [39:0] tmp_160_fu_2431_p4;
wire   [5:0] tmp_164_fu_2449_p3;
wire   [5:0] tmp_166_fu_2463_p3;
wire   [5:0] tmp_167_fu_2468_p2;
wire   [39:0] tmp_165_fu_2456_p3;
wire   [39:0] tmp_168_fu_2474_p1;
wire   [39:0] tmp_169_fu_2478_p1;
wire   [39:0] tmp_170_fu_2482_p2;
wire   [39:0] tmp_171_fu_2488_p2;
wire   [39:0] p_Result_12_fu_2494_p2;
wire   [0:0] tmp_50_fu_2504_p2;
wire   [9:0] tmp_173_fu_2500_p1;
wire   [9:0] p_157_fu_2508_p3;
wire   [10:0] p_153_cast_fu_2420_p1;
wire   [10:0] p_157_cast_fu_2516_p1;
wire   [10:0] p_158_fu_2520_p2;
wire   [11:0] p_158_cast_fu_2526_p1;
wire   [11:0] tmp35_cast_fu_2530_p1;
wire   [10:0] p_143_cast1_fu_2278_p1;
wire   [10:0] p_147_cast1_fu_2307_p1;
wire   [10:0] p_172_fu_2539_p2;
wire   [11:0] p_137_cast_fu_2177_p1;
wire   [11:0] tmp36_cast_fu_2545_p1;
wire   [11:0] p_168_fu_2533_p2;
wire   [0:0] p_138_fu_2180_p2;
wire   [7:0] tmp_54_fu_2559_p4;
wire   [7:0] tmp_55_fu_2569_p4;
wire   [0:0] p_121_fu_2172_p2;
wire   [7:0] tmp_56_fu_2579_p3;
wire   [0:0] tmp_24_fu_2168_p2;
wire   [7:0] tmp_57_fu_2587_p3;
wire   [11:0] p_180_fu_2549_p2;
wire   [0:0] p_182_fu_2555_p2;
wire   [7:0] tmp_61_fu_2601_p4;
wire   [7:0] tmp_62_fu_2611_p3;
wire   [7:0] tmp_68_fu_2626_p3;
wire   [7:0] tmp_69_fu_2632_p3;
wire   [7:0] tmp_64_fu_2618_p3;
wire   [7:0] tmp_71_fu_2640_p3;
wire   [7:0] tmp_59_fu_2594_p3;
wire   [7:0] tmp_72_fu_2648_p3;
wire   [10:0] mul_fu_2662_p0;
wire   [12:0] mul_fu_2662_p1;
wire   [12:0] mul3_fu_2673_p0;
wire   [10:0] mul3_fu_2673_p1;
reg    grp_fu_637_ce;
wire    ap_CS_fsm_state27;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [23:0] mul3_fu_2673_p10;
wire   [23:0] mul_fu_2662_p00;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 ap_enable_reg_pp1_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter17 = 1'b0;
#0 ap_enable_reg_pp1_iter18 = 1'b0;
#0 ap_enable_reg_pp1_iter19 = 1'b0;
#0 ap_enable_reg_pp1_iter20 = 1'b0;
end

demosaic_p_idata_bkb #(
    .DataWidth( 40 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_idata_buffer1_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_idata_buffer1_0_s_address0),
    .ce0(p_idata_buffer1_0_s_ce0),
    .q0(p_idata_buffer1_0_s_q0),
    .address1(p_idata_buffer1_0_s_address1),
    .ce1(p_idata_buffer1_0_s_ce1),
    .we1(p_idata_buffer1_0_s_we1),
    .d1(p_idata_buffer1_0_s_d1)
);

demosaic_p_idata_bkb #(
    .DataWidth( 40 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_idata_buffer1_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_idata_buffer1_1_s_address0),
    .ce0(p_idata_buffer1_1_s_ce0),
    .q0(p_idata_buffer1_1_s_q0),
    .address1(p_idata_buffer1_1_s_address1),
    .ce1(p_idata_buffer1_1_s_ce1),
    .we1(p_idata_buffer1_1_s_we1),
    .d1(p_idata_buffer1_1_s_d1)
);

demosaic_root_uredEe #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
demosaic_root_uredEe_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_637_p0),
    .din1(grp_fu_637_p1),
    .ce(grp_fu_637_ce),
    .dout(grp_fu_637_p2)
);

demosaic_root_muxeOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 40 ))
demosaic_root_muxeOg_U8(
    .din0(p_idata_window_2_v_10_fu_308),
    .din1(p_idata_window_2_v_9_fu_304),
    .din2(p_idata_window_2_v_8_fu_300),
    .din3(p_Val2_13_fu_1536_p4),
    .dout(p_Val2_13_fu_1536_p5)
);

demosaic_root_muxeOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 40 ))
demosaic_root_muxeOg_U9(
    .din0(p_idata_window_1_v_9_fu_296),
    .din1(p_idata_window_1_v_8_fu_292),
    .din2(p_idata_window_1_v_7_fu_288),
    .din3(i0_t_cast_reg_3062),
    .dout(p_Val2_8_fu_1902_p5)
);

demosaic_root_muxeOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 40 ))
demosaic_root_muxeOg_U10(
    .din0(p_idata_window_0_v_9_fu_284),
    .din1(p_idata_window_0_v_8_fu_280),
    .din2(p_idata_window_0_v_7_fu_276),
    .din3(i0_t_cast_reg_3062_pp1_iter19_reg),
    .dout(p_Val2_11_fu_2311_p5)
);

demosaic_root_mulfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
demosaic_root_mulfYi_U11(
    .din0(mul_fu_2662_p0),
    .din1(mul_fu_2662_p1),
    .dout(mul_fu_2662_p2)
);

demosaic_root_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 24 ))
demosaic_root_mulg8j_U12(
    .din0(mul3_fu_2673_p0),
    .din1(mul3_fu_2673_p1),
    .dout(mul3_fu_2673_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond2_fu_465_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state5)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter20 <= ap_enable_reg_pp1_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter21 <= ap_enable_reg_pp1_iter20;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter21 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_4_reg_445 <= 20'd0;
    end else if (((exitcond_fu_609_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_4_reg_445 <= idx_urem_fu_655_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((p_46_reg_2958_pp1_iter16_reg == 1'd1) & (p_24_reg_2948_pp1_iter16_reg == 1'd1) & (ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
                p_idata_buffer1_it_1_fu_272[7 : 0] <= p_idata_buffer1_1_7_fu_1193_p1[7 : 0];
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
                p_idata_buffer1_it_1_fu_272[0] <= 1'b1;
        p_idata_buffer1_it_1_fu_272[1] <= 1'b0;
        p_idata_buffer1_it_1_fu_272[2] <= 1'b0;
        p_idata_buffer1_it_1_fu_272[3] <= 1'b0;
        p_idata_buffer1_it_1_fu_272[4] <= 1'b0;
        p_idata_buffer1_it_1_fu_272[5] <= 1'b1;
        p_idata_buffer1_it_1_fu_272[6] <= 1'b0;
        p_idata_buffer1_it_1_fu_272[7] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_46_reg_2958_pp1_iter17_reg == 1'd1) & (p_24_reg_2948_pp1_iter17_reg == 1'd1) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
                p_idata_buffer1_it_2_fu_268[7 : 0] <= p_idata_buffer1_0_6_fu_1256_p1[7 : 0];
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
                p_idata_buffer1_it_2_fu_268[0] <= 1'b1;
        p_idata_buffer1_it_2_fu_268[1] <= 1'b0;
        p_idata_buffer1_it_2_fu_268[2] <= 1'b0;
        p_idata_buffer1_it_2_fu_268[3] <= 1'b0;
        p_idata_buffer1_it_2_fu_268[4] <= 1'b0;
        p_idata_buffer1_it_2_fu_268[5] <= 1'b1;
        p_idata_buffer1_it_2_fu_268[6] <= 1'b0;
        p_idata_buffer1_it_2_fu_268[7] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_2737 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_idata_buffer1_it_s_reg_399 <= p_idata_buffer1_1_1_reg_2741;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_idata_buffer1_it_s_reg_399 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((p_46_reg_2958_pp1_iter18_reg == 1'd1) & (p_24_reg_2948_pp1_iter18_reg == 1'd1) & (ap_enable_reg_pp1_iter19 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_idata_window_0_v_7_fu_276 <= p_idata_buffer1_0_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_idata_window_0_v_7_fu_276 <= p_idata_window_0_v_1_fu_228;
    end
end

always @ (posedge ap_clk) begin
    if (((p_46_reg_2958_pp1_iter18_reg == 1'd1) & (p_24_reg_2948_pp1_iter18_reg == 1'd1) & (ap_enable_reg_pp1_iter19 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_idata_window_0_v_8_fu_280 <= p_idata_window_0_v_7_fu_276;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_idata_window_0_v_8_fu_280 <= p_idata_window_0_v_4_reg_2761;
    end
end

always @ (posedge ap_clk) begin
    if (((p_46_reg_2958_pp1_iter18_reg == 1'd1) & (p_24_reg_2948_pp1_iter18_reg == 1'd1) & (ap_enable_reg_pp1_iter19 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_idata_window_0_v_9_fu_284 <= p_idata_window_0_v_8_fu_280;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_idata_window_0_v_9_fu_284 <= p_idata_window_0_v_3_reg_2756;
    end
end

always @ (posedge ap_clk) begin
    if (((p_46_reg_2958_pp1_iter17_reg == 1'd1) & (p_24_reg_2948_pp1_iter17_reg == 1'd1) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_idata_window_1_v_7_fu_288 <= p_idata_buffer1_1_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_idata_window_1_v_7_fu_288 <= p_idata_window_1_v_1_fu_240;
    end
end

always @ (posedge ap_clk) begin
    if (((p_46_reg_2958_pp1_iter17_reg == 1'd1) & (p_24_reg_2948_pp1_iter17_reg == 1'd1) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_idata_window_1_v_8_fu_292 <= p_idata_window_1_v_7_fu_288;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_idata_window_1_v_8_fu_292 <= p_idata_window_1_v_4_reg_2771;
    end
end

always @ (posedge ap_clk) begin
    if (((p_46_reg_2958_pp1_iter17_reg == 1'd1) & (p_24_reg_2948_pp1_iter17_reg == 1'd1) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_idata_window_1_v_9_fu_296 <= p_idata_window_1_v_8_fu_292;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_idata_window_1_v_9_fu_296 <= p_idata_window_1_v_3_reg_2766;
    end
end

always @ (posedge ap_clk) begin
    if (((p_46_reg_2958_pp1_iter16_reg == 1'd1) & (p_24_reg_2948_pp1_iter16_reg == 1'd1) & (ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_idata_window_2_v_10_fu_308 <= p_idata_window_2_v_9_fu_304;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_idata_window_2_v_10_fu_308 <= p_idata_window_2_v_3_reg_2776;
    end
end

always @ (posedge ap_clk) begin
    if (((p_46_reg_2958_pp1_iter16_reg == 1'd1) & (p_24_reg_2948_pp1_iter16_reg == 1'd1) & (ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_idata_window_2_v_8_fu_300 <= p_idata_window_2_v_7_fu_264;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_idata_window_2_v_8_fu_300 <= p_idata_window_2_v_1_fu_252;
    end
end

always @ (posedge ap_clk) begin
    if (((p_46_reg_2958_pp1_iter16_reg == 1'd1) & (p_24_reg_2948_pp1_iter16_reg == 1'd1) & (ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_idata_window_2_v_9_fu_304 <= p_idata_window_2_v_8_fu_300;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_idata_window_2_v_9_fu_304 <= p_idata_window_2_v_4_reg_2781;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_s0_v_reg_411 <= 20'd0;
    end else if (((exitcond_fu_609_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_s0_v_reg_411 <= p_s0_v76_fu_615_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_mul1_reg_433 <= 40'd0;
    end else if (((exitcond_reg_2877_pp1_iter14_reg == 1'd0) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        phi_mul1_reg_433 <= next_mul1_reg_2953;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_mul_reg_422 <= 40'd0;
    end else if (((exitcond_fu_609_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        phi_mul_reg_422 <= next_mul_fu_663_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_2877_pp1_iter17_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        Hi_assign_1_reg_3054[5 : 1] <= Hi_assign_1_fu_1361_p2[5 : 1];
        Hi_assign_2_reg_3087[5 : 1] <= Hi_assign_2_fu_1424_p2[5 : 1];
        Hi_assign_reg_3033[5 : 1] <= Hi_assign_fu_1308_p2[5 : 1];
        Lo_assign_1_reg_3048[4 : 1] <= Lo_assign_1_fu_1343_p4[4 : 1];
        Lo_assign_2_reg_3081[4 : 1] <= Lo_assign_2_fu_1406_p4[4 : 1];
        Lo_assign_reg_3027[4 : 1] <= Lo_assign_fu_1292_p4[4 : 1];
        i0_t_cast_reg_3062[0] <= i0_t_cast_fu_1377_p1[0];
        tmp35_reg_3133 <= tmp35_fu_1784_p2;
        tmp_142_reg_3119 <= tmp_142_fu_1524_p2;
        tmp_158_reg_3126 <= tmp_158_fu_1530_p2;
        tmp_43_reg_3041 <= tmp_43_fu_1318_p2;
        tmp_93_reg_3075 <= p_130_fu_1387_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        Hi_assign_1_reg_3054_pp1_iter19_reg[5 : 1] <= Hi_assign_1_reg_3054[5 : 1];
        Hi_assign_2_reg_3087_pp1_iter19_reg[5 : 1] <= Hi_assign_2_reg_3087[5 : 1];
        Hi_assign_reg_3033_pp1_iter19_reg[5 : 1] <= Hi_assign_reg_3033[5 : 1];
        Lo_assign_1_reg_3048_pp1_iter19_reg[4 : 1] <= Lo_assign_1_reg_3048[4 : 1];
        Lo_assign_reg_3027_pp1_iter19_reg[4 : 1] <= Lo_assign_reg_3027[4 : 1];
        exitcond_reg_2877_pp1_iter10_reg <= exitcond_reg_2877_pp1_iter9_reg;
        exitcond_reg_2877_pp1_iter11_reg <= exitcond_reg_2877_pp1_iter10_reg;
        exitcond_reg_2877_pp1_iter12_reg <= exitcond_reg_2877_pp1_iter11_reg;
        exitcond_reg_2877_pp1_iter13_reg <= exitcond_reg_2877_pp1_iter12_reg;
        exitcond_reg_2877_pp1_iter14_reg <= exitcond_reg_2877_pp1_iter13_reg;
        exitcond_reg_2877_pp1_iter15_reg <= exitcond_reg_2877_pp1_iter14_reg;
        exitcond_reg_2877_pp1_iter16_reg <= exitcond_reg_2877_pp1_iter15_reg;
        exitcond_reg_2877_pp1_iter17_reg <= exitcond_reg_2877_pp1_iter16_reg;
        exitcond_reg_2877_pp1_iter18_reg <= exitcond_reg_2877_pp1_iter17_reg;
        exitcond_reg_2877_pp1_iter19_reg <= exitcond_reg_2877_pp1_iter18_reg;
        exitcond_reg_2877_pp1_iter20_reg <= exitcond_reg_2877_pp1_iter19_reg;
        exitcond_reg_2877_pp1_iter2_reg <= exitcond_reg_2877_pp1_iter1_reg;
        exitcond_reg_2877_pp1_iter3_reg <= exitcond_reg_2877_pp1_iter2_reg;
        exitcond_reg_2877_pp1_iter4_reg <= exitcond_reg_2877_pp1_iter3_reg;
        exitcond_reg_2877_pp1_iter5_reg <= exitcond_reg_2877_pp1_iter4_reg;
        exitcond_reg_2877_pp1_iter6_reg <= exitcond_reg_2877_pp1_iter5_reg;
        exitcond_reg_2877_pp1_iter7_reg <= exitcond_reg_2877_pp1_iter6_reg;
        exitcond_reg_2877_pp1_iter8_reg <= exitcond_reg_2877_pp1_iter7_reg;
        exitcond_reg_2877_pp1_iter9_reg <= exitcond_reg_2877_pp1_iter8_reg;
        i0_t_cast_reg_3062_pp1_iter19_reg[0] <= i0_t_cast_reg_3062[0];
        p_103_reg_2973_pp1_iter15_reg <= p_103_reg_2973;
        p_103_reg_2973_pp1_iter16_reg <= p_103_reg_2973_pp1_iter15_reg;
        p_103_reg_2973_pp1_iter17_reg <= p_103_reg_2973_pp1_iter16_reg;
        p_103_reg_2973_pp1_iter18_reg <= p_103_reg_2973_pp1_iter17_reg;
        p_103_reg_2973_pp1_iter19_reg <= p_103_reg_2973_pp1_iter18_reg;
        p_114_reg_2922_pp1_iter10_reg <= p_114_reg_2922_pp1_iter9_reg;
        p_114_reg_2922_pp1_iter11_reg <= p_114_reg_2922_pp1_iter10_reg;
        p_114_reg_2922_pp1_iter12_reg <= p_114_reg_2922_pp1_iter11_reg;
        p_114_reg_2922_pp1_iter13_reg <= p_114_reg_2922_pp1_iter12_reg;
        p_114_reg_2922_pp1_iter14_reg <= p_114_reg_2922_pp1_iter13_reg;
        p_114_reg_2922_pp1_iter15_reg <= p_114_reg_2922_pp1_iter14_reg;
        p_114_reg_2922_pp1_iter16_reg <= p_114_reg_2922_pp1_iter15_reg;
        p_114_reg_2922_pp1_iter17_reg <= p_114_reg_2922_pp1_iter16_reg;
        p_114_reg_2922_pp1_iter18_reg <= p_114_reg_2922_pp1_iter17_reg;
        p_114_reg_2922_pp1_iter19_reg <= p_114_reg_2922_pp1_iter18_reg;
        p_114_reg_2922_pp1_iter2_reg <= p_114_reg_2922_pp1_iter1_reg;
        p_114_reg_2922_pp1_iter3_reg <= p_114_reg_2922_pp1_iter2_reg;
        p_114_reg_2922_pp1_iter4_reg <= p_114_reg_2922_pp1_iter3_reg;
        p_114_reg_2922_pp1_iter5_reg <= p_114_reg_2922_pp1_iter4_reg;
        p_114_reg_2922_pp1_iter6_reg <= p_114_reg_2922_pp1_iter5_reg;
        p_114_reg_2922_pp1_iter7_reg <= p_114_reg_2922_pp1_iter6_reg;
        p_114_reg_2922_pp1_iter8_reg <= p_114_reg_2922_pp1_iter7_reg;
        p_114_reg_2922_pp1_iter9_reg <= p_114_reg_2922_pp1_iter8_reg;
        p_118_reg_2981_pp1_iter15_reg <= p_118_reg_2981;
        p_118_reg_2981_pp1_iter16_reg <= p_118_reg_2981_pp1_iter15_reg;
        p_118_reg_2981_pp1_iter17_reg <= p_118_reg_2981_pp1_iter16_reg;
        p_122_reg_2990_pp1_iter15_reg <= p_122_reg_2990;
        p_122_reg_2990_pp1_iter16_reg <= p_122_reg_2990_pp1_iter15_reg;
        p_122_reg_2990_pp1_iter17_reg <= p_122_reg_2990_pp1_iter16_reg;
        p_122_reg_2990_pp1_iter18_reg <= p_122_reg_2990_pp1_iter17_reg;
        p_122_reg_2990_pp1_iter19_reg <= p_122_reg_2990_pp1_iter18_reg;
        p_135_reg_2997_pp1_iter15_reg <= p_135_reg_2997;
        p_135_reg_2997_pp1_iter16_reg <= p_135_reg_2997_pp1_iter15_reg;
        p_135_reg_2997_pp1_iter17_reg <= p_135_reg_2997_pp1_iter16_reg;
        p_135_reg_2997_pp1_iter18_reg <= p_135_reg_2997_pp1_iter17_reg;
        p_140_reg_2930_pp1_iter10_reg <= p_140_reg_2930_pp1_iter9_reg;
        p_140_reg_2930_pp1_iter11_reg <= p_140_reg_2930_pp1_iter10_reg;
        p_140_reg_2930_pp1_iter12_reg <= p_140_reg_2930_pp1_iter11_reg;
        p_140_reg_2930_pp1_iter13_reg <= p_140_reg_2930_pp1_iter12_reg;
        p_140_reg_2930_pp1_iter14_reg <= p_140_reg_2930_pp1_iter13_reg;
        p_140_reg_2930_pp1_iter15_reg <= p_140_reg_2930_pp1_iter14_reg;
        p_140_reg_2930_pp1_iter16_reg <= p_140_reg_2930_pp1_iter15_reg;
        p_140_reg_2930_pp1_iter17_reg <= p_140_reg_2930_pp1_iter16_reg;
        p_140_reg_2930_pp1_iter18_reg <= p_140_reg_2930_pp1_iter17_reg;
        p_140_reg_2930_pp1_iter19_reg <= p_140_reg_2930_pp1_iter18_reg;
        p_140_reg_2930_pp1_iter2_reg <= p_140_reg_2930_pp1_iter1_reg;
        p_140_reg_2930_pp1_iter3_reg <= p_140_reg_2930_pp1_iter2_reg;
        p_140_reg_2930_pp1_iter4_reg <= p_140_reg_2930_pp1_iter3_reg;
        p_140_reg_2930_pp1_iter5_reg <= p_140_reg_2930_pp1_iter4_reg;
        p_140_reg_2930_pp1_iter6_reg <= p_140_reg_2930_pp1_iter5_reg;
        p_140_reg_2930_pp1_iter7_reg <= p_140_reg_2930_pp1_iter6_reg;
        p_140_reg_2930_pp1_iter8_reg <= p_140_reg_2930_pp1_iter7_reg;
        p_140_reg_2930_pp1_iter9_reg <= p_140_reg_2930_pp1_iter8_reg;
        p_146_reg_2937_pp1_iter10_reg <= p_146_reg_2937_pp1_iter9_reg;
        p_146_reg_2937_pp1_iter11_reg <= p_146_reg_2937_pp1_iter10_reg;
        p_146_reg_2937_pp1_iter12_reg <= p_146_reg_2937_pp1_iter11_reg;
        p_146_reg_2937_pp1_iter13_reg <= p_146_reg_2937_pp1_iter12_reg;
        p_146_reg_2937_pp1_iter14_reg <= p_146_reg_2937_pp1_iter13_reg;
        p_146_reg_2937_pp1_iter15_reg <= p_146_reg_2937_pp1_iter14_reg;
        p_146_reg_2937_pp1_iter16_reg <= p_146_reg_2937_pp1_iter15_reg;
        p_146_reg_2937_pp1_iter17_reg <= p_146_reg_2937_pp1_iter16_reg;
        p_146_reg_2937_pp1_iter18_reg <= p_146_reg_2937_pp1_iter17_reg;
        p_146_reg_2937_pp1_iter19_reg <= p_146_reg_2937_pp1_iter18_reg;
        p_146_reg_2937_pp1_iter2_reg <= p_146_reg_2937_pp1_iter1_reg;
        p_146_reg_2937_pp1_iter3_reg <= p_146_reg_2937_pp1_iter2_reg;
        p_146_reg_2937_pp1_iter4_reg <= p_146_reg_2937_pp1_iter3_reg;
        p_146_reg_2937_pp1_iter5_reg <= p_146_reg_2937_pp1_iter4_reg;
        p_146_reg_2937_pp1_iter6_reg <= p_146_reg_2937_pp1_iter5_reg;
        p_146_reg_2937_pp1_iter7_reg <= p_146_reg_2937_pp1_iter6_reg;
        p_146_reg_2937_pp1_iter8_reg <= p_146_reg_2937_pp1_iter7_reg;
        p_146_reg_2937_pp1_iter9_reg <= p_146_reg_2937_pp1_iter8_reg;
        p_148_reg_3002_pp1_iter15_reg <= p_148_reg_3002;
        p_148_reg_3002_pp1_iter16_reg <= p_148_reg_3002_pp1_iter15_reg;
        p_148_reg_3002_pp1_iter17_reg <= p_148_reg_3002_pp1_iter16_reg;
        p_148_reg_3002_pp1_iter18_reg <= p_148_reg_3002_pp1_iter17_reg;
        p_148_reg_3002_pp1_iter19_reg <= p_148_reg_3002_pp1_iter18_reg;
        p_149_reg_2942_pp1_iter10_reg <= p_149_reg_2942_pp1_iter9_reg;
        p_149_reg_2942_pp1_iter11_reg <= p_149_reg_2942_pp1_iter10_reg;
        p_149_reg_2942_pp1_iter12_reg <= p_149_reg_2942_pp1_iter11_reg;
        p_149_reg_2942_pp1_iter13_reg <= p_149_reg_2942_pp1_iter12_reg;
        p_149_reg_2942_pp1_iter14_reg <= p_149_reg_2942_pp1_iter13_reg;
        p_149_reg_2942_pp1_iter15_reg <= p_149_reg_2942_pp1_iter14_reg;
        p_149_reg_2942_pp1_iter16_reg <= p_149_reg_2942_pp1_iter15_reg;
        p_149_reg_2942_pp1_iter17_reg <= p_149_reg_2942_pp1_iter16_reg;
        p_149_reg_2942_pp1_iter2_reg <= p_149_reg_2942_pp1_iter1_reg;
        p_149_reg_2942_pp1_iter3_reg <= p_149_reg_2942_pp1_iter2_reg;
        p_149_reg_2942_pp1_iter4_reg <= p_149_reg_2942_pp1_iter3_reg;
        p_149_reg_2942_pp1_iter5_reg <= p_149_reg_2942_pp1_iter4_reg;
        p_149_reg_2942_pp1_iter6_reg <= p_149_reg_2942_pp1_iter5_reg;
        p_149_reg_2942_pp1_iter7_reg <= p_149_reg_2942_pp1_iter6_reg;
        p_149_reg_2942_pp1_iter8_reg <= p_149_reg_2942_pp1_iter7_reg;
        p_149_reg_2942_pp1_iter9_reg <= p_149_reg_2942_pp1_iter8_reg;
        p_209_reg_3008_pp1_iter15_reg <= p_209_reg_3008;
        p_209_reg_3008_pp1_iter16_reg <= p_209_reg_3008_pp1_iter15_reg;
        p_209_reg_3008_pp1_iter17_reg <= p_209_reg_3008_pp1_iter16_reg;
        p_209_reg_3008_pp1_iter18_reg <= p_209_reg_3008_pp1_iter17_reg;
        p_209_reg_3008_pp1_iter19_reg <= p_209_reg_3008_pp1_iter18_reg;
        p_24_reg_2948_pp1_iter15_reg <= p_24_reg_2948;
        p_24_reg_2948_pp1_iter16_reg <= p_24_reg_2948_pp1_iter15_reg;
        p_24_reg_2948_pp1_iter17_reg <= p_24_reg_2948_pp1_iter16_reg;
        p_24_reg_2948_pp1_iter18_reg <= p_24_reg_2948_pp1_iter17_reg;
        p_24_reg_2948_pp1_iter19_reg <= p_24_reg_2948_pp1_iter18_reg;
        p_46_reg_2958_pp1_iter15_reg <= p_46_reg_2958;
        p_46_reg_2958_pp1_iter16_reg <= p_46_reg_2958_pp1_iter15_reg;
        p_46_reg_2958_pp1_iter17_reg <= p_46_reg_2958_pp1_iter16_reg;
        p_46_reg_2958_pp1_iter18_reg <= p_46_reg_2958_pp1_iter17_reg;
        p_s0_v_cast_reg_2886_pp1_iter10_reg[19 : 0] <= p_s0_v_cast_reg_2886_pp1_iter9_reg[19 : 0];
        p_s0_v_cast_reg_2886_pp1_iter11_reg[19 : 0] <= p_s0_v_cast_reg_2886_pp1_iter10_reg[19 : 0];
        p_s0_v_cast_reg_2886_pp1_iter12_reg[19 : 0] <= p_s0_v_cast_reg_2886_pp1_iter11_reg[19 : 0];
        p_s0_v_cast_reg_2886_pp1_iter13_reg[19 : 0] <= p_s0_v_cast_reg_2886_pp1_iter12_reg[19 : 0];
        p_s0_v_cast_reg_2886_pp1_iter2_reg[19 : 0] <= p_s0_v_cast_reg_2886_pp1_iter1_reg[19 : 0];
        p_s0_v_cast_reg_2886_pp1_iter3_reg[19 : 0] <= p_s0_v_cast_reg_2886_pp1_iter2_reg[19 : 0];
        p_s0_v_cast_reg_2886_pp1_iter4_reg[19 : 0] <= p_s0_v_cast_reg_2886_pp1_iter3_reg[19 : 0];
        p_s0_v_cast_reg_2886_pp1_iter5_reg[19 : 0] <= p_s0_v_cast_reg_2886_pp1_iter4_reg[19 : 0];
        p_s0_v_cast_reg_2886_pp1_iter6_reg[19 : 0] <= p_s0_v_cast_reg_2886_pp1_iter5_reg[19 : 0];
        p_s0_v_cast_reg_2886_pp1_iter7_reg[19 : 0] <= p_s0_v_cast_reg_2886_pp1_iter6_reg[19 : 0];
        p_s0_v_cast_reg_2886_pp1_iter8_reg[19 : 0] <= p_s0_v_cast_reg_2886_pp1_iter7_reg[19 : 0];
        p_s0_v_cast_reg_2886_pp1_iter9_reg[19 : 0] <= p_s0_v_cast_reg_2886_pp1_iter8_reg[19 : 0];
        tmp35_reg_3133_pp1_iter19_reg <= tmp35_reg_3133;
        tmp_110_reg_3102_pp1_iter19_reg <= tmp_110_reg_3102;
        tmp_135_reg_3109_pp1_iter19_reg[5 : 1] <= tmp_135_reg_3109[5 : 1];
        tmp_138_reg_3114_pp1_iter19_reg <= tmp_138_reg_3114;
        tmp_142_reg_3119_pp1_iter19_reg <= tmp_142_reg_3119;
        tmp_158_reg_3126_pp1_iter19_reg <= tmp_158_reg_3126;
        tmp_28_reg_2891_pp1_iter10_reg <= tmp_28_reg_2891_pp1_iter9_reg;
        tmp_28_reg_2891_pp1_iter11_reg <= tmp_28_reg_2891_pp1_iter10_reg;
        tmp_28_reg_2891_pp1_iter12_reg <= tmp_28_reg_2891_pp1_iter11_reg;
        tmp_28_reg_2891_pp1_iter13_reg <= tmp_28_reg_2891_pp1_iter12_reg;
        tmp_28_reg_2891_pp1_iter2_reg <= tmp_28_reg_2891_pp1_iter1_reg;
        tmp_28_reg_2891_pp1_iter3_reg <= tmp_28_reg_2891_pp1_iter2_reg;
        tmp_28_reg_2891_pp1_iter4_reg <= tmp_28_reg_2891_pp1_iter3_reg;
        tmp_28_reg_2891_pp1_iter5_reg <= tmp_28_reg_2891_pp1_iter4_reg;
        tmp_28_reg_2891_pp1_iter6_reg <= tmp_28_reg_2891_pp1_iter5_reg;
        tmp_28_reg_2891_pp1_iter7_reg <= tmp_28_reg_2891_pp1_iter6_reg;
        tmp_28_reg_2891_pp1_iter8_reg <= tmp_28_reg_2891_pp1_iter7_reg;
        tmp_28_reg_2891_pp1_iter9_reg <= tmp_28_reg_2891_pp1_iter8_reg;
        tmp_29_reg_2896_pp1_iter10_reg <= tmp_29_reg_2896_pp1_iter9_reg;
        tmp_29_reg_2896_pp1_iter11_reg <= tmp_29_reg_2896_pp1_iter10_reg;
        tmp_29_reg_2896_pp1_iter12_reg <= tmp_29_reg_2896_pp1_iter11_reg;
        tmp_29_reg_2896_pp1_iter13_reg <= tmp_29_reg_2896_pp1_iter12_reg;
        tmp_29_reg_2896_pp1_iter2_reg <= tmp_29_reg_2896_pp1_iter1_reg;
        tmp_29_reg_2896_pp1_iter3_reg <= tmp_29_reg_2896_pp1_iter2_reg;
        tmp_29_reg_2896_pp1_iter4_reg <= tmp_29_reg_2896_pp1_iter3_reg;
        tmp_29_reg_2896_pp1_iter5_reg <= tmp_29_reg_2896_pp1_iter4_reg;
        tmp_29_reg_2896_pp1_iter6_reg <= tmp_29_reg_2896_pp1_iter5_reg;
        tmp_29_reg_2896_pp1_iter7_reg <= tmp_29_reg_2896_pp1_iter6_reg;
        tmp_29_reg_2896_pp1_iter8_reg <= tmp_29_reg_2896_pp1_iter7_reg;
        tmp_29_reg_2896_pp1_iter9_reg <= tmp_29_reg_2896_pp1_iter8_reg;
        tmp_30_reg_2902_pp1_iter10_reg <= tmp_30_reg_2902_pp1_iter9_reg;
        tmp_30_reg_2902_pp1_iter11_reg <= tmp_30_reg_2902_pp1_iter10_reg;
        tmp_30_reg_2902_pp1_iter12_reg <= tmp_30_reg_2902_pp1_iter11_reg;
        tmp_30_reg_2902_pp1_iter13_reg <= tmp_30_reg_2902_pp1_iter12_reg;
        tmp_30_reg_2902_pp1_iter2_reg <= tmp_30_reg_2902_pp1_iter1_reg;
        tmp_30_reg_2902_pp1_iter3_reg <= tmp_30_reg_2902_pp1_iter2_reg;
        tmp_30_reg_2902_pp1_iter4_reg <= tmp_30_reg_2902_pp1_iter3_reg;
        tmp_30_reg_2902_pp1_iter5_reg <= tmp_30_reg_2902_pp1_iter4_reg;
        tmp_30_reg_2902_pp1_iter6_reg <= tmp_30_reg_2902_pp1_iter5_reg;
        tmp_30_reg_2902_pp1_iter7_reg <= tmp_30_reg_2902_pp1_iter6_reg;
        tmp_30_reg_2902_pp1_iter8_reg <= tmp_30_reg_2902_pp1_iter7_reg;
        tmp_30_reg_2902_pp1_iter9_reg <= tmp_30_reg_2902_pp1_iter8_reg;
        tmp_93_reg_3075_pp1_iter19_reg <= tmp_93_reg_3075;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond2_reg_2737 <= exitcond2_fu_465_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        exitcond_reg_2877 <= exitcond_fu_609_p2;
        exitcond_reg_2877_pp1_iter1_reg <= exitcond_reg_2877;
        p_114_reg_2922_pp1_iter1_reg <= p_114_reg_2922;
        p_140_reg_2930_pp1_iter1_reg <= p_140_reg_2930;
        p_146_reg_2937_pp1_iter1_reg <= p_146_reg_2937;
        p_149_reg_2942_pp1_iter1_reg <= p_149_reg_2942;
        p_s0_v_cast_reg_2886_pp1_iter1_reg[19 : 0] <= p_s0_v_cast_reg_2886[19 : 0];
        tmp_28_reg_2891_pp1_iter1_reg <= tmp_28_reg_2891;
        tmp_29_reg_2896_pp1_iter1_reg <= tmp_29_reg_2896;
        tmp_30_reg_2902_pp1_iter1_reg <= tmp_30_reg_2902;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_2877_pp1_iter13_reg == 1'd0) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        next_mul1_reg_2953 <= next_mul1_fu_765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_2877_pp1_iter13_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_103_reg_2973 <= p_103_fu_1064_p2;
        p_118_reg_2981 <= p_118_fu_1070_p2;
        p_122_reg_2990 <= p_122_fu_1076_p2;
        p_135_reg_2997 <= p_135_fu_1081_p2;
        p_148_reg_3002 <= p_148_fu_1086_p2;
        p_209_reg_3008 <= p_209_fu_1091_p2;
        p_24_reg_2948 <= p_24_fu_759_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_609_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_114_reg_2922 <= p_114_fu_731_p2;
        p_140_reg_2930 <= p_140_fu_737_p2;
        p_146_reg_2937 <= p_146_fu_743_p2;
        p_149_reg_2942 <= p_149_fu_749_p2;
        p_s0_v_cast_reg_2886[19 : 0] <= p_s0_v_cast_fu_621_p1[19 : 0];
        tmp_28_reg_2891 <= tmp_28_fu_625_p1;
        tmp_29_reg_2896 <= tmp_29_fu_629_p1;
        tmp_30_reg_2902 <= tmp_30_fu_633_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_2877_pp1_iter18_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_137_reg_3138 <= p_137_fu_2114_p2;
        tmp_159_reg_3143[4 : 1] <= tmp_159_fu_2120_p1[4 : 1];
        tmp_53_reg_3155 <= {{p_137_fu_2114_p2[10:3]}};
        tmp_58_reg_3161 <= {{p_Result_s_fu_1896_p2[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_2877_pp1_iter19_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_214_reg_3168 <= p_214_fu_2655_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((p_24_fu_759_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_46_reg_2958 <= p_46_fu_836_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_46_fu_836_p2 == 1'd1) & (p_24_fu_759_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_66_reg_2962 <= p_66_fu_911_p2;
        p_76_reg_2967 <= p_76_fu_982_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_46_reg_2958 == 1'd1) & (p_24_reg_2948 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_79_reg_3013 <= p_79_fu_1140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_idata_buffer1_1_1_reg_2741 <= p_idata_buffer1_1_1_fu_471_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_2737 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_idata_window_0_v_1_fu_228 <= p_idata_buffer1_0_s_q0;
        p_idata_window_1_v_1_fu_240 <= p_idata_buffer1_1_s_q0;
        p_idata_window_2_v_1_fu_252 <= p_idata_V_bv_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_idata_window_0_v_2_fu_220 <= p_idata_window_0_v_fu_224;
        p_idata_window_0_v_3_reg_2756 <= p_idata_window_0_v_2_fu_220;
        p_idata_window_0_v_4_reg_2761 <= p_idata_window_0_v_fu_224;
        p_idata_window_0_v_fu_224 <= p_idata_window_0_v_1_fu_228;
        p_idata_window_1_v_2_fu_232 <= p_idata_window_1_v_fu_236;
        p_idata_window_1_v_3_reg_2766 <= p_idata_window_1_v_2_fu_232;
        p_idata_window_1_v_4_reg_2771 <= p_idata_window_1_v_fu_236;
        p_idata_window_1_v_fu_236 <= p_idata_window_1_v_1_fu_240;
        p_idata_window_2_v_2_fu_244 <= p_idata_window_2_v_fu_248;
        p_idata_window_2_v_3_reg_2776 <= p_idata_window_2_v_2_fu_244;
        p_idata_window_2_v_4_reg_2781 <= p_idata_window_2_v_fu_248;
        p_idata_window_2_v_fu_248 <= p_idata_window_2_v_1_fu_252;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op223_read_state21 == 1'b1))) begin
        p_idata_window_2_v_7_fu_264 <= p_idata_V_bv_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((p_140_reg_2930_pp1_iter17_reg == 1'd0) & (exitcond_reg_2877_pp1_iter17_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_110_reg_3102 <= tmp_110_fu_1440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_146_reg_2937_pp1_iter17_reg == 1'd1) & (exitcond_reg_2877_pp1_iter17_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_135_reg_3109[5 : 1] <= tmp_135_fu_1508_p2[5 : 1];
        tmp_138_reg_3114 <= tmp_138_fu_1518_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_158_reg_3126 == 1'd1) & (exitcond_reg_2877_pp1_iter18_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_162_reg_3150[5 : 1] <= tmp_162_fu_2123_p2[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((p_122_reg_2990_pp1_iter17_reg == 1'd0) & (exitcond_reg_2877_pp1_iter17_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_77_reg_3068 <= tmp_77_fu_1381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_135_reg_2997_pp1_iter17_reg == 1'd1) & (exitcond_reg_2877_pp1_iter17_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_94_reg_3095 <= tmp_94_fu_1434_p2;
    end
end

always @ (*) begin
    if ((exitcond_fu_609_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter21 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b0) & (ap_enable_reg_pp1_iter20 == 1'b0) & (ap_enable_reg_pp1_iter19 == 1'b0) & (ap_enable_reg_pp1_iter18 == 1'b0) & (ap_enable_reg_pp1_iter17 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond2_reg_2737 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_idata_buffer1_it_s_phi_fu_403_p4 = p_idata_buffer1_1_1_reg_2741;
    end else begin
        ap_phi_mux_p_idata_buffer1_it_s_phi_fu_403_p4 = p_idata_buffer1_it_s_reg_399;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_reg_2877_pp1_iter14_reg == 1'd0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        ap_phi_mux_phi_mul1_phi_fu_437_p4 = next_mul1_reg_2953;
    end else begin
        ap_phi_mux_phi_mul1_phi_fu_437_p4 = phi_mul1_reg_433;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_637_ce = 1'b1;
    end else begin
        grp_fu_637_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_reg_2877_pp1_iter20_reg == 1'd0) & (ap_enable_reg_pp1_iter21 == 1'b1))) begin
        p_demosaic_V_bv_V_blk_n = p_demosaic_V_bv_V_full_n;
    end else begin
        p_demosaic_V_bv_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_reg_2877_pp1_iter20_reg == 1'd0) & (ap_enable_reg_pp1_iter21 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_demosaic_V_bv_V_write = 1'b1;
    end else begin
        p_demosaic_V_bv_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((p_79_reg_3013 == 1'd1) & (p_46_reg_2958_pp1_iter15_reg == 1'd1) & (p_24_reg_2948_pp1_iter15_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter16 == 1'b1)) | ((exitcond2_reg_2737 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_idata_V_bv_V_blk_n = p_idata_V_bv_V_empty_n;
    end else begin
        p_idata_V_bv_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op223_read_state21 == 1'b1)) | ((exitcond2_reg_2737 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_idata_V_bv_V_read = 1'b1;
    end else begin
        p_idata_V_bv_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter18 == 1'b1))) begin
        p_idata_buffer1_0_s_address0 = tmp_18_fu_1240_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_idata_buffer1_0_s_address0 = tmp_9_fu_483_p1;
    end else begin
        p_idata_buffer1_0_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter18 == 1'b1))) begin
        p_idata_buffer1_0_s_address1 = tmp_19_fu_1245_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_idata_buffer1_0_s_address1 = tmp_1_fu_539_p1;
    end else begin
        p_idata_buffer1_0_s_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp1_iter18 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        p_idata_buffer1_0_s_ce0 = 1'b1;
    end else begin
        p_idata_buffer1_0_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp1_iter18 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        p_idata_buffer1_0_s_ce1 = 1'b1;
    end else begin
        p_idata_buffer1_0_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter18 == 1'b1))) begin
        p_idata_buffer1_0_s_d1 = p_idata_window_1_v_9_fu_296;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_idata_buffer1_0_s_d1 = p_idata_window_1_v_2_fu_232;
    end else begin
        p_idata_buffer1_0_s_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond2_reg_2737 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((p_46_reg_2958_pp1_iter17_reg == 1'd1) & (p_24_reg_2948_pp1_iter17_reg == 1'd1) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        p_idata_buffer1_0_s_we1 = 1'b1;
    end else begin
        p_idata_buffer1_0_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter17 == 1'b1))) begin
        p_idata_buffer1_1_s_address0 = tmp_15_fu_1177_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_idata_buffer1_1_s_address0 = tmp_9_fu_483_p1;
    end else begin
        p_idata_buffer1_1_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter17 == 1'b1))) begin
        p_idata_buffer1_1_s_address1 = tmp_16_fu_1182_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_idata_buffer1_1_s_address1 = tmp_1_fu_539_p1;
    end else begin
        p_idata_buffer1_1_s_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        p_idata_buffer1_1_s_ce0 = 1'b1;
    end else begin
        p_idata_buffer1_1_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        p_idata_buffer1_1_s_ce1 = 1'b1;
    end else begin
        p_idata_buffer1_1_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter17 == 1'b1))) begin
        p_idata_buffer1_1_s_d1 = p_idata_window_2_v_10_fu_308;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_idata_buffer1_1_s_d1 = p_idata_window_2_v_2_fu_244;
    end else begin
        p_idata_buffer1_1_s_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond2_reg_2737 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((p_46_reg_2958_pp1_iter16_reg == 1'd1) & (p_24_reg_2948_pp1_iter16_reg == 1'd1) & (ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        p_idata_buffer1_1_s_we1 = 1'b1;
    end else begin
        p_idata_buffer1_1_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((exitcond_fu_609_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter20 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter21 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter20 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter21 == 1'b1)) | ((exitcond_fu_609_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_assign_1_cast_fu_1367_p1 = Hi_assign_1_fu_1361_p2;

assign Hi_assign_1_fu_1361_p2 = (6'd9 + Lo_assign_1_cast1_fu_1353_p1);

assign Hi_assign_2_cast_fu_1430_p1 = Hi_assign_2_fu_1424_p2;

assign Hi_assign_2_fu_1424_p2 = (6'd9 + Lo_assign_2_cast1_fu_1416_p1);

assign Hi_assign_cast_fu_1314_p1 = Hi_assign_fu_1308_p2;

assign Hi_assign_fu_1308_p2 = (6'd9 + Lo_assign_cast1_fu_1300_p1);

assign Lo_assign_1_cast1_fu_1353_p1 = Lo_assign_1_fu_1343_p4;

assign Lo_assign_1_cast_fu_1357_p1 = Lo_assign_1_fu_1343_p4;

assign Lo_assign_1_fu_1343_p4 = {{{p_126_fu_1338_p2}, {p_126_fu_1338_p2}}, {1'd0}};

assign Lo_assign_2_cast1_fu_1416_p1 = Lo_assign_2_fu_1406_p4;

assign Lo_assign_2_cast_fu_1420_p1 = Lo_assign_2_fu_1406_p4;

assign Lo_assign_2_fu_1406_p4 = {{{p_132_fu_1393_p2}, {p_132_fu_1393_p2}}, {1'd0}};

assign Lo_assign_cast1_fu_1300_p1 = Lo_assign_fu_1292_p4;

assign Lo_assign_cast_fu_1304_p1 = Lo_assign_fu_1292_p4;

assign Lo_assign_fu_1292_p4 = {{{p_118_reg_2981_pp1_iter17_reg}, {p_118_reg_2981_pp1_iter17_reg}}, {1'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((exitcond2_reg_2737 == 1'd0) & (p_idata_V_bv_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((exitcond2_reg_2737 == 1'd0) & (p_idata_V_bv_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((exitcond_reg_2877_pp1_iter20_reg == 1'd0) & (p_demosaic_V_bv_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter21 == 1'b1)) | ((p_idata_V_bv_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b1) & (ap_predicate_op223_read_state21 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((exitcond_reg_2877_pp1_iter20_reg == 1'd0) & (p_demosaic_V_bv_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter21 == 1'b1)) | ((p_idata_V_bv_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b1) & (ap_predicate_op223_read_state21 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((exitcond_reg_2877_pp1_iter20_reg == 1'd0) & (p_demosaic_V_bv_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter21 == 1'b1)) | ((p_idata_V_bv_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b1) & (ap_predicate_op223_read_state21 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state21_pp1_stage0_iter16 = ((p_idata_V_bv_V_empty_n == 1'b0) & (ap_predicate_op223_read_state21 == 1'b1));
end

assign ap_block_state22_pp1_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state26_pp1_stage0_iter21 = ((exitcond_reg_2877_pp1_iter20_reg == 1'd0) & (p_demosaic_V_bv_V_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((exitcond2_reg_2737 == 1'd0) & (p_idata_V_bv_V_empty_n == 1'b0));
end

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_predicate_op223_read_state21 = ((p_79_reg_3013 == 1'd1) & (p_46_reg_2958_pp1_iter15_reg == 1'd1) & (p_24_reg_2948_pp1_iter15_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign exitcond2_fu_465_p2 = ((ap_phi_mux_p_idata_buffer1_it_s_phi_fu_403_p4 == 8'd161) ? 1'b1 : 1'b0);

assign exitcond_fu_609_p2 = ((p_s0_v_reg_411 == 20'd921600) ? 1'b1 : 1'b0);

assign grp_fu_637_p0 = p_4_reg_445[10:0];

assign grp_fu_637_p1 = 11'd3;

assign i0_t_cast_fu_1377_p1 = not_s_fu_1371_p2;

assign idx_urem_fu_655_p3 = ((tmp_38_fu_649_p2[0:0] === 1'b1) ? next_urem_fu_643_p2 : 20'd0);

assign mul3_fu_2673_p0 = 24'd2731;

assign mul3_fu_2673_p1 = mul3_fu_2673_p10;

assign mul3_fu_2673_p10 = tmp_30_reg_2902_pp1_iter13_reg;

assign mul_fu_2662_p0 = mul_fu_2662_p00;

assign mul_fu_2662_p00 = tmp_30_reg_2902_pp1_iter13_reg;

assign mul_fu_2662_p1 = 24'd2731;

assign next_mul1_fu_765_p2 = (40'd1118482 + ap_phi_mux_phi_mul1_phi_fu_437_p4);

assign next_mul_fu_663_p2 = (40'd1118482 + phi_mul_reg_422);

assign next_urem_fu_643_p2 = (20'd1 + p_4_reg_445);

assign not_s_fu_1371_p2 = (tmp_76_fu_1330_p3 ^ 1'd1);

assign p_103_fu_1064_p2 = (tmp_40_fu_1057_p3 ^ tmp_39_fu_1032_p3);

assign p_104_fu_2158_p2 = (p_103_reg_2973_pp1_iter19_reg ^ 1'd1);

assign p_107_fu_717_p2 = (p_s0_v_cast_fu_621_p1 + tmp_23_fu_711_p2);

assign p_114_fu_731_p2 = (tmp_42_fu_723_p3 ^ tmp_41_fu_669_p3);

assign p_116_fu_2163_p2 = (p_114_reg_2922_pp1_iter19_reg ^ 1'd1);

assign p_118_cast345_cast_fu_1289_p1 = p_118_reg_2981_pp1_iter17_reg;

assign p_118_fu_1070_p2 = (tmp_25_fu_1040_p3 + tmp_26_fu_1048_p4);

assign p_121_fu_2172_p2 = (p_116_fu_2163_p2 & p_103_reg_2973_pp1_iter19_reg);

assign p_122_fu_1076_p2 = ((tmp_30_reg_2902_pp1_iter13_reg < 11'd3) ? 1'b1 : 1'b0);

assign p_124_fu_1324_p2 = ($signed(3'd7) + $signed(p_118_cast345_cast_fu_1289_p1));

assign p_126_fu_1338_p2 = ($signed(2'd3) + $signed(p_118_reg_2981_pp1_iter17_reg));

assign p_129_cast_fu_2006_p1 = p_129_fu_1999_p3;

assign p_129_fu_1999_p3 = ((p_122_reg_2990_pp1_iter18_reg[0:0] === 1'b1) ? 10'd0 : tmp_92_fu_1995_p1);

assign p_130_fu_1387_p2 = (3'd1 + p_118_cast345_cast_fu_1289_p1);

assign p_132_fu_1393_p2 = (2'd1 + p_118_reg_2981_pp1_iter17_reg);

assign p_135_fu_1081_p2 = ((tmp_30_reg_2902_pp1_iter13_reg < 11'd1917) ? 1'b1 : 1'b0);

assign p_136_cast_fu_2110_p1 = p_136_fu_2103_p3;

assign p_136_fu_2103_p3 = ((p_135_reg_2997_pp1_iter18_reg[0:0] === 1'b1) ? tmp_109_fu_2099_p1 : 10'd0);

assign p_137_cast_fu_2177_p1 = p_137_reg_3138;

assign p_137_fu_2114_p2 = (p_129_cast_fu_2006_p1 + p_136_cast_fu_2110_p1);

assign p_138_fu_2180_p2 = (p_114_reg_2922_pp1_iter19_reg & p_104_fu_2158_p2);

assign p_140_fu_737_p2 = ((p_s0_v_reg_411 < 20'd1920) ? 1'b1 : 1'b0);

assign p_143_cast1_fu_2278_p1 = p_143_fu_2271_p3;

assign p_143_fu_2271_p3 = ((p_140_reg_2930_pp1_iter19_reg[0:0] === 1'b1) ? 10'd0 : tmp_125_fu_2267_p1);

assign p_146_fu_743_p2 = ((p_s0_v_reg_411 < 20'd919680) ? 1'b1 : 1'b0);

assign p_147_cast1_fu_2307_p1 = p_147_fu_2300_p3;

assign p_147_fu_2300_p3 = ((p_146_reg_2937_pp1_iter19_reg[0:0] === 1'b1) ? tmp_141_fu_2296_p1 : 10'd0);

assign p_148_fu_1086_p2 = ((tmp_30_reg_2902_pp1_iter13_reg > 11'd1916) ? 1'b1 : 1'b0);

assign p_149_fu_749_p2 = ((p_s0_v_reg_411 > 20'd919679) ? 1'b1 : 1'b0);

assign p_153_cast_fu_2420_p1 = p_153_fu_2412_p3;

assign p_153_fu_2412_p3 = ((tmp_49_fu_2408_p2[0:0] === 1'b1) ? 10'd0 : tmp_157_fu_2404_p1);

assign p_157_cast_fu_2516_p1 = p_157_fu_2508_p3;

assign p_157_fu_2508_p3 = ((tmp_50_fu_2504_p2[0:0] === 1'b1) ? 10'd0 : tmp_173_fu_2500_p1);

assign p_158_cast_fu_2526_p1 = p_158_fu_2520_p2;

assign p_158_fu_2520_p2 = (p_153_cast_fu_2420_p1 + p_157_cast_fu_2516_p1);

assign p_162_cast_cast_fu_1658_p1 = p_162_fu_1650_p3;

assign p_162_fu_1650_p3 = ((tmp_51_fu_1646_p2[0:0] === 1'b1) ? 10'd0 : tmp_189_fu_1642_p1);

assign p_167_cast_cast_fu_1780_p1 = p_167_fu_1772_p3;

assign p_167_fu_1772_p3 = ((tmp_52_fu_1768_p2[0:0] === 1'b1) ? 10'd0 : tmp_205_fu_1764_p1);

assign p_168_fu_2533_p2 = (p_158_cast_fu_2526_p1 + tmp35_cast_fu_2530_p1);

assign p_172_fu_2539_p2 = (p_143_cast1_fu_2278_p1 + p_147_cast1_fu_2307_p1);

assign p_180_fu_2549_p2 = (p_137_cast_fu_2177_p1 + tmp36_cast_fu_2545_p1);

assign p_182_fu_2555_p2 = (p_114_reg_2922_pp1_iter19_reg ^ p_103_reg_2973_pp1_iter19_reg);

assign p_209_fu_1091_p2 = ((tmp_31_fu_755_p1 == 3'd1) ? 1'b1 : 1'b0);

assign p_214_fu_2655_p3 = ((p_24_reg_2948_pp1_iter19_reg[0:0] === 1'b1) ? tmp_59_fu_2594_p3 : tmp_72_fu_2648_p3);

assign p_24_fu_759_p2 = ((tmp_31_fu_755_p1 == 3'd0) ? 1'b1 : 1'b0);

assign p_35_cast_fu_783_p1 = tmp_5_fu_774_p4;

assign p_37_fu_810_p2 = (tmp_6_fu_804_p2 + tmp_29_reg_2896_pp1_iter13_reg);

assign p_44_cast_fu_832_p1 = tmp_32_fu_815_p3;

assign p_46_fu_836_p2 = ((tmp_7_fu_823_p4 == p_44_cast_fu_832_p1) ? 1'b1 : 1'b0);

assign p_57_cast1_fu_842_p4 = {{mul_fu_2662_p2[23:15]}};

assign p_59_fu_890_p2 = (tmp_28_reg_2891_pp1_iter13_reg + tmp_10_fu_884_p2);

assign p_60_cast_fu_903_p3 = ((tmp_33_fu_895_p3[0:0] === 1'b1) ? 9'd511 : 9'd0);

assign p_66_cast_fu_1097_p1 = $signed(p_66_reg_2962);

assign p_66_fu_911_p2 = (p_60_cast_fu_903_p3 + p_57_cast1_fu_842_p4);

assign p_67_cast_fu_927_p1 = tmp_34_fu_917_p4;

assign p_69_fu_961_p2 = (p_s0_v_cast_reg_2886_pp1_iter13_reg + tmp_12_fu_955_p2);

assign p_70_1_cast_fu_974_p3 = ((tmp_35_fu_966_p3[0:0] === 1'b1) ? 10'd1023 : 10'd0);

assign p_76_fu_982_p2 = (p_70_1_cast_fu_974_p3 + p_67_cast_fu_927_p1);

assign p_78_fu_1134_p2 = (18'd76639 + tmp_13_fu_1128_p2);

assign p_79_fu_1140_p2 = (($signed(p_66_cast_fu_1097_p1) < $signed(p_78_fu_1134_p2)) ? 1'b1 : 1'b0);

assign p_93_cast_fu_1000_p1 = tmp_20_fu_991_p4;

assign p_95_fu_1027_p2 = (tmp_29_reg_2896_pp1_iter13_reg + tmp_21_fu_1021_p2);

assign p_Result_10_fu_2291_p2 = (tmp_139_fu_2285_p2 & tmp_138_reg_3114_pp1_iter19_reg);

assign p_Result_11_fu_2398_p2 = (tmp_155_fu_2392_p2 & tmp_154_fu_2386_p2);

assign p_Result_12_fu_2494_p2 = (tmp_171_fu_2488_p2 & tmp_170_fu_2482_p2);

assign p_Result_13_fu_1636_p2 = (tmp_187_fu_1630_p2 & tmp_186_fu_1624_p2);

assign p_Result_14_fu_1758_p2 = (tmp_203_fu_1752_p2 & tmp_202_fu_1746_p2);

assign p_Result_7_fu_1989_p2 = (tmp_90_fu_1983_p2 & tmp_89_fu_1977_p2);

assign p_Result_8_fu_2093_p2 = (tmp_107_fu_2087_p2 & tmp_106_fu_2081_p2);

assign p_Result_9_fu_2261_p2 = (tmp_123_fu_2255_p2 & tmp_122_fu_2249_p2);

assign p_Result_s_fu_1896_p2 = (tmp_74_fu_1890_p2 & tmp_73_fu_1884_p2);

assign p_Val2_12_fu_2424_p3 = ((tmp_93_reg_3075_pp1_iter19_reg[0:0] === 1'b1) ? p_idata_window_0_v_7_fu_276 : p_idata_window_0_v_8_fu_280);

assign p_Val2_13_fu_1536_p4 = not_s_fu_1371_p2;

assign p_Val2_14_fu_1662_p3 = ((tmp_93_fu_1398_p3[0:0] === 1'b1) ? p_idata_window_2_v_8_fu_300 : p_idata_window_2_v_9_fu_304);

assign p_Val2_6_fu_2010_p3 = ((tmp_93_reg_3075[0:0] === 1'b1) ? p_idata_window_1_v_7_fu_288 : p_idata_window_1_v_8_fu_292);

assign p_demosaic_V_bv_V_din = p_214_reg_3168;

assign p_idata_buffer1_0_5_fu_1250_p2 = (8'd1 + tmp_37_fu_1230_p1);

assign p_idata_buffer1_0_6_fu_1256_p1 = p_idata_buffer1_0_5_fu_1250_p2;

assign p_idata_buffer1_1_1_fu_471_p2 = (ap_phi_mux_p_idata_buffer1_it_s_phi_fu_403_p4 + 8'd1);

assign p_idata_buffer1_1_6_fu_1187_p2 = (8'd1 + tmp_36_fu_1167_p1);

assign p_idata_buffer1_1_7_fu_1193_p1 = p_idata_buffer1_1_6_fu_1187_p2;

assign p_neg1_cast_fu_1113_p1 = $signed(p_neg1_fu_1107_p2);

assign p_neg1_fu_1107_p2 = (17'd0 - p_shl6_fu_1100_p3);

assign p_s0_v76_fu_615_p2 = (p_s0_v_reg_411 + 20'd1);

assign p_s0_v_cast_fu_621_p1 = p_s0_v_reg_411;

assign p_shl10_cast_fu_707_p1 = p_shl_fu_699_p3;

assign p_shl1_fu_796_p3 = {{tmp_fu_787_p4}, {2'd0}};

assign p_shl2_cast_fu_868_p1 = p_shl2_fu_860_p3;

assign p_shl2_fu_860_p3 = {{tmp_17_fu_851_p4}, {4'd0}};

assign p_shl3_cast_fu_880_p1 = p_shl3_fu_872_p3;

assign p_shl3_fu_872_p3 = {{tmp_17_fu_851_p4}, {2'd0}};

assign p_shl4_cast_fu_939_p1 = p_shl4_fu_931_p3;

assign p_shl4_fu_931_p3 = {{tmp_34_fu_917_p4}, {11'd0}};

assign p_shl5_cast_fu_951_p1 = p_shl5_fu_943_p3;

assign p_shl5_fu_943_p3 = {{tmp_34_fu_917_p4}, {7'd0}};

assign p_shl6_fu_1100_p3 = {{p_76_reg_2967}, {7'd0}};

assign p_shl7_cast_fu_1124_p1 = $signed(p_shl7_fu_1117_p3);

assign p_shl7_fu_1117_p3 = {{p_76_reg_2967}, {5'd0}};

assign p_shl8_fu_1013_p3 = {{tmp_22_fu_1004_p4}, {2'd0}};

assign p_shl9_cast_fu_695_p1 = p_shl9_fu_687_p3;

assign p_shl9_fu_687_p3 = {{tmp_27_fu_677_p4}, {11'd0}};

assign p_shl_fu_699_p3 = {{tmp_27_fu_677_p4}, {7'd0}};

assign start_out = real_start;

assign tmp35_cast_fu_2530_p1 = tmp35_reg_3133_pp1_iter19_reg;

assign tmp35_fu_1784_p2 = (p_167_cast_cast_fu_1780_p1 + p_162_cast_cast_fu_1658_p1);

assign tmp36_cast_fu_2545_p1 = p_172_fu_2539_p2;

assign tmp_100_fu_2046_p3 = ((tmp_94_reg_3095[0:0] === 1'b1) ? tmp_97_fu_2030_p2 : tmp_99_fu_2041_p2);

assign tmp_101_fu_2053_p3 = ((tmp_94_reg_3095[0:0] === 1'b1) ? tmp_96_fu_2020_p4 : p_Val2_6_fu_2010_p3);

assign tmp_102_fu_2060_p3 = ((tmp_94_reg_3095[0:0] === 1'b1) ? tmp_98_fu_2035_p2 : tmp_95_fu_2017_p1);

assign tmp_103_fu_2067_p2 = ($signed(6'd39) - $signed(tmp_100_fu_2046_p3));

assign tmp_104_fu_2073_p1 = tmp_102_fu_2060_p3;

assign tmp_105_fu_2077_p1 = tmp_103_fu_2067_p2;

assign tmp_106_fu_2081_p2 = tmp_101_fu_2053_p3 >> tmp_104_fu_2073_p1;

assign tmp_107_fu_2087_p2 = 40'd1099511627775 >> tmp_105_fu_2077_p1;

assign tmp_109_fu_2099_p1 = p_Result_8_fu_2093_p2[9:0];

assign tmp_10_fu_884_p2 = (p_shl3_cast_fu_880_p1 - p_shl2_cast_fu_868_p1);

assign tmp_110_fu_1440_p2 = ((Lo_assign_cast_fu_1304_p1 > Hi_assign_cast_fu_1314_p1) ? 1'b1 : 1'b0);

assign tmp_111_fu_2185_p1 = Lo_assign_reg_3027_pp1_iter19_reg;

integer ap_tvar_int_0;

always @ (p_idata_window_0_v_8_fu_280) begin
    for (ap_tvar_int_0 = 40 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 39 - 0) begin
            tmp_112_fu_2188_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_112_fu_2188_p4[ap_tvar_int_0] = p_idata_window_0_v_8_fu_280[39 - ap_tvar_int_0];
        end
    end
end

assign tmp_113_fu_2198_p2 = (tmp_111_fu_2185_p1 - Hi_assign_reg_3033_pp1_iter19_reg);

assign tmp_114_fu_2203_p2 = ($signed(6'd39) - $signed(tmp_111_fu_2185_p1));

assign tmp_115_fu_2209_p2 = (Hi_assign_reg_3033_pp1_iter19_reg - tmp_111_fu_2185_p1);

assign tmp_116_fu_2214_p3 = ((tmp_110_reg_3102_pp1_iter19_reg[0:0] === 1'b1) ? tmp_113_fu_2198_p2 : tmp_115_fu_2209_p2);

assign tmp_117_fu_2221_p3 = ((tmp_110_reg_3102_pp1_iter19_reg[0:0] === 1'b1) ? tmp_112_fu_2188_p4 : p_idata_window_0_v_8_fu_280);

assign tmp_118_fu_2228_p3 = ((tmp_110_reg_3102_pp1_iter19_reg[0:0] === 1'b1) ? tmp_114_fu_2203_p2 : tmp_111_fu_2185_p1);

assign tmp_119_fu_2235_p2 = ($signed(6'd39) - $signed(tmp_116_fu_2214_p3));

assign tmp_120_fu_2241_p1 = tmp_118_fu_2228_p3;

assign tmp_121_fu_2245_p1 = tmp_119_fu_2235_p2;

assign tmp_122_fu_2249_p2 = tmp_117_fu_2221_p3 >> tmp_120_fu_2241_p1;

assign tmp_123_fu_2255_p2 = 40'd1099511627775 >> tmp_121_fu_2245_p1;

assign tmp_125_fu_2267_p1 = p_Result_9_fu_2261_p2[9:0];

assign tmp_126_fu_1446_p2 = ((Lo_assign_cast_fu_1304_p1 > Hi_assign_cast_fu_1314_p1) ? 1'b1 : 1'b0);

assign tmp_127_fu_1452_p1 = Lo_assign_fu_1292_p4;

integer ap_tvar_int_1;

always @ (p_idata_window_2_v_9_fu_304) begin
    for (ap_tvar_int_1 = 40 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 39 - 0) begin
            tmp_128_fu_1456_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_128_fu_1456_p4[ap_tvar_int_1] = p_idata_window_2_v_9_fu_304[39 - ap_tvar_int_1];
        end
    end
end

assign tmp_129_fu_1466_p2 = (tmp_127_fu_1452_p1 - Hi_assign_fu_1308_p2);

assign tmp_12_fu_955_p2 = (p_shl5_cast_fu_951_p1 - p_shl4_cast_fu_939_p1);

assign tmp_130_fu_1472_p2 = ($signed(6'd39) - $signed(tmp_127_fu_1452_p1));

assign tmp_131_fu_1478_p2 = (Hi_assign_fu_1308_p2 - tmp_127_fu_1452_p1);

assign tmp_132_fu_1484_p3 = ((tmp_126_fu_1446_p2[0:0] === 1'b1) ? tmp_129_fu_1466_p2 : tmp_131_fu_1478_p2);

assign tmp_133_fu_1492_p3 = ((tmp_126_fu_1446_p2[0:0] === 1'b1) ? tmp_128_fu_1456_p4 : p_idata_window_2_v_9_fu_304);

assign tmp_134_fu_1500_p3 = ((tmp_126_fu_1446_p2[0:0] === 1'b1) ? tmp_130_fu_1472_p2 : tmp_127_fu_1452_p1);

assign tmp_135_fu_1508_p2 = ($signed(6'd39) - $signed(tmp_132_fu_1484_p3));

assign tmp_136_fu_1514_p1 = tmp_134_fu_1500_p3;

assign tmp_137_fu_2282_p1 = tmp_135_reg_3109_pp1_iter19_reg;

assign tmp_138_fu_1518_p2 = tmp_133_fu_1492_p3 >> tmp_136_fu_1514_p1;

assign tmp_139_fu_2285_p2 = 40'd1099511627775 >> tmp_137_fu_2282_p1;

assign tmp_13_fu_1128_p2 = ($signed(p_neg1_cast_fu_1113_p1) - $signed(p_shl7_cast_fu_1124_p1));

assign tmp_141_fu_2296_p1 = p_Result_10_fu_2291_p2[9:0];

assign tmp_142_fu_1524_p2 = ((Lo_assign_1_cast_fu_1357_p1 > Hi_assign_1_cast_fu_1367_p1) ? 1'b1 : 1'b0);

assign tmp_143_fu_2322_p1 = Lo_assign_1_reg_3048_pp1_iter19_reg;

integer ap_tvar_int_2;

always @ (p_Val2_11_fu_2311_p5) begin
    for (ap_tvar_int_2 = 40 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 39 - 0) begin
            tmp_144_fu_2325_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_144_fu_2325_p4[ap_tvar_int_2] = p_Val2_11_fu_2311_p5[39 - ap_tvar_int_2];
        end
    end
end

assign tmp_145_fu_2335_p2 = (tmp_143_fu_2322_p1 - Hi_assign_1_reg_3054_pp1_iter19_reg);

assign tmp_146_fu_2340_p2 = ($signed(6'd39) - $signed(tmp_143_fu_2322_p1));

assign tmp_147_fu_2346_p2 = (Hi_assign_1_reg_3054_pp1_iter19_reg - tmp_143_fu_2322_p1);

assign tmp_148_fu_2351_p3 = ((tmp_142_reg_3119_pp1_iter19_reg[0:0] === 1'b1) ? tmp_145_fu_2335_p2 : tmp_147_fu_2346_p2);

assign tmp_149_fu_2358_p3 = ((tmp_142_reg_3119_pp1_iter19_reg[0:0] === 1'b1) ? tmp_144_fu_2325_p4 : p_Val2_11_fu_2311_p5);

assign tmp_150_fu_2365_p3 = ((tmp_142_reg_3119_pp1_iter19_reg[0:0] === 1'b1) ? tmp_146_fu_2340_p2 : tmp_143_fu_2322_p1);

assign tmp_151_fu_2372_p2 = ($signed(6'd39) - $signed(tmp_148_fu_2351_p3));

assign tmp_152_fu_2378_p1 = tmp_150_fu_2365_p3;

assign tmp_153_fu_2382_p1 = tmp_151_fu_2372_p2;

assign tmp_154_fu_2386_p2 = tmp_149_fu_2358_p3 >> tmp_152_fu_2378_p1;

assign tmp_155_fu_2392_p2 = 40'd1099511627775 >> tmp_153_fu_2382_p1;

assign tmp_157_fu_2404_p1 = p_Result_11_fu_2398_p2[9:0];

assign tmp_158_fu_1530_p2 = ((Lo_assign_2_cast_fu_1420_p1 > Hi_assign_2_cast_fu_1430_p1) ? 1'b1 : 1'b0);

assign tmp_159_fu_2120_p1 = Lo_assign_2_reg_3081;

assign tmp_15_fu_1177_p1 = tmp_33_cast_fu_1171_p2;

integer ap_tvar_int_3;

always @ (p_Val2_12_fu_2424_p3) begin
    for (ap_tvar_int_3 = 40 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 39 - 0) begin
            tmp_160_fu_2431_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_160_fu_2431_p4[ap_tvar_int_3] = p_Val2_12_fu_2424_p3[39 - ap_tvar_int_3];
        end
    end
end

assign tmp_161_fu_2441_p2 = (tmp_159_reg_3143 - Hi_assign_2_reg_3087_pp1_iter19_reg);

assign tmp_162_fu_2123_p2 = ($signed(6'd39) - $signed(tmp_159_fu_2120_p1));

assign tmp_163_fu_2445_p2 = (Hi_assign_2_reg_3087_pp1_iter19_reg - tmp_159_reg_3143);

assign tmp_164_fu_2449_p3 = ((tmp_158_reg_3126_pp1_iter19_reg[0:0] === 1'b1) ? tmp_161_fu_2441_p2 : tmp_163_fu_2445_p2);

assign tmp_165_fu_2456_p3 = ((tmp_158_reg_3126_pp1_iter19_reg[0:0] === 1'b1) ? tmp_160_fu_2431_p4 : p_Val2_12_fu_2424_p3);

assign tmp_166_fu_2463_p3 = ((tmp_158_reg_3126_pp1_iter19_reg[0:0] === 1'b1) ? tmp_162_reg_3150 : tmp_159_reg_3143);

assign tmp_167_fu_2468_p2 = ($signed(6'd39) - $signed(tmp_164_fu_2449_p3));

assign tmp_168_fu_2474_p1 = tmp_166_fu_2463_p3;

assign tmp_169_fu_2478_p1 = tmp_167_fu_2468_p2;

assign tmp_16_fu_1182_p1 = p_idata_buffer1_it_1_fu_272;

assign tmp_170_fu_2482_p2 = tmp_165_fu_2456_p3 >> tmp_168_fu_2474_p1;

assign tmp_171_fu_2488_p2 = 40'd1099511627775 >> tmp_169_fu_2478_p1;

assign tmp_173_fu_2500_p1 = p_Result_12_fu_2494_p2[9:0];

assign tmp_174_fu_1548_p2 = ((Lo_assign_1_cast_fu_1357_p1 > Hi_assign_1_cast_fu_1367_p1) ? 1'b1 : 1'b0);

assign tmp_175_fu_1554_p1 = Lo_assign_1_fu_1343_p4;

integer ap_tvar_int_4;

always @ (p_Val2_13_fu_1536_p5) begin
    for (ap_tvar_int_4 = 40 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 39 - 0) begin
            tmp_176_fu_1558_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            tmp_176_fu_1558_p4[ap_tvar_int_4] = p_Val2_13_fu_1536_p5[39 - ap_tvar_int_4];
        end
    end
end

assign tmp_177_fu_1568_p2 = (tmp_175_fu_1554_p1 - Hi_assign_1_fu_1361_p2);

assign tmp_178_fu_1574_p2 = ($signed(6'd39) - $signed(tmp_175_fu_1554_p1));

assign tmp_179_fu_1580_p2 = (Hi_assign_1_fu_1361_p2 - tmp_175_fu_1554_p1);

assign tmp_17_fu_851_p4 = {{mul_fu_2662_p2[22:15]}};

assign tmp_180_fu_1586_p3 = ((tmp_174_fu_1548_p2[0:0] === 1'b1) ? tmp_177_fu_1568_p2 : tmp_179_fu_1580_p2);

assign tmp_181_fu_1594_p3 = ((tmp_174_fu_1548_p2[0:0] === 1'b1) ? tmp_176_fu_1558_p4 : p_Val2_13_fu_1536_p5);

assign tmp_182_fu_1602_p3 = ((tmp_174_fu_1548_p2[0:0] === 1'b1) ? tmp_178_fu_1574_p2 : tmp_175_fu_1554_p1);

assign tmp_183_fu_1610_p2 = ($signed(6'd39) - $signed(tmp_180_fu_1586_p3));

assign tmp_184_fu_1616_p1 = tmp_182_fu_1602_p3;

assign tmp_185_fu_1620_p1 = tmp_183_fu_1610_p2;

assign tmp_186_fu_1624_p2 = tmp_181_fu_1594_p3 >> tmp_184_fu_1616_p1;

assign tmp_187_fu_1630_p2 = 40'd1099511627775 >> tmp_185_fu_1620_p1;

assign tmp_189_fu_1642_p1 = p_Result_13_fu_1636_p2[9:0];

assign tmp_18_fu_1240_p1 = tmp_39_cast_fu_1234_p2;

assign tmp_190_fu_1670_p2 = ((Lo_assign_2_cast_fu_1420_p1 > Hi_assign_2_cast_fu_1430_p1) ? 1'b1 : 1'b0);

assign tmp_191_fu_1676_p1 = Lo_assign_2_fu_1406_p4;

integer ap_tvar_int_5;

always @ (p_Val2_14_fu_1662_p3) begin
    for (ap_tvar_int_5 = 40 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 39 - 0) begin
            tmp_192_fu_1680_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            tmp_192_fu_1680_p4[ap_tvar_int_5] = p_Val2_14_fu_1662_p3[39 - ap_tvar_int_5];
        end
    end
end

assign tmp_193_fu_1690_p2 = (tmp_191_fu_1676_p1 - Hi_assign_2_fu_1424_p2);

assign tmp_194_fu_1696_p2 = ($signed(6'd39) - $signed(tmp_191_fu_1676_p1));

assign tmp_195_fu_1702_p2 = (Hi_assign_2_fu_1424_p2 - tmp_191_fu_1676_p1);

assign tmp_196_fu_1708_p3 = ((tmp_190_fu_1670_p2[0:0] === 1'b1) ? tmp_193_fu_1690_p2 : tmp_195_fu_1702_p2);

assign tmp_197_fu_1716_p3 = ((tmp_190_fu_1670_p2[0:0] === 1'b1) ? tmp_192_fu_1680_p4 : p_Val2_14_fu_1662_p3);

assign tmp_198_fu_1724_p3 = ((tmp_190_fu_1670_p2[0:0] === 1'b1) ? tmp_194_fu_1696_p2 : tmp_191_fu_1676_p1);

assign tmp_199_fu_1732_p2 = ($signed(6'd39) - $signed(tmp_196_fu_1708_p3));

assign tmp_19_fu_1245_p1 = p_idata_buffer1_it_2_fu_268;

assign tmp_1_fu_539_p1 = p_idata_buffer1_it_s_reg_399;

assign tmp_200_fu_1738_p1 = tmp_198_fu_1724_p3;

assign tmp_201_fu_1742_p1 = tmp_199_fu_1732_p2;

assign tmp_202_fu_1746_p2 = tmp_197_fu_1716_p3 >> tmp_200_fu_1738_p1;

assign tmp_203_fu_1752_p2 = 40'd1099511627775 >> tmp_201_fu_1742_p1;

assign tmp_205_fu_1764_p1 = p_Result_14_fu_1758_p2[9:0];

assign tmp_20_fu_991_p4 = {{mul3_fu_2673_p2[23:13]}};

assign tmp_21_fu_1021_p2 = (p_93_cast_fu_1000_p1 - p_shl8_fu_1013_p3);

assign tmp_22_fu_1004_p4 = {{mul3_fu_2673_p2[22:13]}};

assign tmp_23_fu_711_p2 = (p_shl10_cast_fu_707_p1 - p_shl9_cast_fu_695_p1);

assign tmp_24_fu_2168_p2 = (p_114_reg_2922_pp1_iter19_reg | p_103_reg_2973_pp1_iter19_reg);

assign tmp_25_fu_1040_p3 = ((tmp_39_fu_1032_p3[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign tmp_26_fu_1048_p4 = {{mul3_fu_2673_p2[14:13]}};

assign tmp_27_fu_677_p4 = {{phi_mul_reg_422[39:31]}};

assign tmp_28_fu_625_p1 = p_4_reg_445[12:0];

assign tmp_29_fu_629_p1 = p_4_reg_445[11:0];

assign tmp_30_fu_633_p1 = p_4_reg_445[10:0];

assign tmp_31_fu_755_p1 = grp_fu_637_p2[2:0];

assign tmp_32_fu_815_p3 = p_37_fu_810_p2[32'd11];

assign tmp_33_cast_fu_1171_p2 = (8'd99 + tmp_36_fu_1167_p1);

assign tmp_33_fu_895_p3 = p_59_fu_890_p2[32'd12];

assign tmp_34_fu_917_p4 = {{ap_phi_mux_phi_mul1_phi_fu_437_p4[39:31]}};

assign tmp_35_fu_966_p3 = p_69_fu_961_p2[32'd20];

assign tmp_36_fu_1167_p1 = p_idata_buffer1_it_1_fu_272[7:0];

assign tmp_37_fu_1230_p1 = p_idata_buffer1_it_2_fu_268[7:0];

assign tmp_38_fu_649_p2 = ((next_urem_fu_643_p2 < 20'd1920) ? 1'b1 : 1'b0);

assign tmp_39_cast_fu_1234_p2 = (8'd99 + tmp_37_fu_1230_p1);

assign tmp_39_fu_1032_p3 = p_95_fu_1027_p2[32'd11];

assign tmp_40_fu_1057_p3 = mul3_fu_2673_p2[32'd13];

assign tmp_41_fu_669_p3 = phi_mul_reg_422[32'd31];

assign tmp_42_fu_723_p3 = p_107_fu_717_p2[32'd20];

assign tmp_43_fu_1318_p2 = ((Lo_assign_cast_fu_1304_p1 > Hi_assign_cast_fu_1314_p1) ? 1'b1 : 1'b0);

assign tmp_44_fu_1820_p1 = Lo_assign_reg_3027;

integer ap_tvar_int_6;

always @ (p_idata_window_1_v_8_fu_292) begin
    for (ap_tvar_int_6 = 40 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 39 - 0) begin
            tmp_45_fu_1823_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            tmp_45_fu_1823_p4[ap_tvar_int_6] = p_idata_window_1_v_8_fu_292[39 - ap_tvar_int_6];
        end
    end
end

assign tmp_46_fu_1833_p2 = (tmp_44_fu_1820_p1 - Hi_assign_reg_3033);

assign tmp_47_fu_1838_p2 = ($signed(6'd39) - $signed(tmp_44_fu_1820_p1));

assign tmp_48_fu_1844_p2 = (Hi_assign_reg_3033 - tmp_44_fu_1820_p1);

assign tmp_49_fu_2408_p2 = (p_140_reg_2930_pp1_iter19_reg | p_122_reg_2990_pp1_iter19_reg);

assign tmp_50_fu_2504_p2 = (p_148_reg_3002_pp1_iter19_reg | p_140_reg_2930_pp1_iter19_reg);

assign tmp_51_fu_1646_p2 = (p_149_reg_2942_pp1_iter17_reg | p_122_reg_2990_pp1_iter17_reg);

assign tmp_52_fu_1768_p2 = (p_149_reg_2942_pp1_iter17_reg | p_148_reg_3002_pp1_iter17_reg);

assign tmp_54_fu_2559_p4 = {{p_172_fu_2539_p2[10:3]}};

assign tmp_55_fu_2569_p4 = {{p_168_fu_2533_p2[11:4]}};

assign tmp_56_fu_2579_p3 = ((p_138_fu_2180_p2[0:0] === 1'b1) ? tmp_54_fu_2559_p4 : tmp_55_fu_2569_p4);

assign tmp_57_fu_2587_p3 = ((p_121_fu_2172_p2[0:0] === 1'b1) ? tmp_53_reg_3155 : tmp_56_fu_2579_p3);

assign tmp_59_fu_2594_p3 = ((tmp_24_fu_2168_p2[0:0] === 1'b1) ? tmp_57_fu_2587_p3 : tmp_58_reg_3161);

assign tmp_5_fu_774_p4 = {{mul_fu_2662_p2[23:13]}};

assign tmp_60_fu_1849_p3 = ((tmp_43_reg_3041[0:0] === 1'b1) ? tmp_46_fu_1833_p2 : tmp_48_fu_1844_p2);

assign tmp_61_fu_2601_p4 = {{p_180_fu_2549_p2[11:4]}};

assign tmp_62_fu_2611_p3 = ((p_182_fu_2555_p2[0:0] === 1'b1) ? tmp_58_reg_3161 : tmp_61_fu_2601_p4);

assign tmp_63_fu_1856_p3 = ((tmp_43_reg_3041[0:0] === 1'b1) ? tmp_45_fu_1823_p4 : p_idata_window_1_v_8_fu_292);

assign tmp_64_fu_2618_p3 = ((tmp_24_fu_2168_p2[0:0] === 1'b1) ? tmp_62_fu_2611_p3 : tmp_61_fu_2601_p4);

assign tmp_65_fu_1863_p3 = ((tmp_43_reg_3041[0:0] === 1'b1) ? tmp_47_fu_1838_p2 : tmp_44_fu_1820_p1);

assign tmp_66_fu_1870_p2 = ($signed(6'd39) - $signed(tmp_60_fu_1849_p3));

assign tmp_67_fu_1876_p1 = tmp_65_fu_1863_p3;

assign tmp_68_fu_2626_p3 = ((p_138_fu_2180_p2[0:0] === 1'b1) ? tmp_53_reg_3155 : tmp_58_reg_3161);

assign tmp_69_fu_2632_p3 = ((p_121_fu_2172_p2[0:0] === 1'b1) ? tmp_54_fu_2559_p4 : tmp_68_fu_2626_p3);

assign tmp_6_fu_804_p2 = (p_35_cast_fu_783_p1 - p_shl1_fu_796_p3);

assign tmp_70_fu_1880_p1 = tmp_66_fu_1870_p2;

assign tmp_71_fu_2640_p3 = ((tmp_24_fu_2168_p2[0:0] === 1'b1) ? tmp_69_fu_2632_p3 : tmp_55_fu_2569_p4);

assign tmp_72_fu_2648_p3 = ((p_209_reg_3008_pp1_iter19_reg[0:0] === 1'b1) ? tmp_64_fu_2618_p3 : tmp_71_fu_2640_p3);

assign tmp_73_fu_1884_p2 = tmp_63_fu_1856_p3 >> tmp_67_fu_1876_p1;

assign tmp_74_fu_1890_p2 = 40'd1099511627775 >> tmp_70_fu_1880_p1;

assign tmp_76_fu_1330_p3 = p_124_fu_1324_p2[32'd2];

assign tmp_77_fu_1381_p2 = ((Lo_assign_1_cast_fu_1357_p1 > Hi_assign_1_cast_fu_1367_p1) ? 1'b1 : 1'b0);

assign tmp_78_fu_1913_p1 = Lo_assign_1_reg_3048;

integer ap_tvar_int_7;

always @ (p_Val2_8_fu_1902_p5) begin
    for (ap_tvar_int_7 = 40 - 1; ap_tvar_int_7 >= 0; ap_tvar_int_7 = ap_tvar_int_7 - 1) begin
        if (ap_tvar_int_7 > 39 - 0) begin
            tmp_79_fu_1916_p4[ap_tvar_int_7] = 1'b0;
        end else begin
            tmp_79_fu_1916_p4[ap_tvar_int_7] = p_Val2_8_fu_1902_p5[39 - ap_tvar_int_7];
        end
    end
end

assign tmp_7_cast_fu_477_p2 = (ap_phi_mux_p_idata_buffer1_it_s_phi_fu_403_p4 + 8'd99);

assign tmp_7_fu_823_p4 = {{mul_fu_2662_p2[14:13]}};

assign tmp_80_fu_1926_p2 = (tmp_78_fu_1913_p1 - Hi_assign_1_reg_3054);

assign tmp_81_fu_1931_p2 = ($signed(6'd39) - $signed(tmp_78_fu_1913_p1));

assign tmp_82_fu_1937_p2 = (Hi_assign_1_reg_3054 - tmp_78_fu_1913_p1);

assign tmp_83_fu_1942_p3 = ((tmp_77_reg_3068[0:0] === 1'b1) ? tmp_80_fu_1926_p2 : tmp_82_fu_1937_p2);

assign tmp_84_fu_1949_p3 = ((tmp_77_reg_3068[0:0] === 1'b1) ? tmp_79_fu_1916_p4 : p_Val2_8_fu_1902_p5);

assign tmp_85_fu_1956_p3 = ((tmp_77_reg_3068[0:0] === 1'b1) ? tmp_81_fu_1931_p2 : tmp_78_fu_1913_p1);

assign tmp_86_fu_1963_p2 = ($signed(6'd39) - $signed(tmp_83_fu_1942_p3));

assign tmp_87_fu_1969_p1 = tmp_85_fu_1956_p3;

assign tmp_88_fu_1973_p1 = tmp_86_fu_1963_p2;

assign tmp_89_fu_1977_p2 = tmp_84_fu_1949_p3 >> tmp_87_fu_1969_p1;

assign tmp_90_fu_1983_p2 = 40'd1099511627775 >> tmp_88_fu_1973_p1;

assign tmp_92_fu_1995_p1 = p_Result_7_fu_1989_p2[9:0];

assign tmp_93_fu_1398_p3 = p_130_fu_1387_p2[32'd2];

assign tmp_94_fu_1434_p2 = ((Lo_assign_2_cast_fu_1420_p1 > Hi_assign_2_cast_fu_1430_p1) ? 1'b1 : 1'b0);

assign tmp_95_fu_2017_p1 = Lo_assign_2_reg_3081;

integer ap_tvar_int_8;

always @ (p_Val2_6_fu_2010_p3) begin
    for (ap_tvar_int_8 = 40 - 1; ap_tvar_int_8 >= 0; ap_tvar_int_8 = ap_tvar_int_8 - 1) begin
        if (ap_tvar_int_8 > 39 - 0) begin
            tmp_96_fu_2020_p4[ap_tvar_int_8] = 1'b0;
        end else begin
            tmp_96_fu_2020_p4[ap_tvar_int_8] = p_Val2_6_fu_2010_p3[39 - ap_tvar_int_8];
        end
    end
end

assign tmp_97_fu_2030_p2 = (tmp_95_fu_2017_p1 - Hi_assign_2_reg_3087);

assign tmp_98_fu_2035_p2 = ($signed(6'd39) - $signed(tmp_95_fu_2017_p1));

assign tmp_99_fu_2041_p2 = (Hi_assign_2_reg_3087 - tmp_95_fu_2017_p1);

assign tmp_9_fu_483_p1 = tmp_7_cast_fu_477_p2;

assign tmp_fu_787_p4 = {{mul_fu_2662_p2[22:13]}};

always @ (posedge ap_clk) begin
    p_s0_v_cast_reg_2886[20] <= 1'b0;
    p_s0_v_cast_reg_2886_pp1_iter1_reg[20] <= 1'b0;
    p_s0_v_cast_reg_2886_pp1_iter2_reg[20] <= 1'b0;
    p_s0_v_cast_reg_2886_pp1_iter3_reg[20] <= 1'b0;
    p_s0_v_cast_reg_2886_pp1_iter4_reg[20] <= 1'b0;
    p_s0_v_cast_reg_2886_pp1_iter5_reg[20] <= 1'b0;
    p_s0_v_cast_reg_2886_pp1_iter6_reg[20] <= 1'b0;
    p_s0_v_cast_reg_2886_pp1_iter7_reg[20] <= 1'b0;
    p_s0_v_cast_reg_2886_pp1_iter8_reg[20] <= 1'b0;
    p_s0_v_cast_reg_2886_pp1_iter9_reg[20] <= 1'b0;
    p_s0_v_cast_reg_2886_pp1_iter10_reg[20] <= 1'b0;
    p_s0_v_cast_reg_2886_pp1_iter11_reg[20] <= 1'b0;
    p_s0_v_cast_reg_2886_pp1_iter12_reg[20] <= 1'b0;
    p_s0_v_cast_reg_2886_pp1_iter13_reg[20] <= 1'b0;
    Lo_assign_reg_3027[0] <= 1'b0;
    Lo_assign_reg_3027_pp1_iter19_reg[0] <= 1'b0;
    Hi_assign_reg_3033[0] <= 1'b1;
    Hi_assign_reg_3033_pp1_iter19_reg[0] <= 1'b1;
    Lo_assign_1_reg_3048[0] <= 1'b0;
    Lo_assign_1_reg_3048_pp1_iter19_reg[0] <= 1'b0;
    Hi_assign_1_reg_3054[0] <= 1'b1;
    Hi_assign_1_reg_3054_pp1_iter19_reg[0] <= 1'b1;
    i0_t_cast_reg_3062[1] <= 1'b0;
    i0_t_cast_reg_3062_pp1_iter19_reg[1] <= 1'b0;
    Lo_assign_2_reg_3081[0] <= 1'b0;
    Hi_assign_2_reg_3087[0] <= 1'b1;
    Hi_assign_2_reg_3087_pp1_iter19_reg[0] <= 1'b1;
    tmp_135_reg_3109[0] <= 1'b0;
    tmp_135_reg_3109_pp1_iter19_reg[0] <= 1'b0;
    tmp_159_reg_3143[0] <= 1'b0;
    tmp_159_reg_3143[5] <= 1'b0;
    tmp_162_reg_3150[0] <= 1'b1;
    p_idata_buffer1_it_2_fu_268[31:8] <= 24'b000000000000000000000000;
    p_idata_buffer1_it_1_fu_272[31:8] <= 24'b000000000000000000000000;
end

endmodule //demosaic
