# 8-bit ALU using Verilog

This project implements an 8-bit Arithmetic Logic Unit (ALU) using Verilog HDL.

## Description
The ALU performs arithmetic and bitwise operations based on a select input.

## Supported Operations
- ADD
- SUB
- AND
- OR
- XOR
- NOT
- INCREMENT
- CLEAR

## Tools Used
- Verilog HDL
- ModelSim / Vivado

## Files
- alu_8bit.v        -> ALU module
- alu_8bit_tb.v     -> Testbench
