#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 18 19:14:28 2025
# Process ID: 36288
# Current directory: C:/Users/azati/Own_IR_transmitter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27340 C:\Users\azati\Own_IR_transmitter\Own_IR_transmitter.xpr
# Log file: C:/Users/azati/Own_IR_transmitter/vivado.log
# Journal file: C:/Users/azati/Own_IR_transmitter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1082.258 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:module_ref:IR_transmission:1.0 - IR_transmission_1
Adding component instance block -- xilinx.com:module_ref:IR_transmission:1.0 - IR_transmission_2
Successfully read diagram <design_1> from block design file <C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1230.512 ; gain = 87.742
generate_target all [get_files  C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_125M/peripheral_aresetn.
Wrote  : <C:\Users\azati\Own_IR_transmitter\Own_IR_transmitter.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block IR_transmission_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IR_transmission_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1560.629 ; gain = 120.082
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 3737aa0c22dab1df; cache size = 2.881 MB.
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/azati/Own_IR_transmitter/vivado_pid36288.debug)
export_ip_user_files -of_objects [get_files C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_IR_transmission_0_1_synth_1 design_1_IR_transmission_1_0_synth_1 -jobs 16
[Thu Sep 18 19:17:16 2025] Launched design_1_IR_transmission_0_1_synth_1, design_1_IR_transmission_1_0_synth_1...
Run output will be captured here:
design_1_IR_transmission_0_1_synth_1: C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.runs/design_1_IR_transmission_0_1_synth_1/runme.log
design_1_IR_transmission_1_0_synth_1: C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.runs/design_1_IR_transmission_1_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.ip_user_files -ipstatic_source_dir C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.cache/compile_simlib/modelsim} {questa=C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.cache/compile_simlib/questa} {riviera=C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.cache/compile_simlib/riviera} {activehdl=C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended thWARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
 elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 4 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/azati/Own_IR_transmitter/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1780.430 ; gain = 155.336
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 18 19:18:13 2025...
