14:59:51 **** Build of configuration Nios II for project Cronometrotaller1 ****
make mem_init_generate 
Info: Building ../Cronometrotaller1_bsp/
C:/intelFPGA_lite/18.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../Cronometrotaller1_bsp/
[BSP build complete]
Post-processing to create mem_init/platform_RAM.hex...
elf2hex Cronometrotaller1.elf 0x00010000 0x00010fff --width=32 --little-endian-mem --create-lanes=0 mem_init/platform_RAM.hex
Post-processing to create mem_init/platform_ROM.hex...
elf2hex Cronometrotaller1.elf 0x00000000 0x00000fff --width=32 --little-endian-mem --create-lanes=0 mem_init/platform_ROM.hex
Post-processing to create mem_init/hdl_sim/platform_RAM.dat...
elf2dat --infile=Cronometrotaller1.elf --outfile=mem_init/hdl_sim/platform_RAM.dat \
		--base=0x00010000 --end=0x00010fff --width=32 \
		--little-endian-mem --create-lanes=0 
Post-processing to create mem_init/hdl_sim/platform_ROM.dat...
elf2dat --infile=Cronometrotaller1.elf --outfile=mem_init/hdl_sim/platform_ROM.dat \
		--base=0x00000000 --end=0x00000fff --width=32 \
		--little-endian-mem --create-lanes=0 
Post-processing to create mem_init/hdl_sim/platform_RAM.sym...
nios2-elf-nm -n Cronometrotaller1.elf > mem_init/hdl_sim/platform_RAM.sym
Post-processing to create mem_init/hdl_sim/platform_ROM.sym...
nios2-elf-nm -n Cronometrotaller1.elf > mem_init/hdl_sim/platform_ROM.sym

14:59:56 Build Finished (took 4s.168ms)

