--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf

Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock plb_v46_0_PLB_Clk_pin
---------------------+------------+------------+---------------------------+--------+
                     |Max Setup to|Max Hold to |                           | Clock  |
Source               | clk (edge) | clk (edge) |Internal Clock(s)          | Phase  |
---------------------+------------+------------+---------------------------+--------+
plb_v46_0_SYS_Rst_pin|    3.336(R)|   -0.263(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
xps_uartlite_0_RX_pin|    3.342(R)|   -1.221(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
---------------------+------------+------------+---------------------------+--------+

Clock plb_v46_0_PLB_Clk_pin to Pad
----------------------------------+------------+---------------------------+--------+
                                  | clk (edge) |                           | Clock  |
Destination                       |   to PAD   |Internal Clock(s)          | Phase  |
----------------------------------+------------+---------------------------+--------+
altavozumbador_0_sonidozumbido_pin|    6.368(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
coprocesador_0_code_infrared_pin  |    9.809(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
lcd_0_e_pin                       |    9.785(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
lcd_0_lcd_data_pin<0>             |   10.958(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
lcd_0_lcd_data_pin<1>             |    9.353(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
lcd_0_lcd_data_pin<2>             |   11.219(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
lcd_0_lcd_data_pin<3>             |   11.678(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
lcd_0_lcd_data_pin<4>             |    9.905(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
lcd_0_lcd_data_pin<5>             |    8.562(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
lcd_0_lcd_data_pin<6>             |    9.433(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
lcd_0_lcd_data_pin<7>             |    8.619(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
lcd_0_rs_pin                      |   11.463(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
lcd_0_rw_pin                      |    8.633(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
xps_uartlite_0_TX_pin             |    6.523(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
----------------------------------+------------+---------------------------+--------+

Clock to Setup on destination clock plb_v46_0_PLB_Clk_pin
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
plb_v46_0_PLB_Clk_pin|   11.682|         |         |         |
---------------------+---------+---------+---------+---------+

Pad to Pad
-----------------------+--------------------------------+---------+
Source Pad             |Destination Pad                 |  Delay  |
-----------------------+--------------------------------+---------+
coprocesador_0_R_pin<0>|coprocesador_0_code_infrared_pin|   13.208|
-----------------------+--------------------------------+---------+


Analysis completed Sat Feb 20 00:50:18 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4559 MB



