
Starting:    E:\Microsemi\SynplifyPro\bin64\mbin\synbatch.exe
Install:     E:\Microsemi\SynplifyPro
Hostname:    BPC
Date:        Tue Nov 24 06:38:40 2020
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log top_level_model_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr"

Running: synthesis in foreground



Running top_level_model_syn|synthesis


Running: compile (Compile) on top_level_model_syn|synthesis
# Tue Nov 24 06:38:40 2020


Running: compile_flow (Compile Process) on top_level_model_syn|synthesis
# Tue Nov 24 06:38:40 2020


Running: compiler (Compile Input) on top_level_model_syn|synthesis
# Tue Nov 24 06:38:40 2020

Copied E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\synwork\top_level_model_comp.srs to E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srs


compiler completed
# Tue Nov 24 06:38:42 2020

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on top_level_model_syn|synthesis
# Tue Nov 24 06:38:42 2020


multi_srs_gen completed
# Tue Nov 24 06:38:42 2020

Return Code: 0
Run Time:00h:00m:00s

Copied E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\synwork\top_level_model_mult.srs to E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srs

Complete: Compile Process on top_level_model_syn|synthesis


Running: premap (Pre-mapping) on top_level_model_syn|synthesis
# Tue Nov 24 06:38:42 2020


premap completed with warnings
# Tue Nov 24 06:38:42 2020

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on top_level_model_syn|synthesis


Running: map (Map) on top_level_model_syn|synthesis
# Tue Nov 24 06:38:42 2020

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on top_level_model_syn|synthesis
# Tue Nov 24 06:38:42 2020

Copied E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\synwork\top_level_model_m.srm to E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srm


fpga_mapper completed with warnings
# Tue Nov 24 06:38:43 2020

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on top_level_model_syn|synthesis

Complete: Logic Synthesis on top_level_model_syn|synthesis

TCL script complete: "top_level_model_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

