Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 19 14:35:49 2025
| Host         : LAPTOP-ME7ESBI0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   119 |
| Unused register locations in slices containing registers |   461 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           22 |
| No           | No                    | Yes                    |              55 |           18 |
| No           | Yes                   | No                     |              26 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              72 |           23 |
| Yes          | Yes                   | No                     |             447 |          133 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | u_tx/tx_i_1_n_0                     | u_ctrl/tx_start_reg_0               |                1 |              1 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][7][3]_i_2_n_0  | u_ctrl/matrix_mem[3][7][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][7][3]_i_2_n_0  | u_ctrl/matrix_mem[2][7][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][11][3]_i_2_n_0 | u_ctrl/matrix_mem[2][11][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_rx/bit_idx0                       | u_ctrl/tx_start_reg_0               |                2 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][7][3]_i_2_n_0  | u_ctrl/matrix_mem[1][7][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_rx/num_buffer_reg[3][0]           | u_ctrl/tx_start_reg_0               |                2 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][9][3]_i_2_n_0  | u_ctrl/matrix_mem[1][9][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][20][3]_i_2_n_0 | u_ctrl/matrix_mem[3][20][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][21][3]_i_2_n_0 | u_ctrl/matrix_mem[3][21][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][22][3]_i_2_n_0 | u_ctrl/matrix_mem[3][22][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][15][3]_i_2_n_0 | u_ctrl/matrix_mem[3][15][3]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][4][3]_i_2_n_0  | u_ctrl/matrix_mem[3][4][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][6][3]_i_2_n_0  | u_ctrl/matrix_mem[3][6][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][17][3]_i_2_n_0 | u_ctrl/matrix_mem[3][17][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][8][3]_i_2_n_0  | u_ctrl/matrix_mem[3][8][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][24][3]_i_2_n_0 | u_ctrl/matrix_mem[3][24][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][3][3]_i_2_n_0  | u_ctrl/matrix_mem[3][3][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][2][3]_i_2_n_0  | u_ctrl/matrix_mem[3][2][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][5][3]_i_2_n_0  | u_ctrl/matrix_mem[3][5][3]_i_1_n_0  |                2 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][23][3]_i_2_n_0 | u_ctrl/matrix_mem[3][23][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][9][3]_i_2_n_0  | u_ctrl/matrix_mem[3][9][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][14][3]_i_2_n_0 | u_ctrl/matrix_mem[3][14][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][16][3]_i_2_n_0 | u_ctrl/matrix_mem[3][16][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][1][3]_i_2_n_0  | u_ctrl/matrix_mem[3][1][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][13][3]_i_2_n_0 | u_ctrl/matrix_mem[3][13][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][18][3]_i_2_n_0 | u_ctrl/matrix_mem[3][18][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][19][3]_i_2_n_0 | u_ctrl/matrix_mem[3][19][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][6][3]_i_2_n_0  | u_ctrl/matrix_mem[1][6][3]_i_1_n_0  |                2 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][19][3]_i_2_n_0 | u_ctrl/matrix_mem[2][19][3]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][2][3]_i_2_n_0  | u_ctrl/matrix_mem[2][2][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][23][3]_i_2_n_0 | u_ctrl/matrix_mem[2][23][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][0][3]_i_2_n_0  | u_ctrl/matrix_mem[2][0][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/tx_state[3]_i_1_n_0          | u_ctrl/tx_start_reg_0               |                4 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][8][3]_i_2_n_0  | u_ctrl/matrix_mem[2][8][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][10][3]_i_2_n_0 | u_ctrl/matrix_mem[3][10][3]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][11][3]_i_2_n_0 | u_ctrl/matrix_mem[3][11][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][9][3]_i_2_n_0  | u_ctrl/matrix_mem[2][9][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][12][3]_i_2_n_0 | u_ctrl/matrix_mem[3][12][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[3][0][3]_i_2_n_0  | u_ctrl/matrix_mem[3][0][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][1][3]_i_2_n_0  | u_ctrl/matrix_mem[0][1][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][10][3]_i_2_n_0 | u_ctrl/matrix_mem[0][10][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][16][3]_i_2_n_0 | u_ctrl/matrix_mem[0][16][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][17][3]_i_2_n_0 | u_ctrl/matrix_mem[0][17][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][12][3]_i_2_n_0 | u_ctrl/matrix_mem[0][12][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][15][3]_i_2_n_0 | u_ctrl/matrix_mem[0][15][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][18][3]_i_2_n_0 | u_ctrl/matrix_mem[0][18][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][19][3]_i_2_n_0 | u_ctrl/matrix_mem[0][19][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][0][3]_i_2_n_0  | u_ctrl/matrix_mem[0][0][3]_i_1_n_0  |                2 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][11][3]_i_2_n_0 | u_ctrl/matrix_mem[0][11][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][13][3]_i_2_n_0 | u_ctrl/matrix_mem[0][13][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][14][3]_i_2_n_0 | u_ctrl/matrix_mem[0][14][3]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][24][3]_i_2_n_0 | u_ctrl/matrix_mem[1][24][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][16][3]_i_2_n_0 | u_ctrl/matrix_mem[1][16][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][20][3]_i_2_n_0 | u_ctrl/matrix_mem[0][20][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][2][3]_i_2_n_0  | u_ctrl/matrix_mem[0][2][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][7][3]_i_2_n_0  | u_ctrl/matrix_mem[0][7][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][6][3]_i_2_n_0  | u_ctrl/matrix_mem[0][6][3]_i_1_n_0  |                2 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][9][3]_i_2_n_0  | u_ctrl/matrix_mem[0][9][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][10][3]_i_2_n_0 | u_ctrl/matrix_mem[1][10][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][15][3]_i_2_n_0 | u_ctrl/matrix_mem[1][15][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][13][3]_i_2_n_0 | u_ctrl/matrix_mem[1][13][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][18][3]_i_2_n_0 | u_ctrl/matrix_mem[1][18][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][1][3]_i_2_n_0  | u_ctrl/matrix_mem[1][1][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][23][3]_i_2_n_0 | u_ctrl/matrix_mem[0][23][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][22][3]_i_2_n_0 | u_ctrl/matrix_mem[1][22][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][23][3]_i_2_n_0 | u_ctrl/matrix_mem[1][23][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][8][3]_i_2_n_0  | u_ctrl/matrix_mem[0][8][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][11][3]_i_2_n_0 | u_ctrl/matrix_mem[1][11][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][4][3]_i_2_n_0  | u_ctrl/matrix_mem[0][4][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][0][3]_i_2_n_0  | u_ctrl/matrix_mem[1][0][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][19][3]_i_2_n_0 | u_ctrl/matrix_mem[1][19][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][14][3]_i_2_n_0 | u_ctrl/matrix_mem[1][14][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][20][3]_i_2_n_0 | u_ctrl/matrix_mem[1][20][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][12][3]_i_2_n_0 | u_ctrl/matrix_mem[1][12][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][21][3]_i_2_n_0 | u_ctrl/matrix_mem[0][21][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][3][3]_i_2_n_0  | u_ctrl/matrix_mem[0][3][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][22][3]_i_2_n_0 | u_ctrl/matrix_mem[0][22][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][17][3]_i_2_n_0 | u_ctrl/matrix_mem[1][17][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][24][3]_i_2_n_0 | u_ctrl/matrix_mem[0][24][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[0][5][3]_i_2_n_0  | u_ctrl/matrix_mem[0][5][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][21][3]_i_2_n_0 | u_ctrl/matrix_mem[1][21][3]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][15][3]_i_2_n_0 | u_ctrl/matrix_mem[2][15][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][18][3]_i_2_n_0 | u_ctrl/matrix_mem[2][18][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][13][3]_i_2_n_0 | u_ctrl/matrix_mem[2][13][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][3][3]_i_2_n_0  | u_ctrl/matrix_mem[1][3][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][14][3]_i_2_n_0 | u_ctrl/matrix_mem[2][14][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][5][3]_i_2_n_0  | u_ctrl/matrix_mem[1][5][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][1][3]_i_2_n_0  | u_ctrl/matrix_mem[2][1][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][21][3]_i_2_n_0 | u_ctrl/matrix_mem[2][21][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][10][3]_i_2_n_0 | u_ctrl/matrix_mem[2][10][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][24][3]_i_2_n_0 | u_ctrl/matrix_mem[2][24][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][17][3]_i_2_n_0 | u_ctrl/matrix_mem[2][17][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][5][3]_i_2_n_0  | u_ctrl/matrix_mem[2][5][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][2][3]_i_2_n_0  | u_ctrl/matrix_mem[1][2][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][16][3]_i_2_n_0 | u_ctrl/matrix_mem[2][16][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][8][3]_i_2_n_0  | u_ctrl/matrix_mem[1][8][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][22][3]_i_2_n_0 | u_ctrl/matrix_mem[2][22][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][3][3]_i_2_n_0  | u_ctrl/matrix_mem[2][3][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][4][3]_i_2_n_0  | u_ctrl/matrix_mem[2][4][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[1][4][3]_i_2_n_0  | u_ctrl/matrix_mem[1][4][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][20][3]_i_2_n_0 | u_ctrl/matrix_mem[2][20][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][12][3]_i_2_n_0 | u_ctrl/matrix_mem[2][12][3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/matrix_mem[2][6][3]_i_2_n_0  | u_ctrl/matrix_mem[2][6][3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | u_ctrl/E[0]                         | u_ctrl/tx_start_reg_0               |                2 |              5 |
|  clk_IBUF_BUFG | u_calc/row_cnt[4]_i_1_n_0           | u_ctrl/tx_start_reg_0               |                2 |              5 |
|  clk_IBUF_BUFG | u_calc/col_cnt[4]_i_1_n_0           | u_ctrl/tx_start_reg_0               |                3 |              5 |
|  clk_IBUF_BUFG | u_calc/k_cnt[4]_i_1_n_0             | u_ctrl/tx_start_reg_0               |                1 |              5 |
|  clk_IBUF_BUFG | u_ctrl/data_cnt                     | u_ctrl/tx_start_reg_0               |                2 |              5 |
|  clk_IBUF_BUFG | u_ctrl/tx_data[5]_i_1_n_0           | u_ctrl/tx_start_reg_0               |                2 |              6 |
|  clk_IBUF_BUFG | u_rx/rx_data[7]_i_1_n_0             | u_ctrl/tx_start_reg_0               |                3 |              8 |
|  clk_IBUF_BUFG | u_ctrl/rd_idx                       | u_ctrl/tx_start_reg_0               |                5 |              8 |
|  clk_IBUF_BUFG | u_ctrl/out_rows[2]_i_1_n_0          | u_ctrl/tx_start_reg_0               |                4 |              8 |
|  clk_IBUF_BUFG | u_ctrl/baud_cnt_reg[9][0]           | u_ctrl/tx_start_reg_0               |                3 |             10 |
|  clk_IBUF_BUFG | u_ctrl/skip_t                       | u_ctrl/tx_start_reg_0               |                5 |             12 |
|  clk_IBUF_BUFG | u_tx/tx_shift                       | u_ctrl/tx_start_reg_0               |                3 |             13 |
|  clk_IBUF_BUFG | u_rx/baud_cnt[15]_i_1_n_0           | u_ctrl/tx_start_reg_0               |                3 |             16 |
|  clk_IBUF_BUFG |                                     |                                     |               22 |             43 |
|  clk_IBUF_BUFG |                                     | u_ctrl/tx_start_reg_0               |               31 |             81 |
+----------------+-------------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                   103 |
| 5      |                     5 |
| 6      |                     1 |
| 8      |                     3 |
| 10     |                     1 |
| 12     |                     1 |
| 13     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


