// Seed: 2604499139
module module_0 (
    input wire id_0,
    input wor id_1,
    output tri1 id_2,
    output wire id_3,
    output uwire id_4,
    input supply1 id_5
);
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd86,
    parameter id_5 = 32'd53
) (
    output logic id_0,
    output wor id_1,
    output logic id_2#(
        .id_7(-1),
        .id_8(-1)
    ),
    input tri0 _id_3,
    input supply0 id_4,
    input supply0 _id_5
);
  if (1) assign id_0 = -1 == id_8;
  else begin : LABEL_0
    assign id_7 = id_3;
  end
  always begin : LABEL_1
    id_0 <= 1;
  end
  localparam id_9 = (1);
  wire [id_3 : id_5] id_10;
  always @(id_7) begin : LABEL_2
    id_2 = 1 & -1;
  end
  parameter id_11 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_1,
      id_1,
      id_4
  );
  assign id_0 = 1 ? id_4 : 1;
endmodule
