(footprint "CapacitivePad" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 61218795)
  (descr "CapacitivePad StepUp generated footprint")
  (attr smd)
  (fp_text reference "REF**" (at -6 -8) (layer "F.SilkS")
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp eb172ee3-e775-4e14-a7ec-e48a0836cd04)
  )
  (fp_text value "Value " (at 5 8) (layer "F.SilkS")
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp 79720c49-01f6-44a0-b009-47727c37d11d)
  )
  (fp_text user "${REFERENCE}" (at -6 -8) (layer "F.Fab")
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp d40349e4-b3d7-4623-8882-d60d99fb2f3b)
  )
  (fp_line (start -9.525 -9.525) (end 9.525 -9.525) (layer "F.SilkS") (width 0.16) (tstamp 1118f303-211a-40df-86c3-e40b59d33988))
  (fp_line (start -9.525 9.525) (end -9.525 -9.525) (layer "F.SilkS") (width 0.16) (tstamp 41679d0d-b3f8-429b-a6c4-d9ebcc502387))
  (fp_line (start -9.525 9.525) (end 9.525 9.525) (layer "F.SilkS") (width 0.16) (tstamp 67edb2d5-918e-41ef-8029-c26aa68d68a0))
  (fp_line (start 9.525 -9.525) (end 9.525 9.525) (layer "F.SilkS") (width 0.16) (tstamp cfd69d11-c5f0-40cf-9d94-00fef68b6d8f))
  (fp_line (start -7 7) (end -7 -7) (layer "F.CrtYd") (width 0.05) (tstamp 0f6c2196-df75-4285-9866-06f796c61dbd))
  (fp_line (start 7 -7) (end 7 7) (layer "F.CrtYd") (width 0.05) (tstamp 66862255-3be1-461a-9638-fa1d01093060))
  (fp_line (start -7 7) (end 7 7) (layer "F.CrtYd") (width 0.05) (tstamp b1b43e57-da8d-4ef8-9e49-111802db196e))
  (fp_line (start -7 -7) (end 7 -7) (layer "F.CrtYd") (width 0.05) (tstamp e507b8cb-c8e8-4112-b716-48afa87b76f2))
  (pad "1" smd custom (at -1 0) (size 0.6 0.6) (layers "F.Cu" "F.Mask")
    (zone_connect 0)
    (options (clearance outline) (anchor circle))
    (primitives
      (gr_poly (pts
          (xy 0.4 -5.97)
          (xy -0.072 -5.903)
          (xy -0.538 -5.8)
          (xy -0.993 -5.659)
          (xy -1.436 -5.483)
          (xy -1.864 -5.272)
          (xy -2.274 -5.028)
          (xy -2.663 -4.752)
          (xy -3.028 -4.446)
          (xy -3.369 -4.113)
          (xy -3.682 -3.753)
          (xy -3.965 -3.369)
          (xy -4.217 -2.964)
          (xy -4.436 -2.541)
          (xy -4.62 -2.101)
          (xy -4.769 -1.648)
          (xy -4.882 -1.185)
          (xy -4.957 -0.714)
          (xy -4.995 -0.238)
          (xy -4.995 0.238)
          (xy -4.957 0.714)
          (xy -4.882 1.185)
          (xy -4.769 1.648)
          (xy -4.62 2.101)
          (xy -4.436 2.541)
          (xy -4.217 2.964)
          (xy -3.965 3.369)
          (xy -3.682 3.753)
          (xy -3.369 4.113)
          (xy -3.028 4.446)
          (xy -2.663 4.752)
          (xy -2.274 5.028)
          (xy -1.864 5.272)
          (xy -1.436 5.483)
          (xy -0.993 5.659)
          (xy -0.538 5.8)
          (xy -0.072 5.903)
          (xy 0.4 5.97)
        ) (width 0) (fill yes))
    ) (tstamp 073e30b0-4aa7-4b1c-b847-dcdc013f4ce6))
  (pad "2" smd custom (at 1 0) (size 0.6 0.6) (layers "F.Cu" "F.Mask")
    (zone_connect 0)
    (options (clearance outline) (anchor circle))
    (primitives
      (gr_poly (pts
          (xy 0.072 5.903)
          (xy 0.538 5.8)
          (xy 0.993 5.659)
          (xy 1.436 5.483)
          (xy 1.864 5.272)
          (xy 2.274 5.028)
          (xy 2.663 4.752)
          (xy 3.028 4.446)
          (xy 3.369 4.113)
          (xy 3.682 3.753)
          (xy 3.965 3.369)
          (xy 4.217 2.964)
          (xy 4.436 2.541)
          (xy 4.62 2.101)
          (xy 4.769 1.648)
          (xy 4.882 1.185)
          (xy 4.957 0.714)
          (xy 4.995 0.238)
          (xy 4.995 -0.238)
          (xy 4.957 -0.714)
          (xy 4.882 -1.185)
          (xy 4.769 -1.648)
          (xy 4.62 -2.101)
          (xy 4.436 -2.541)
          (xy 4.217 -2.964)
          (xy 3.965 -3.369)
          (xy 3.682 -3.753)
          (xy 3.369 -4.113)
          (xy 3.028 -4.446)
          (xy 2.663 -4.752)
          (xy 2.274 -5.028)
          (xy 1.864 -5.272)
          (xy 1.436 -5.483)
          (xy 0.993 -5.659)
          (xy 0.538 -5.8)
          (xy 0.072 -5.903)
          (xy -0.4 -5.97)
          (xy -0.4 5.97)
        ) (width 0) (fill yes))
    ) (tstamp 4dc38401-56f6-41c9-ad49-819d9da4a533))
  (pad "3" smd custom (at 0 0) (size 0.4 0.4) (layers "F.Cu" "F.Mask")
    (zone_connect 0)
    (options (clearance outline) (anchor circle))
    (primitives
      (gr_poly (pts
          (xy 0.25 -6.25)
          (xy 0.25 6.25)
          (xy -0.25 6.25)
          (xy -0.25 -6.25)
        ) (width 0) (fill yes))
    ) (tstamp e68f950b-6c04-4ec2-b3f9-f6482a7ffdc4))
  (model "/Users/ikebesadao/tc69/pcb/CapacitivePad.pretty/CapacitivePad.wrl"
    (offset (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
