INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/Downloads/lab_practice/lab_practice.srcs/sources_1/new/counter_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/Downloads/lab_practice/lab_practice.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_one
INFO: [VRFC 10-311] analyzing module adder_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/Downloads/lab_practice/lab_practice.srcs/sources_1/new/primefn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module primefn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/Downloads/lab_practice/lab_practice.srcs/sources_1/new/forloop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/Downloads/lab_practice/lab_practice.srcs/sources_1/new/moore_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module moore_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/Downloads/lab_practice/lab_practice.srcs/sources_1/new/mealy_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/Downloads/lab_practice/lab_practice.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/Downloads/lab_practice/lab_practice.srcs/sim_1/new/prime_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/Downloads/lab_practice/lab_practice.srcs/sim_1/new/counter_sync_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/Downloads/lab_practice/lab_practice.srcs/sim_1/new/forloop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/Downloads/lab_practice/lab_practice.srcs/sim_1/new/moore_11_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_11_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/Downloads/lab_practice/lab_practice.srcs/sim_1/new/mealy_11_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy_11_tb
