#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Sep  7 23:26:40 2025
# Process ID: 22964
# Current directory: D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8084 D:\Github_Portfolio\AXIS_FSRCNN_Layers_CustomIPs\AXIS_CustomIP_OnBoard_Verification\AXIS_CustomIP_DDR_Test\AXIS_CustomIP_DDR_Test.xpr
# Log file: D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test/vivado.log
# Journal file: D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test\vivado.jou
# Running On: DESKTOP-INFKKCG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16930 MB
#-----------------------------------------------------------
start_gui
open_project D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test/AXIS_CustomIP_DDR_Test.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test'
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test/AXIS_CustomIP_DDR_Test.srcs/utils_1/imports/synth_1/Shrinking_Layer_DDR_Test_wrapper.dcp
WARNING: [Project 1-865] Could not find the file D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test/AXIS_CustomIP_DDR_Test.srcs/utils_1/imports/synth_1/Shrinking_Layer_DDR_Test_wrapper.dcp
WARNING: [Project 1-865] Could not find the file D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test/AXIS_CustomIP_DDR_Test.srcs/utils_1/imports/synth_1/Shrinking_Layer_DDR_Test_wrapper.dcp
WARNING: [Project 1-865] Could not find the file D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test/AXIS_CustomIP_DDR_Test.srcs/utils_1/imports/synth_1/Shrinking_Layer_DDR_Test_wrapper.dcp
WARNING: [Project 1-865] Could not find the file D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test/AXIS_CustomIP_DDR_Test.srcs/utils_1/imports/synth_1/Shrinking_Layer_DDR_Test_wrapper.dcp
WARNING: [Project 1-865] Could not find the file D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test/AXIS_CustomIP_DDR_Test.srcs/utils_1/imports/synth_1/Shrinking_Layer_DDR_Test_wrapper.dcp
WARNING: [Project 1-865] Could not find the file D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test/AXIS_CustomIP_DDR_Test.srcs/utils_1/imports/synth_1/Shrinking_Layer_DDR_Test_wrapper.dcp
WARNING: [Project 1-865] Could not find the file D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test/AXIS_CustomIP_DDR_Test.srcs/utils_1/imports/synth_1/Shrinking_Layer_DDR_Test_wrapper.dcp
WARNING: [Project 1-865] Could not find the file D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test/AXIS_CustomIP_DDR_Test.srcs/utils_1/imports/synth_1/Shrinking_Layer_DDR_Test_wrapper.dcp
WARNING: [Project 1-865] Could not find the file D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test/AXIS_CustomIP_DDR_Test.srcs/utils_1/imports/synth_1/Shrinking_Layer_DDR_Test_wrapper.dcp
WARNING: [Project 1-865] Could not find the file D:/Github_Portfolio/AXIS_FSRCNN_Layers_CustomIPs/AXIS_CustomIP_OnBoard_Verification/AXIS_CustomIP_DDR_Test/AXIS_CustomIP_DDR_Test.srcs/utils_1/imports/synth_1/Shrinking_Layer_DDR_Test_wrapper.dcp
WARNING: [Project 1-533] File 'D:/FSRCNN-accelerater-main/design_1/ip/design_1_Expanding_Layer_0_0/design_1_Expanding_Layer_0_0.xci' could not be found in the subdesign 'D:/FSRCNN-accelerater-main/design_1/design_1.bd', but fileset 'design_1_Expanding_Layer_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/FSRCNN-accelerater-main/design_1/ip/design_1_RGB2YCbCr_0_0/design_1_RGB2YCbCr_0_0.xci' could not be found in the subdesign 'D:/FSRCNN-accelerater-main/design_1/design_1.bd', but fileset 'design_1_RGB2YCbCr_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/FSRCNN-accelerater-main/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci' could not be found in the subdesign 'D:/FSRCNN-accelerater-main/design_1/design_1.bd', but fileset 'design_1_axi_dma_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/FSRCNN-accelerater-main/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.xci' could not be found in the subdesign 'D:/FSRCNN-accelerater-main/design_1/design_1.bd', but fileset 'design_1_axi_smc_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/FSRCNN-accelerater-main/design_1/ip/design_1_Feature_Extraction_L_0_0/design_1_Feature_Extraction_L_0_0.xci' could not be found in the subdesign 'D:/FSRCNN-accelerater-main/design_1/design_1.bd', but fileset 'design_1_Feature_Extraction_L_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/FSRCNN/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.srcs/sources_1/bd/Shrinking_Layer_DDR_Test/ip/Shrinking_Layer_DDR_Test_axi_dma_0_0/Shrinking_Layer_DDR_Test_axi_dma_0_0.xci' could not be found in the subdesign 'D:/FSRCNN/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.srcs/sources_1/bd/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.bd', but fileset 'Shrinking_Layer_DDR_Test_axi_dma_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/FSRCNN/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.srcs/sources_1/bd/Shrinking_Layer_DDR_Test/ip/Shrinking_Layer_DDR_Test_zynq_ultra_ps_e_0_0/Shrinking_Layer_DDR_Test_zynq_ultra_ps_e_0_0.xci' could not be found in the subdesign 'D:/FSRCNN/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.srcs/sources_1/bd/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.bd', but fileset 'Shrinking_Layer_DDR_Test_zynq_ultra_ps_e_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/FSRCNN/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.srcs/sources_1/bd/Shrinking_Layer_DDR_Test/ip/Shrinking_Layer_DDR_Test_xbar_0/Shrinking_Layer_DDR_Test_xbar_0.xci' could not be found in the subdesign 'D:/FSRCNN/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.srcs/sources_1/bd/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.bd', but fileset 'Shrinking_Layer_DDR_Test_xbar_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/FSRCNN/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.srcs/sources_1/bd/Shrinking_Layer_DDR_Test/ip/Shrinking_Layer_DDR_Test_top_0_1/Shrinking_Layer_DDR_Test_top_0_1.xci' could not be found in the subdesign 'D:/FSRCNN/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.srcs/sources_1/bd/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.bd', but fileset 'Shrinking_Layer_DDR_Test_top_0_1' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/FSRCNN/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.srcs/sources_1/bd/Shrinking_Layer_DDR_Test/ip/Shrinking_Layer_DDR_Test_system_ila_0_4/Shrinking_Layer_DDR_Test_system_ila_0_4.xci' could not be found in the subdesign 'D:/FSRCNN/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.srcs/sources_1/bd/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.bd', but fileset 'Shrinking_Layer_DDR_Test_system_ila_0_4' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/FSRCNN/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.srcs/sources_1/bd/Shrinking_Layer_DDR_Test/ip/Shrinking_Layer_DDR_Test_rst_ps8_0_99M_0/Shrinking_Layer_DDR_Test_rst_ps8_0_99M_0.xci' could not be found in the subdesign 'D:/FSRCNN/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.srcs/sources_1/bd/Shrinking_Layer_DDR_Test/Shrinking_Layer_DDR_Test.bd', but fileset 'Shrinking_Layer_DDR_Test_rst_ps8_0_99M_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FSRCNN/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FSRCNN-accelerater-main/FSRCNN-accelerater-main/Vivado_IP_repo/MappingLayer'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Expanding_Layer:1.0'. The one found in IP location 'd:/FSRCNN/ip_repo/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1' will take precedence over the same IP in location d:/FSRCNN/ip_repo/Expanding_Layer
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AxiMappingLayer:1.0'. The one found in IP location 'd:/FSRCNN/ip_repo/MappingLayer' will take precedence over the same IP in location d:/FSRCNN-accelerater-main/FSRCNN-accelerater-main/Vivado_IP_repo/MappingLayer
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Shrinking_Layer:1.0'. The one found in IP location 'd:/FSRCNN/ip_repo/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1' will take precedence over the same IP in location d:/FSRCNN/ip_repo/Shrinking_Layer
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2537.969 ; gain = 475.078
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FSRCNN-accelerater-main/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/FSRCNN-accelerater-main/design_1/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files D:/FSRCNN-accelerater-main/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/FSRCNN-accelerater-main/design_1/design_1.bd
update_compile_order -fileset sources_1
set_property top Shrinking_Layer_DDR_Test_wrapper [current_fileset]
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  7 23:38:20 2025...
