// Seed: 4133169830
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    output uwire id_4,
    output supply0 id_5,
    output supply1 id_6,
    input uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply1 id_11,
    output wor id_12
);
  logic id_14;
  assign module_1.id_4 = 0;
  wire id_15;
  assign id_0 = id_11;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input wire id_4,
    input tri0 id_5,
    input uwire id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_2,
      id_5,
      id_3,
      id_2,
      id_1
  );
endmodule
