# Reading Z:/Program Files (x86)/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying Z:/Program Files (x86)/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_MUX21.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:08 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_MUX21.v 
# -- Compiling module CC_MUX21
# 
# Top level modules:
# 	CC_MUX21
# End time: 01:27:08 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:08 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 01:27:08 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:08 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 01:27:08 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:08 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 01:27:08 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:08 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 01:27:08 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:08 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 01:27:08 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:08 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 01:27:08 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:08 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 01:27:09 on Nov 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:09 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 01:27:09 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:09 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 01:27:09 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:09 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 01:27:09 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:09 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 01:27:09 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:09 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 01:27:09 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/rtl {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:09 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 01:27:09 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2 {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:09 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 01:27:09 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+Z:/Users/ESTEBAN/Downloads/New\ folder/PRJ0_EJEMPLO_2/simulation/modelsim {Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:09 on Nov 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/simulation/modelsim" Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 01:27:09 on Nov 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 01:27:09 on Nov 11,2021
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.CC_MUX21
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3015) Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/simulation/modelsim/TB_SYSTEM.vt(56): [PCDPC] - Port size (12) does not match connection size (1) for port 'BB_SYSTEM_display_OutBUS'. The port definition is at: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v
# ** Warning: (vsim-3015) Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v(199): [PCDPC] - Port size (8) does not match connection size (1) for port 'SC_RegPOINTTYPE_data0_InBUS'. The port definition is at: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_RegPOINTTYPE.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegPOINTTYPE_u7 File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_RegPOINTTYPE.v
# ** Warning: (vsim-3015) Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v(281): [PCDPC] - Port size (1) does not match connection size (8) for port 'CC_MUX21_dataA_InBUS'. The port definition is at: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_MUX21.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX21_u0 File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_MUX21.v
# ** Warning: (vsim-3015) Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v(281): [PCDPC] - Port size (1) does not match connection size (8) for port 'CC_MUX21_dataB_InBUS'. The port definition is at: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_MUX21.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX21_u0 File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_MUX21.v
# ** Warning: (vsim-3015) Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v(281): [PCDPC] - Port size (2) does not match connection size (1) for port 'CC_MUX21_select_InBUS'. The port definition is at: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_MUX21.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX21_u0 File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_MUX21.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
add wave -position end  sim:/TB_SYSTEM/BB_SYSTEM_u0/regGAME_data7_wire
add wave -position end  sim:/TB_SYSTEM/BB_SYSTEM_u0/regGAME_data6_wire
add wave -position end  sim:/TB_SYSTEM/BB_SYSTEM_u0/regGAME_data5_wire
add wave -position end  sim:/TB_SYSTEM/BB_SYSTEM_u0/regGAME_data4_wire
add wave -position end  sim:/TB_SYSTEM/BB_SYSTEM_u0/regGAME_data3_wire
add wave -position end  sim:/TB_SYSTEM/BB_SYSTEM_u0/regGAME_data2_wire
add wave -position end  sim:/TB_SYSTEM/BB_SYSTEM_u0/regGAME_data1_wire
add wave -position end  sim:/TB_SYSTEM/BB_SYSTEM_u0/regGAME_data0_wire
add wave -position end  sim:/TB_SYSTEM/BB_SYSTEM_u0/MUX21_OUT
# Break key hit
# Break in Module SC_RegPOINTTYPE at Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_RegPOINTTYPE.v line 71
# End time: 01:28:45 on Nov 11,2021, Elapsed time: 0:01:36
# Errors: 0, Warnings: 5
