// Seed: 386509363
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  module_2 modCall_1 (
      id_1,
      id_2,
      id_2
  );
  inout wire id_1;
endmodule
module module_1;
  localparam id_1 = -1;
  wire id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  inout tri0 id_1;
  assign id_1#(
      .id_1(-1'b0),
      .id_1(1 && 1)
  ) = -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    $unsigned(75);
    ;
  end
endmodule
