set_property -dict { PACKAGE_PIN Y8    DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[0] }]; # A IO_L7P_T1_34 Sch=rpio_sd_r
set_property -dict { PACKAGE_PIN W9    DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[1] }]; # B IO_L16P_T2_13 Sch=rpio_11_r
set_property -dict { PACKAGE_PIN V10   DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[2] }]; # C IO_L21N_T3_DQS_13 Sch=rpio_09_r
set_property -dict { PACKAGE_PIN U8    DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[3] }]; # D IO_L17N_T2_13 Sch=rpio_22_r
set_property -dict { PACKAGE_PIN W6    DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[4] }]; # E IO_L22P_T3_34 Sch=rpio_02_r
set_property -dict { PACKAGE_PIN W10   DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[5] }]; # F IO_L16N_T2_13 Sch=rpio_26_r
set_property -dict { PACKAGE_PIN Y6    DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[6] }]; # G IO_L15N_T2_DQS_13 Sch=rpio_13_r
set_property -dict { PACKAGE_PIN V6    DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[7] }]; # H IO_L22P_T3_13 Sch=rpio_06_r
set_property -dict { PACKAGE_PIN V7    DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[8] }]; # J IO_L13P_T2_MRCC_13 Sch=rpio_27_r
set_property -dict { PACKAGE_PIN U7    DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[9] }]; # K IO_L11P_T1_SRCC_13 Sch=rpio_17_r
set_property -dict { PACKAGE_PIN F20   DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[10] }]; # L IO_L17P_T2_34 Sch=rpio_04_r
set_property -dict { PACKAGE_PIN Y7    DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[11] }]; # M IO_L22N_T3_34 Sch=rpio_03_r
set_property -dict { PACKAGE_PIN W8    DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[12] }]; # N IO_L17N_T2_34 Sch=rpio_05_r
set_property -dict { PACKAGE_PIN C20   DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[13] }]; # P IO_L14N_T2_SRCC_13 Sch=rpio_19_r
set_property -dict { PACKAGE_PIN V8    DRIVE 16  IOSTANDARD LVCMOS33 } [get_ports { segment[14] }]; # DP IO_L15P_T2_DQS_13 Sch=rpio_10_r

set_property -dict { PACKAGE_PIN B20   IOSTANDARD LVCMOS33 } [get_ports { digit[0] }]; # CC1_1 IO_L1N_T0_AD0N_35 Sch=rpio_12_r
set_property -dict { PACKAGE_PIN B19   IOSTANDARD LVCMOS33 } [get_ports { digit[1] }]; # CC2_1 IO_L2P_T0_AD8P_35 Sch=rpio_16_r
set_property -dict { PACKAGE_PIN A20   IOSTANDARD LVCMOS33 } [get_ports { digit[2] }]; # CC1_2 IO_L2N_T0_AD8N_35 Sch=rpio_20_r
set_property -dict { PACKAGE_PIN Y9    IOSTANDARD LVCMOS33 } [get_ports { digit[3] }]; # CC2_2 IO_L14P_T2_SRCC_13 Sch=rpio_21_r
