{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 09:06:41 2018 " "Info: Processing started: Thu Mar 01 09:06:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 timing " "Info: Found entity 2: timing" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 change " "Info: Found entity 3: change" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 170 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 alarm_clock " "Info: Found entity 4: alarm_clock" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 300 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LD_h_y clock.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at clock.v(11): created implicit net for \"LD_h_y\"" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LD_m_y clock.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at clock.v(11): created implicit net for \"LD_m_y\"" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LD_h_z clock.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at clock.v(13): created implicit net for \"LD_h_z\"" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LD_m_z clock.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at clock.v(13): created implicit net for \"LD_m_z\"" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hour_t packed clock.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for \"hour_t\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hour_t clock.v(3) " "Info (10151): Verilog HDL Declaration information at clock.v(3): \"hour_t\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hour_s packed clock.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for \"hour_s\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hour_s clock.v(3) " "Info (10151): Verilog HDL Declaration information at clock.v(3): \"hour_s\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "minute_t packed clock.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for \"minute_t\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "minute_t clock.v(3) " "Info (10151): Verilog HDL Declaration information at clock.v(3): \"minute_t\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "minute_s packed clock.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for \"minute_s\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "minute_s clock.v(3) " "Info (10151): Verilog HDL Declaration information at clock.v(3): \"minute_s\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "second_t packed clock.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for \"second_t\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "second_t clock.v(3) " "Info (10151): Verilog HDL Declaration information at clock.v(3): \"second_t\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "second_s packed clock.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for \"second_s\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "second_s clock.v(3) " "Info (10151): Verilog HDL Declaration information at clock.v(3): \"second_s\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hour_t_y_o packed clock.v(174) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(174): data type declaration for \"hour_t_y_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 174 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hour_t_y_o clock.v(172) " "Info (10151): Verilog HDL Declaration information at clock.v(172): \"hour_t_y_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hour_s_y_o packed clock.v(174) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(174): data type declaration for \"hour_s_y_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 174 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hour_s_y_o clock.v(172) " "Info (10151): Verilog HDL Declaration information at clock.v(172): \"hour_s_y_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "minute_t_y_o packed clock.v(174) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(174): data type declaration for \"minute_t_y_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 174 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "minute_t_y_o clock.v(172) " "Info (10151): Verilog HDL Declaration information at clock.v(172): \"minute_t_y_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "minute_s_y_o packed clock.v(174) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(174): data type declaration for \"minute_s_y_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 174 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "minute_s_y_o clock.v(172) " "Info (10151): Verilog HDL Declaration information at clock.v(172): \"minute_s_y_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hour_t_z_o packed clock.v(305) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(305): data type declaration for \"hour_t_z_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 305 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hour_t_z_o clock.v(304) " "Info (10151): Verilog HDL Declaration information at clock.v(304): \"hour_t_z_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 304 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hour_s_z_o packed clock.v(305) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(305): data type declaration for \"hour_s_z_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 305 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hour_s_z_o clock.v(304) " "Info (10151): Verilog HDL Declaration information at clock.v(304): \"hour_s_z_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 304 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "minute_t_z_o packed clock.v(305) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(305): data type declaration for \"minute_t_z_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 305 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "minute_t_z_o clock.v(304) " "Info (10151): Verilog HDL Declaration information at clock.v(304): \"minute_t_z_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 304 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "minute_s_z_o packed clock.v(305) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(305): data type declaration for \"minute_s_z_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 305 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "minute_s_z_o clock.v(304) " "Info (10151): Verilog HDL Declaration information at clock.v(304): \"minute_s_z_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 304 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Info: Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(19) " "Warning (10230): Verilog HDL assignment warning at clock.v(19): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(22) " "Warning (10230): Verilog HDL assignment warning at clock.v(22): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing timing:timer " "Info: Elaborating entity \"timing\" for hierarchy \"timing:timer\"" {  } { { "clock.v" "timer" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(59) " "Warning (10230): Verilog HDL assignment warning at clock.v(59): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(70) " "Warning (10230): Verilog HDL assignment warning at clock.v(70): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock.v(74) " "Warning (10230): Verilog HDL assignment warning at clock.v(74): truncated value with size 32 to match size of target (1)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(85) " "Warning (10230): Verilog HDL assignment warning at clock.v(85): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(103) " "Warning (10230): Verilog HDL assignment warning at clock.v(103): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock.v(110) " "Warning (10230): Verilog HDL assignment warning at clock.v(110): truncated value with size 32 to match size of target (1)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(124) " "Warning (10230): Verilog HDL assignment warning at clock.v(124): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(140) " "Warning (10230): Verilog HDL assignment warning at clock.v(140): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change change:change_ex " "Info: Elaborating entity \"change\" for hierarchy \"change:change_ex\"" {  } { { "clock.v" "change_ex" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(207) " "Warning (10230): Verilog HDL assignment warning at clock.v(207): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(210) " "Warning (10230): Verilog HDL assignment warning at clock.v(210): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(229) " "Warning (10230): Verilog HDL assignment warning at clock.v(229): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(232) " "Warning (10230): Verilog HDL assignment warning at clock.v(232): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(263) " "Warning (10230): Verilog HDL assignment warning at clock.v(263): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(266) " "Warning (10230): Verilog HDL assignment warning at clock.v(266): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(285) " "Warning (10230): Verilog HDL assignment warning at clock.v(285): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(288) " "Warning (10230): Verilog HDL assignment warning at clock.v(288): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clock alarm_clock:alarm_clock_ex " "Info: Elaborating entity \"alarm_clock\" for hierarchy \"alarm_clock:alarm_clock_ex\"" {  } { { "clock.v" "alarm_clock_ex" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(346) " "Warning (10230): Verilog HDL assignment warning at clock.v(346): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(349) " "Warning (10230): Verilog HDL assignment warning at clock.v(349): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(375) " "Warning (10230): Verilog HDL assignment warning at clock.v(375): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(378) " "Warning (10230): Verilog HDL assignment warning at clock.v(378): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Info: Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Info: Implemented 216 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 09:06:43 2018 " "Info: Processing ended: Thu Mar 01 09:06:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 09:06:44 2018 " "Info: Processing started: Thu Mar 01 09:06:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 35 " "Warning: No exact pin location assignment(s) for 1 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "choose " "Info: Pin choose not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { choose } } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_lk Global clock in PIN 152 " "Info: Automatically promoted signal \"clk_lk\" to use Global clock in PIN 152" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk Global clock in PIN 153 " "Info: Automatically promoted some destinations of signal \"clk\" to use Global clock in PIN 153" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "change:change_ex\|clk_t " "Info: Destination \"change:change_ex\|clk_t\" may be non-global or may not use global clock" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "change:change_ex\|hour_t_y_o\[0\]~33 " "Info: Destination \"change:change_ex\|hour_t_y_o\[0\]~33\" may be non-global or may not use global clock" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 7 37 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 5 37 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 24 21 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register alarm_clock:alarm_clock_ex\|change_t register change:change_ex\|hour_s_y_o\[1\] -4.559 ns " "Info: Slack time is -4.559 ns between source register \"alarm_clock:alarm_clock_ex\|change_t\" and destination register \"change:change_ex\|hour_s_y_o\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.739 ns + Largest register register " "Info: + Largest register to register requirement is 0.739 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk destination 3.199 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_lk\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK Unassigned 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns change:change_ex\|hour_s_y_o\[1\] 2 REG Unassigned 8 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk destination 3.199 ns   Longest register " "Info:   Longest clock path from clock \"clk_lk\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK Unassigned 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns change:change_ex\|hour_s_y_o\[1\] 2 REG Unassigned 8 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk source 3.199 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_lk\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK Unassigned 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns alarm_clock:alarm_clock_ex\|change_t 2 REG Unassigned 4 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'alarm_clock:alarm_clock_ex\|change_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk_lk alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk source 3.199 ns   Longest register " "Info:   Longest clock path from clock \"clk_lk\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK Unassigned 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns alarm_clock:alarm_clock_ex\|change_t 2 REG Unassigned 4 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'alarm_clock:alarm_clock_ex\|change_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk_lk alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 307 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.298 ns - Longest register register " "Info: - Longest register to register delay is 5.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alarm_clock:alarm_clock_ex\|change_t 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'alarm_clock:alarm_clock_ex\|change_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns change:change_ex\|always1~2 2 COMB Unassigned 2 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'change:change_ex\|always1~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { alarm_clock:alarm_clock_ex|change_t change:change_ex|always1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.590 ns) 1.085 ns change:change_ex\|hour_t_y_o\[0\]~33 3 COMB Unassigned 5 " "Info: 3: + IC(0.117 ns) + CELL(0.590 ns) = 1.085 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'change:change_ex\|hour_t_y_o\[0\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { change:change_ex|always1~2 change:change_ex|hour_t_y_o[0]~33 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.442 ns) 1.792 ns change:change_ex\|hour_s_y_o~34 4 COMB Unassigned 2 " "Info: 4: + IC(0.265 ns) + CELL(0.442 ns) = 1.792 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'change:change_ex\|hour_s_y_o~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { change:change_ex|hour_t_y_o[0]~33 change:change_ex|hour_s_y_o~34 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.442 ns) 3.471 ns change:change_ex\|hour_s_y_o~35 5 COMB Unassigned 1 " "Info: 5: + IC(1.237 ns) + CELL(0.442 ns) = 3.471 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'change:change_ex\|hour_s_y_o~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.738 ns) 5.298 ns change:change_ex\|hour_s_y_o\[1\] 6 REG Unassigned 8 " "Info: 6: + IC(1.089 ns) + CELL(0.738 ns) = 5.298 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.590 ns ( 48.89 % ) " "Info: Total cell delay = 2.590 ns ( 48.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.708 ns ( 51.11 % ) " "Info: Total interconnect delay = 2.708 ns ( 51.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { alarm_clock:alarm_clock_ex|change_t change:change_ex|always1~2 change:change_ex|hour_t_y_o[0]~33 change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { alarm_clock:alarm_clock_ex|change_t change:change_ex|always1~2 change:change_ex|hour_t_y_o[0]~33 change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.298 ns register register " "Info: Estimated most critical path is register to register delay of 5.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alarm_clock:alarm_clock_ex\|change_t 1 REG LAB_X38_Y15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X38_Y15; Fanout = 4; REG Node = 'alarm_clock:alarm_clock_ex\|change_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns change:change_ex\|always1~2 2 COMB LAB_X38_Y15 2 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'change:change_ex\|always1~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { alarm_clock:alarm_clock_ex|change_t change:change_ex|always1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.590 ns) 1.085 ns change:change_ex\|hour_t_y_o\[0\]~33 3 COMB LAB_X38_Y15 5 " "Info: 3: + IC(0.117 ns) + CELL(0.590 ns) = 1.085 ns; Loc. = LAB_X38_Y15; Fanout = 5; COMB Node = 'change:change_ex\|hour_t_y_o\[0\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { change:change_ex|always1~2 change:change_ex|hour_t_y_o[0]~33 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.442 ns) 1.792 ns change:change_ex\|hour_s_y_o~34 4 COMB LAB_X38_Y15 2 " "Info: 4: + IC(0.265 ns) + CELL(0.442 ns) = 1.792 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'change:change_ex\|hour_s_y_o~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { change:change_ex|hour_t_y_o[0]~33 change:change_ex|hour_s_y_o~34 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.442 ns) 3.471 ns change:change_ex\|hour_s_y_o~35 5 COMB LAB_X36_Y13 1 " "Info: 5: + IC(1.237 ns) + CELL(0.442 ns) = 3.471 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'change:change_ex\|hour_s_y_o~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.738 ns) 5.298 ns change:change_ex\|hour_s_y_o\[1\] 6 REG LAB_X38_Y15 8 " "Info: 6: + IC(1.089 ns) + CELL(0.738 ns) = 5.298 ns; Loc. = LAB_X38_Y15; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.590 ns ( 48.89 % ) " "Info: Total cell delay = 2.590 ns ( 48.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.708 ns ( 51.11 % ) " "Info: Total interconnect delay = 2.708 ns ( 51.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { alarm_clock:alarm_clock_ex|change_t change:change_ex|always1~2 change:change_ex|hour_t_y_o[0]~33 change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X32_Y14 X42_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y14 to location X42_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/clock/clock.fit.smsg " "Info: Generated suppressed messages file C:/Users/Administrator/Desktop/clock/clock.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 09:06:46 2018 " "Info: Processing ended: Thu Mar 01 09:06:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 09:06:46 2018 " "Info: Processing started: Thu Mar 01 09:06:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 09:06:48 2018 " "Info: Processing ended: Thu Mar 01 09:06:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 09:06:48 2018 " "Info: Processing started: Thu Mar 01 09:06:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock -c clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock -c clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_lk " "Info: Assuming node \"clk_lk\" is an undefined clock" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register timing:timer\|hour_s_x_o\[0\] register timing:timer\|hour_t_x_o\[1\] 182.08 MHz 5.492 ns Internal " "Info: Clock \"clk\" has Internal fmax of 182.08 MHz between source register \"timing:timer\|hour_s_x_o\[0\]\" and destination register \"timing:timer\|hour_t_x_o\[1\]\" (period= 5.492 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.231 ns + Longest register register " "Info: + Longest register to register delay is 5.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timing:timer\|hour_s_x_o\[0\] 1 REG LC_X41_Y13_N7 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X41_Y13_N7; Fanout = 12; REG Node = 'timing:timer\|hour_s_x_o\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { timing:timer|hour_s_x_o[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.590 ns) 1.925 ns timing:timer\|hour_t_x_o~20 2 COMB LC_X42_Y14_N9 3 " "Info: 2: + IC(1.335 ns) + CELL(0.590 ns) = 1.925 ns; Loc. = LC_X42_Y14_N9; Fanout = 3; COMB Node = 'timing:timer\|hour_t_x_o~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { timing:timer|hour_s_x_o[0] timing:timer|hour_t_x_o~20 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.114 ns) 3.601 ns timing:timer\|hour_t_x_o\[3\]~23 3 COMB LC_X41_Y13_N1 3 " "Info: 3: + IC(1.562 ns) + CELL(0.114 ns) = 3.601 ns; Loc. = LC_X41_Y13_N1; Fanout = 3; COMB Node = 'timing:timer\|hour_t_x_o\[3\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { timing:timer|hour_t_x_o~20 timing:timer|hour_t_x_o[3]~23 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.867 ns) 5.231 ns timing:timer\|hour_t_x_o\[1\] 4 REG LC_X40_Y13_N0 9 " "Info: 4: + IC(0.763 ns) + CELL(0.867 ns) = 5.231 ns; Loc. = LC_X40_Y13_N0; Fanout = 9; REG Node = 'timing:timer\|hour_t_x_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { timing:timer|hour_t_x_o[3]~23 timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.571 ns ( 30.03 % ) " "Info: Total cell delay = 1.571 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.660 ns ( 69.97 % ) " "Info: Total interconnect delay = 3.660 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.231 ns" { timing:timer|hour_s_x_o[0] timing:timer|hour_t_x_o~20 timing:timer|hour_t_x_o[3]~23 timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.231 ns" { timing:timer|hour_s_x_o[0] {} timing:timer|hour_t_x_o~20 {} timing:timer|hour_t_x_o[3]~23 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 1.335ns 1.562ns 0.763ns } { 0.000ns 0.590ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.178 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns timing:timer\|hour_t_x_o\[1\] 2 REG LC_X40_Y13_N0 9 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X40_Y13_N0; Fanout = 9; REG Node = 'timing:timer\|hour_t_x_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.178 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns timing:timer\|hour_s_x_o\[0\] 2 REG LC_X41_Y13_N7 12 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X41_Y13_N7; Fanout = 12; REG Node = 'timing:timer\|hour_s_x_o\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk timing:timer|hour_s_x_o[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_s_x_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_s_x_o[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_s_x_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_s_x_o[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 112 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 130 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.231 ns" { timing:timer|hour_s_x_o[0] timing:timer|hour_t_x_o~20 timing:timer|hour_t_x_o[3]~23 timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.231 ns" { timing:timer|hour_s_x_o[0] {} timing:timer|hour_t_x_o~20 {} timing:timer|hour_t_x_o[3]~23 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 1.335ns 1.562ns 0.763ns } { 0.000ns 0.590ns 0.114ns 0.867ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_s_x_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_s_x_o[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_lk register alarm_clock:alarm_clock_ex\|change_t register change:change_ex\|hour_s_y_o\[1\] 174.31 MHz 5.737 ns Internal " "Info: Clock \"clk_lk\" has Internal fmax of 174.31 MHz between source register \"alarm_clock:alarm_clock_ex\|change_t\" and destination register \"change:change_ex\|hour_s_y_o\[1\]\" (period= 5.737 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.476 ns + Longest register register " "Info: + Longest register to register delay is 5.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alarm_clock:alarm_clock_ex\|change_t 1 REG LC_X38_Y15_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y15_N6; Fanout = 4; REG Node = 'alarm_clock:alarm_clock_ex\|change_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns change:change_ex\|always1~2 2 COMB LC_X38_Y15_N6 2 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X38_Y15_N6; Fanout = 2; COMB Node = 'change:change_ex\|always1~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { alarm_clock:alarm_clock_ex|change_t change:change_ex|always1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.114 ns) 0.921 ns change:change_ex\|hour_t_y_o\[0\]~33 3 COMB LC_X38_Y15_N3 5 " "Info: 3: + IC(0.429 ns) + CELL(0.114 ns) = 0.921 ns; Loc. = LC_X38_Y15_N3; Fanout = 5; COMB Node = 'change:change_ex\|hour_t_y_o\[0\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { change:change_ex|always1~2 change:change_ex|hour_t_y_o[0]~33 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 1.463 ns change:change_ex\|hour_s_y_o~34 4 COMB LC_X38_Y15_N8 2 " "Info: 4: + IC(0.428 ns) + CELL(0.114 ns) = 1.463 ns; Loc. = LC_X38_Y15_N8; Fanout = 2; COMB Node = 'change:change_ex\|hour_s_y_o~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { change:change_ex|hour_t_y_o[0]~33 change:change_ex|hour_s_y_o~34 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.292 ns) 3.314 ns change:change_ex\|hour_s_y_o~35 5 COMB LC_X36_Y13_N8 1 " "Info: 5: + IC(1.559 ns) + CELL(0.292 ns) = 3.314 ns; Loc. = LC_X36_Y13_N8; Fanout = 1; COMB Node = 'change:change_ex\|hour_s_y_o~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.607 ns) 5.476 ns change:change_ex\|hour_s_y_o\[1\] 6 REG LC_X38_Y15_N0 8 " "Info: 6: + IC(1.555 ns) + CELL(0.607 ns) = 5.476 ns; Loc. = LC_X38_Y15_N0; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 27.48 % ) " "Info: Total cell delay = 1.505 ns ( 27.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 72.52 % ) " "Info: Total interconnect delay = 3.971 ns ( 72.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { alarm_clock:alarm_clock_ex|change_t change:change_ex|always1~2 change:change_ex|hour_t_y_o[0]~33 change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { alarm_clock:alarm_clock_ex|change_t {} change:change_ex|always1~2 {} change:change_ex|hour_t_y_o[0]~33 {} change:change_ex|hour_s_y_o~34 {} change:change_ex|hour_s_y_o~35 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.429ns 0.428ns 1.559ns 1.555ns } { 0.000ns 0.378ns 0.114ns 0.114ns 0.292ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk destination 3.178 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_lk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK PIN_152 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns change:change_ex\|hour_s_y_o\[1\] 2 REG LC_X38_Y15_N0 8 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X38_Y15_N0; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk source 3.178 ns - Longest register " "Info: - Longest clock path from clock \"clk_lk\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK PIN_152 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns alarm_clock:alarm_clock_ex\|change_t 2 REG LC_X38_Y15_N6 4 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X38_Y15_N6; Fanout = 4; REG Node = 'alarm_clock:alarm_clock_ex\|change_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk_lk alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} alarm_clock:alarm_clock_ex|change_t {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} alarm_clock:alarm_clock_ex|change_t {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 307 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { alarm_clock:alarm_clock_ex|change_t change:change_ex|always1~2 change:change_ex|hour_t_y_o[0]~33 change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { alarm_clock:alarm_clock_ex|change_t {} change:change_ex|always1~2 {} change:change_ex|hour_t_y_o[0]~33 {} change:change_ex|hour_s_y_o~34 {} change:change_ex|hour_s_y_o~35 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.429ns 0.428ns 1.559ns 1.555ns } { 0.000ns 0.378ns 0.114ns 0.114ns 0.292ns 0.607ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} alarm_clock:alarm_clock_ex|change_t {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "change:change_ex\|hour_s_y_o\[1\] Model clk_lk 13.540 ns register " "Info: tsu for register \"change:change_ex\|hour_s_y_o\[1\]\" (data pin = \"Model\", clock pin = \"clk_lk\") is 13.540 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.681 ns + Longest pin register " "Info: + Longest pin to register delay is 16.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Model 1 PIN PIN_240 42 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 42; PIN Node = 'Model'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Model } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.603 ns) + CELL(0.590 ns) 12.668 ns change:change_ex\|hour_s_y_o~34 2 COMB LC_X38_Y15_N8 2 " "Info: 2: + IC(10.603 ns) + CELL(0.590 ns) = 12.668 ns; Loc. = LC_X38_Y15_N8; Fanout = 2; COMB Node = 'change:change_ex\|hour_s_y_o~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.193 ns" { Model change:change_ex|hour_s_y_o~34 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.292 ns) 14.519 ns change:change_ex\|hour_s_y_o~35 3 COMB LC_X36_Y13_N8 1 " "Info: 3: + IC(1.559 ns) + CELL(0.292 ns) = 14.519 ns; Loc. = LC_X36_Y13_N8; Fanout = 1; COMB Node = 'change:change_ex\|hour_s_y_o~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.607 ns) 16.681 ns change:change_ex\|hour_s_y_o\[1\] 4 REG LC_X38_Y15_N0 8 " "Info: 4: + IC(1.555 ns) + CELL(0.607 ns) = 16.681 ns; Loc. = LC_X38_Y15_N0; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.964 ns ( 17.77 % ) " "Info: Total cell delay = 2.964 ns ( 17.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.717 ns ( 82.23 % ) " "Info: Total interconnect delay = 13.717 ns ( 82.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.681 ns" { Model change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.681 ns" { Model {} Model~out0 {} change:change_ex|hour_s_y_o~34 {} change:change_ex|hour_s_y_o~35 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 10.603ns 1.559ns 1.555ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk destination 3.178 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_lk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK PIN_152 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns change:change_ex\|hour_s_y_o\[1\] 2 REG LC_X38_Y15_N0 8 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X38_Y15_N0; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.681 ns" { Model change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.681 ns" { Model {} Model~out0 {} change:change_ex|hour_s_y_o~34 {} change:change_ex|hour_s_y_o~35 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 10.603ns 1.559ns 1.555ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.607ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk alarm timing:timer\|alarm 13.938 ns register " "Info: tco from clock \"clk\" to destination pin \"alarm\" through register \"timing:timer\|alarm\" is 13.938 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.178 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns timing:timer\|alarm 2 REG LC_X42_Y14_N3 1 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X42_Y14_N3; Fanout = 1; REG Node = 'timing:timer\|alarm'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk timing:timer|alarm } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|alarm } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|alarm {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.536 ns + Longest register pin " "Info: + Longest register to pin delay is 10.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timing:timer\|alarm 1 REG LC_X42_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X42_Y14_N3; Fanout = 1; REG Node = 'timing:timer\|alarm'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { timing:timer|alarm } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.333 ns) + CELL(0.590 ns) 2.923 ns alarm~0 2 COMB LC_X31_Y12_N2 1 " "Info: 2: + IC(2.333 ns) + CELL(0.590 ns) = 2.923 ns; Loc. = LC_X31_Y12_N2; Fanout = 1; COMB Node = 'alarm~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { timing:timer|alarm alarm~0 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.489 ns) + CELL(2.124 ns) 10.536 ns alarm 3 PIN PIN_1 0 " "Info: 3: + IC(5.489 ns) + CELL(2.124 ns) = 10.536 ns; Loc. = PIN_1; Fanout = 0; PIN Node = 'alarm'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.613 ns" { alarm~0 alarm } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.714 ns ( 25.76 % ) " "Info: Total cell delay = 2.714 ns ( 25.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.822 ns ( 74.24 % ) " "Info: Total interconnect delay = 7.822 ns ( 74.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.536 ns" { timing:timer|alarm alarm~0 alarm } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.536 ns" { timing:timer|alarm {} alarm~0 {} alarm {} } { 0.000ns 2.333ns 5.489ns } { 0.000ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|alarm } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|alarm {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.536 ns" { timing:timer|alarm alarm~0 alarm } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.536 ns" { timing:timer|alarm {} alarm~0 {} alarm {} } { 0.000ns 2.333ns 5.489ns } { 0.000ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Model LD_m 21.304 ns Longest " "Info: Longest tpd from source pin \"Model\" to destination pin \"LD_m\" is 21.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Model 1 PIN PIN_240 42 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 42; PIN Node = 'Model'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Model } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.971 ns) + CELL(0.590 ns) 13.036 ns LD_m~1 2 COMB LC_X43_Y15_N2 1 " "Info: 2: + IC(10.971 ns) + CELL(0.590 ns) = 13.036 ns; Loc. = LC_X43_Y15_N2; Fanout = 1; COMB Node = 'LD_m~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.561 ns" { Model LD_m~1 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.144 ns) + CELL(2.124 ns) 21.304 ns LD_m 3 PIN PIN_8 0 " "Info: 3: + IC(6.144 ns) + CELL(2.124 ns) = 21.304 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'LD_m'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.268 ns" { LD_m~1 LD_m } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.189 ns ( 19.66 % ) " "Info: Total cell delay = 4.189 ns ( 19.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.115 ns ( 80.34 % ) " "Info: Total interconnect delay = 17.115 ns ( 80.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.304 ns" { Model LD_m~1 LD_m } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.304 ns" { Model {} Model~out0 {} LD_m~1 {} LD_m {} } { 0.000ns 0.000ns 10.971ns 6.144ns } { 0.000ns 1.475ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "change:change_ex\|clk_t clk clk_lk -0.034 ns register " "Info: th for register \"change:change_ex\|clk_t\" (data pin = \"clk\", clock pin = \"clk_lk\") is -0.034 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk destination 3.178 ns + Longest register " "Info: + Longest clock path from clock \"clk_lk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK PIN_152 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns change:change_ex\|clk_t 2 REG LC_X38_Y15_N3 1 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X38_Y15_N3; Fanout = 1; REG Node = 'change:change_ex\|clk_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk_lk change:change_ex|clk_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|clk_t {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 175 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.227 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.115 ns) 3.227 ns change:change_ex\|clk_t 2 REG LC_X38_Y15_N3 1 " "Info: 2: + IC(1.643 ns) + CELL(0.115 ns) = 3.227 ns; Loc. = LC_X38_Y15_N3; Fanout = 1; REG Node = 'change:change_ex\|clk_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { clk change:change_ex|clk_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 49.09 % ) " "Info: Total cell delay = 1.584 ns ( 49.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.643 ns ( 50.91 % ) " "Info: Total interconnect delay = 1.643 ns ( 50.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.227 ns" { clk change:change_ex|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.227 ns" { clk {} clk~out0 {} change:change_ex|clk_t {} } { 0.000ns 0.000ns 1.643ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|clk_t {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.227 ns" { clk change:change_ex|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.227 ns" { clk {} clk~out0 {} change:change_ex|clk_t {} } { 0.000ns 0.000ns 1.643ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 09:06:49 2018 " "Info: Processing ended: Thu Mar 01 09:06:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Info: Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
