<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>UART2CC32XX.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2298ed0e5bfee6f293aea6c715ac7f7c.html">exports</a></li><li class="navelem"><a class="el" href="dir_f980dfa2069855638b0cd8c57f735ca5.html">tidrivers_cc32xx</a></li><li class="navelem"><a class="el" href="dir_1f993ecc1be2c92f22fa996028484d25.html">source</a></li><li class="navelem"><a class="el" href="dir_7d5e4df8250b3628ec18e3540c26d41f.html">ti</a></li><li class="navelem"><a class="el" href="dir_9983ac6a1abe9238d230cdfb8f047d3c.html">drivers</a></li><li class="navelem"><a class="el" href="dir_001573c4e34ecad652e960e712d23fa2.html">uart2</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">UART2CC32XX.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART driver implementation for a CC32XX UART controller. </p>
<p>============================================================================</p>
<p>The UART header file should be included in an application as follows: </p><div class="fragment"><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="_u_a_r_t2_8h.html">ti/drivers/UART2.h</a>&gt;</span></div><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="_u_a_r_t2_c_c32_x_x_8h.html">ti/drivers/uart2/UART2CC32XX.h</a>&gt;</span></div></div><!-- fragment --><p>Refer to <a class="el" href="_u_a_r_t2_8h.html">UART2.h</a> for a complete description of APIs and examples of use. </p><hr/>
</div><div class="textblock"><code>#include &lt;stddef.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/HwiP.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/SemaphoreP.h&gt;</code><br />
<code>#include &lt;<a class="el" href="_power_c_c32_x_x_8h_source.html">ti/drivers/power/PowerCC32XX.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_u_a_r_t2_8h_source.html">ti/drivers/UART2.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_u_d_m_a_c_c32_x_x_8h_source.html">ti/drivers/dma/UDMACC32XX.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_power_8h_source.html">ti/drivers/Power.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for UART2CC32XX.h:</div>
<div class="dyncontent">
<div class="center"><img src="_u_a_r_t2_c_c32_x_x_8h__incl.png" border="0" usemap="#_u_a_r_t2_c_c32_x_x_8h" alt=""/></div>
<map name="_u_a_r_t2_c_c32_x_x_8h" id="_u_a_r_t2_c_c32_x_x_8h">
<area shape="rect" id="node7" href="_power_c_c32_x_x_8h.html" title="Power manager interface for the CC32XX. " alt="" coords="509,80,724,107"/>
<area shape="rect" id="node9" href="_power_8h.html" title="Power Manager. " alt="" coords="72,162,196,189"/>
<area shape="rect" id="node14" href="_u_a_r_t2_8h.html" title="PRELIMINARY UART driver interface " alt="" coords="20,244,151,271"/>
<area shape="rect" id="node15" href="_u_d_m_a_c_c32_x_x_8h.html" title="uDMA driver implementation for CC32XX. " alt="" coords="1186,80,1394,107"/>
<area shape="rect" id="node8" href="_list_8h.html" title="Linked List interface for use in drivers. " alt="" coords="175,244,311,271"/>
</map>
</div>
</div>
<p><a href="_u_a_r_t2_c_c32_x_x_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_c_c32_x_x___h_w_attrs.html">UART2CC32XX_HWAttrs</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2CC32XX Hardware attributes.  <a href="struct_u_a_r_t2_c_c32_x_x___h_w_attrs.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_c_c32_x_x___object.html">UART2CC32XX_Object</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2CC32XX Object.  <a href="struct_u_a_r_t2_c_c32_x_x___object.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a95529d13d5b3e4af7a4d2641584f36f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a95529d13d5b3e4af7a4d2641584f36f8">UART2CC32XX_PIN_UNASSIGNED</a>&#160;&#160;&#160;0xFFF</td></tr>
<tr class="memdesc:a95529d13d5b3e4af7a4d2641584f36f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates a pin is not being used.  <a href="#a95529d13d5b3e4af7a4d2641584f36f8">More...</a><br /></td></tr>
<tr class="separator:a95529d13d5b3e4af7a4d2641584f36f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d8f41b3e317f385f2428584d81fdad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a83d8f41b3e317f385f2428584d81fdad">UART2CC32XX_DMACH_UNASSIGNED</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:a83d8f41b3e317f385f2428584d81fdad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates a DMA channel is not being used.  <a href="#a83d8f41b3e317f385f2428584d81fdad">More...</a><br /></td></tr>
<tr class="separator:a83d8f41b3e317f385f2428584d81fdad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd7f7d54d96792ffac4f77b4b6aeeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a2dd7f7d54d96792ffac4f77b4b6aeeb4">UART2CC32XX_PIN_01_UART1_TX</a>&#160;&#160;&#160;0x700</td></tr>
<tr class="separator:a2dd7f7d54d96792ffac4f77b4b6aeeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3772b016e51f060dc70489dbc754fde5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a3772b016e51f060dc70489dbc754fde5">UART2CC32XX_PIN_02_UART1_RX</a>&#160;&#160;&#160;0x701</td></tr>
<tr class="separator:a3772b016e51f060dc70489dbc754fde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab579fbd6e26f0741912da1faa43227b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#ab579fbd6e26f0741912da1faa43227b5">UART2CC32XX_PIN_03_UART0_TX</a>&#160;&#160;&#160;0x702</td></tr>
<tr class="separator:ab579fbd6e26f0741912da1faa43227b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a331462cb21a3be12396eb9979007a7c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a331462cb21a3be12396eb9979007a7c4">UART2CC32XX_PIN_04_UART0_RX</a>&#160;&#160;&#160;0x703</td></tr>
<tr class="separator:a331462cb21a3be12396eb9979007a7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4398bba470dc75a1f88866c6ae934e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a4398bba470dc75a1f88866c6ae934e5d">UART2CC32XX_PIN_07_UART1_TX</a>&#160;&#160;&#160;0x506</td></tr>
<tr class="separator:a4398bba470dc75a1f88866c6ae934e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ed327388aa2342903c9ef8a70401c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#ab1ed327388aa2342903c9ef8a70401c9">UART2CC32XX_PIN_08_UART1_RX</a>&#160;&#160;&#160;0x507</td></tr>
<tr class="separator:ab1ed327388aa2342903c9ef8a70401c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c27d83ee02ec87b76d6aa1aa6ca9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#ac7c27d83ee02ec87b76d6aa1aa6ca9c2">UART2CC32XX_PIN_16_UART1_TX</a>&#160;&#160;&#160;0x20F</td></tr>
<tr class="separator:ac7c27d83ee02ec87b76d6aa1aa6ca9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57ad512870bd145c8b8e55472a36df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#aa57ad512870bd145c8b8e55472a36df1">UART2CC32XX_PIN_17_UART1_RX</a>&#160;&#160;&#160;0x210</td></tr>
<tr class="separator:aa57ad512870bd145c8b8e55472a36df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f46ea001c68212e75af7e62c9320ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a4f46ea001c68212e75af7e62c9320ee4">UART2CC32XX_PIN_45_UART0_RX</a>&#160;&#160;&#160;0x92C</td></tr>
<tr class="separator:a4f46ea001c68212e75af7e62c9320ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aea62bfebfc321f94dc918d608d6050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a9aea62bfebfc321f94dc918d608d6050">UART2CC32XX_PIN_45_UART1_RX</a>&#160;&#160;&#160;0x22C</td></tr>
<tr class="separator:a9aea62bfebfc321f94dc918d608d6050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a791793b79429625197f63f1d87275acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a791793b79429625197f63f1d87275acd">UART2CC32XX_PIN_53_UART0_TX</a>&#160;&#160;&#160;0x934</td></tr>
<tr class="separator:a791793b79429625197f63f1d87275acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2463da1403395cf421df36c8c884b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#ad2463da1403395cf421df36c8c884b01">UART2CC32XX_PIN_55_UART0_TX</a>&#160;&#160;&#160;0x336</td></tr>
<tr class="separator:ad2463da1403395cf421df36c8c884b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add7e584f235c5f7915c4847d980b6287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#add7e584f235c5f7915c4847d980b6287">UART2CC32XX_PIN_55_UART1_TX</a>&#160;&#160;&#160;0x636</td></tr>
<tr class="separator:add7e584f235c5f7915c4847d980b6287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f0a5add9d70c4a424262ba63187e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#ad2f0a5add9d70c4a424262ba63187e1e">UART2CC32XX_PIN_57_UART0_RX</a>&#160;&#160;&#160;0x338</td></tr>
<tr class="separator:ad2f0a5add9d70c4a424262ba63187e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e350d334366b67c0f702b99a0dd3528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a5e350d334366b67c0f702b99a0dd3528">UART2CC32XX_PIN_57_UART1_RX</a>&#160;&#160;&#160;0x638</td></tr>
<tr class="separator:a5e350d334366b67c0f702b99a0dd3528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a69950baeb686f7bb69f99b2264306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#ae4a69950baeb686f7bb69f99b2264306">UART2CC32XX_PIN_58_UART1_TX</a>&#160;&#160;&#160;0x639</td></tr>
<tr class="separator:ae4a69950baeb686f7bb69f99b2264306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec3cc272ebe8cca71ca4861fccbf367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a8ec3cc272ebe8cca71ca4861fccbf367">UART2CC32XX_PIN_59_UART1_RX</a>&#160;&#160;&#160;0x63A</td></tr>
<tr class="separator:a8ec3cc272ebe8cca71ca4861fccbf367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e55a89b0df7037c5c138e1e8e249fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a1e55a89b0df7037c5c138e1e8e249fcc">UART2CC32XX_PIN_62_UART0_TX</a>&#160;&#160;&#160;0xB3D</td></tr>
<tr class="separator:a1e55a89b0df7037c5c138e1e8e249fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da4cb0bafc8f26f83bac99c4441c3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a0da4cb0bafc8f26f83bac99c4441c3a2">UART2CC32XX_PIN_50_UART0_CTS</a>&#160;&#160;&#160;0xC31</td></tr>
<tr class="separator:a0da4cb0bafc8f26f83bac99c4441c3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af401a69b6e6f7d2d45f073517ae0eb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#af401a69b6e6f7d2d45f073517ae0eb29">UART2CC32XX_PIN_50_UART0_RTS</a>&#160;&#160;&#160;0x331</td></tr>
<tr class="separator:af401a69b6e6f7d2d45f073517ae0eb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6807a4c7b513943ec8b41f41fe0f654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#ae6807a4c7b513943ec8b41f41fe0f654">UART2CC32XX_PIN_50_UART1_RTS</a>&#160;&#160;&#160;0xA31</td></tr>
<tr class="separator:ae6807a4c7b513943ec8b41f41fe0f654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac426e8b7066ab76b55d009d8dfcd1443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#ac426e8b7066ab76b55d009d8dfcd1443">UART2CC32XX_PIN_52_UART0_RTS</a>&#160;&#160;&#160;0x633</td></tr>
<tr class="separator:ac426e8b7066ab76b55d009d8dfcd1443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c627890b80c3cb9e29cb16c8198e9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a1c627890b80c3cb9e29cb16c8198e9f0">UART2CC32XX_PIN_61_UART0_RTS</a>&#160;&#160;&#160;0x53C</td></tr>
<tr class="separator:a1c627890b80c3cb9e29cb16c8198e9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f63b2dc37b0974146d39f2595127cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a2f63b2dc37b0974146d39f2595127cdc">UART2CC32XX_PIN_61_UART0_CTS</a>&#160;&#160;&#160;0x63C</td></tr>
<tr class="separator:a2f63b2dc37b0974146d39f2595127cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031038ab9225f374418d79f01dbd2d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a031038ab9225f374418d79f01dbd2d53">UART2CC32XX_PIN_61_UART1_CTS</a>&#160;&#160;&#160;0x33C</td></tr>
<tr class="separator:a031038ab9225f374418d79f01dbd2d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b827cb0945b35a5492048c94162ccc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a3b827cb0945b35a5492048c94162ccc5">UART2CC32XX_PIN_62_UART0_RTS</a>&#160;&#160;&#160;0xA3D</td></tr>
<tr class="separator:a3b827cb0945b35a5492048c94162ccc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf230af9be7ac28129187a642a71e8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a1bf230af9be7ac28129187a642a71e8e">UART2CC32XX_PIN_62_UART1_RTS</a>&#160;&#160;&#160;0x33D</td></tr>
<tr class="separator:a1bf230af9be7ac28129187a642a71e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4bc0545ae5b0aa97504a46c0c7f0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#aca4bc0545ae5b0aa97504a46c0c7f0fe">UART2CC32XX_FLOWCTRL_NONE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:aca4bc0545ae5b0aa97504a46c0c7f0fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">No hardware flow control.  <a href="#aca4bc0545ae5b0aa97504a46c0c7f0fe">More...</a><br /></td></tr>
<tr class="separator:aca4bc0545ae5b0aa97504a46c0c7f0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1681d4bcca6813b4956b9641ad58bdaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a1681d4bcca6813b4956b9641ad58bdaa">UART2CC32XX_FLOWCTRL_HARDWARE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a1681d4bcca6813b4956b9641ad58bdaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware flow control.  <a href="#a1681d4bcca6813b4956b9641ad58bdaa">More...</a><br /></td></tr>
<tr class="separator:a1681d4bcca6813b4956b9641ad58bdaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a55aecd1b4c9a4483792d4838f67f99a2"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t2_c_c32_x_x___object.html">UART2CC32XX_Object</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a55aecd1b4c9a4483792d4838f67f99a2">UART2CC32XX_Handle</a></td></tr>
<tr class="separator:a55aecd1b4c9a4483792d4838f67f99a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a38c91843484377049b4739fd4bd9ef34"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a38c91843484377049b4739fd4bd9ef34">UART2CC32XX_FifoThreshold</a> { <br />
&#160;&#160;<a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a38c91843484377049b4739fd4bd9ef34aac884d80146d07ce5226c4a023b4cc11">UART2CC32XX_FIFO_THRESHOLD_1_8</a> = 0, 
<a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a38c91843484377049b4739fd4bd9ef34aca3ea68a27e0d31feb4a79ca0604b7f7">UART2CC32XX_FIFO_THRESHOLD_2_8</a> = 1, 
<a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a38c91843484377049b4739fd4bd9ef34a59b3df0005f53723415662335cf939c4">UART2CC32XX_FIFO_THRESHOLD_4_8</a> = 2, 
<a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a38c91843484377049b4739fd4bd9ef34a259058fb83f8bc1cdb1c449675d136d5">UART2CC32XX_FIFO_THRESHOLD_6_8</a> = 3, 
<br />
&#160;&#160;<a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a38c91843484377049b4739fd4bd9ef34a5e1d7ca6b6dfa1e51bc3564f3591eb82">UART2CC32XX_FIFO_THRESHOLD_7_8</a> = 4
<br />
 }<tr class="memdesc:a38c91843484377049b4739fd4bd9ef34"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART TX/RX interrupt FIFO threshold select.  <a href="_u_a_r_t2_c_c32_x_x_8h.html#a38c91843484377049b4739fd4bd9ef34">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a38c91843484377049b4739fd4bd9ef34"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a04a16f42ee583b99c1bb71414a008f7f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a04a16f42ee583b99c1bb71414a008f7f">UART2CC32XX_close</a> (<a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> handle)</td></tr>
<tr class="separator:a04a16f42ee583b99c1bb71414a008f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636081b85886ba046efc0956bed5e1d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a636081b85886ba046efc0956bed5e1d5">UART2CC32XX_open</a> (uint_least8_t, <a class="el" href="struct_u_a_r_t2___params.html">UART2_Params</a> *params)</td></tr>
<tr class="separator:a636081b85886ba046efc0956bed5e1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa039ed82c68e30137b97973009f3db2e"><td class="memItemLeft" align="right" valign="top">int_fast16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#aa039ed82c68e30137b97973009f3db2e">UART2CC32XX_read</a> (<a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> handle, void *buffer, size_t size, size_t *bytesRead, uint32_t timeout)</td></tr>
<tr class="separator:aa039ed82c68e30137b97973009f3db2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d364787451dc459b5224573459df9a6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a6d364787451dc459b5224573459df9a6">UART2CC32XX_readCancel</a> (<a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> handle)</td></tr>
<tr class="separator:a6d364787451dc459b5224573459df9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e79511ea313dae6c237adc919bbdd71"><td class="memItemLeft" align="right" valign="top">int_fast16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a3e79511ea313dae6c237adc919bbdd71">UART2CC32XX_write</a> (<a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> handle, const void *buffer, size_t size, size_t *bytesWritten, uint32_t timeout)</td></tr>
<tr class="separator:a3e79511ea313dae6c237adc919bbdd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cde3b8dffff0f57ebb39eb3941eb42e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a6cde3b8dffff0f57ebb39eb3941eb42e">UART2CC32XX_writeCancel</a> (<a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> handle)</td></tr>
<tr class="separator:a6cde3b8dffff0f57ebb39eb3941eb42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e5a9c0725c3084926ab0d43892a5a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a36e5a9c0725c3084926ab0d43892a5a2">UART2CC32XX_flushRx</a> (<a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> handle)</td></tr>
<tr class="separator:a36e5a9c0725c3084926ab0d43892a5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a629fc38b0517c199989a2f7e3327cc62"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_u_a_r_t2___fxn_table.html">UART2_FxnTable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a629fc38b0517c199989a2f7e3327cc62">UART2CC32XX_fxnTable</a></td></tr>
<tr class="separator:a629fc38b0517c199989a2f7e3327cc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a95529d13d5b3e4af7a4d2641584f36f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95529d13d5b3e4af7a4d2641584f36f8">&sect;&nbsp;</a></span>UART2CC32XX_PIN_UNASSIGNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_UNASSIGNED&#160;&#160;&#160;0xFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates a pin is not being used. </p>
<p>If hardware flow control is not being used, the UART CTS and RTS pins should be set to UART2CC32XX_PIN_UNASSIGNED. </p>

</div>
</div>
<a id="a83d8f41b3e317f385f2428584d81fdad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83d8f41b3e317f385f2428584d81fdad">&sect;&nbsp;</a></span>UART2CC32XX_DMACH_UNASSIGNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_DMACH_UNASSIGNED&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates a DMA channel is not being used. </p>
<p>If DMA is not being used, the UART rxDmaChannel and txDmaChannel should be set to UART2CC32XX_DMACH_UNASSIGNED. </p>

</div>
</div>
<a id="a2dd7f7d54d96792ffac4f77b4b6aeeb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd7f7d54d96792ffac4f77b4b6aeeb4">&sect;&nbsp;</a></span>UART2CC32XX_PIN_01_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_01_UART1_TX&#160;&#160;&#160;0x700</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 1 is used for UART1 TX </p>

</div>
</div>
<a id="a3772b016e51f060dc70489dbc754fde5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3772b016e51f060dc70489dbc754fde5">&sect;&nbsp;</a></span>UART2CC32XX_PIN_02_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_02_UART1_RX&#160;&#160;&#160;0x701</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 2 is used for UART1 RX </p>

</div>
</div>
<a id="ab579fbd6e26f0741912da1faa43227b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab579fbd6e26f0741912da1faa43227b5">&sect;&nbsp;</a></span>UART2CC32XX_PIN_03_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_03_UART0_TX&#160;&#160;&#160;0x702</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 3 is used for UART0 TX </p>

</div>
</div>
<a id="a331462cb21a3be12396eb9979007a7c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331462cb21a3be12396eb9979007a7c4">&sect;&nbsp;</a></span>UART2CC32XX_PIN_04_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_04_UART0_RX&#160;&#160;&#160;0x703</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 4 is used for UART0 RX </p>

</div>
</div>
<a id="a4398bba470dc75a1f88866c6ae934e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4398bba470dc75a1f88866c6ae934e5d">&sect;&nbsp;</a></span>UART2CC32XX_PIN_07_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_07_UART1_TX&#160;&#160;&#160;0x506</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 7 is used for UART1 TX </p>

</div>
</div>
<a id="ab1ed327388aa2342903c9ef8a70401c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1ed327388aa2342903c9ef8a70401c9">&sect;&nbsp;</a></span>UART2CC32XX_PIN_08_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_08_UART1_RX&#160;&#160;&#160;0x507</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 8 is used for UART1 RX </p>

</div>
</div>
<a id="ac7c27d83ee02ec87b76d6aa1aa6ca9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7c27d83ee02ec87b76d6aa1aa6ca9c2">&sect;&nbsp;</a></span>UART2CC32XX_PIN_16_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_16_UART1_TX&#160;&#160;&#160;0x20F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 16 is used for UART1 TX </p>

</div>
</div>
<a id="aa57ad512870bd145c8b8e55472a36df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57ad512870bd145c8b8e55472a36df1">&sect;&nbsp;</a></span>UART2CC32XX_PIN_17_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_17_UART1_RX&#160;&#160;&#160;0x210</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 17 is used for UART1 RX </p>

</div>
</div>
<a id="a4f46ea001c68212e75af7e62c9320ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f46ea001c68212e75af7e62c9320ee4">&sect;&nbsp;</a></span>UART2CC32XX_PIN_45_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_45_UART0_RX&#160;&#160;&#160;0x92C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 45 is used for UART0 RX </p>

</div>
</div>
<a id="a9aea62bfebfc321f94dc918d608d6050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aea62bfebfc321f94dc918d608d6050">&sect;&nbsp;</a></span>UART2CC32XX_PIN_45_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_45_UART1_RX&#160;&#160;&#160;0x22C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 45 is used for UART1 RX </p>

</div>
</div>
<a id="a791793b79429625197f63f1d87275acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a791793b79429625197f63f1d87275acd">&sect;&nbsp;</a></span>UART2CC32XX_PIN_53_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_53_UART0_TX&#160;&#160;&#160;0x934</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 53 is used for UART0 TX </p>

</div>
</div>
<a id="ad2463da1403395cf421df36c8c884b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2463da1403395cf421df36c8c884b01">&sect;&nbsp;</a></span>UART2CC32XX_PIN_55_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_55_UART0_TX&#160;&#160;&#160;0x336</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 55 is used for UART0 TX </p>

</div>
</div>
<a id="add7e584f235c5f7915c4847d980b6287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add7e584f235c5f7915c4847d980b6287">&sect;&nbsp;</a></span>UART2CC32XX_PIN_55_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_55_UART1_TX&#160;&#160;&#160;0x636</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 55 is used for UART1 TX </p>

</div>
</div>
<a id="ad2f0a5add9d70c4a424262ba63187e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2f0a5add9d70c4a424262ba63187e1e">&sect;&nbsp;</a></span>UART2CC32XX_PIN_57_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_57_UART0_RX&#160;&#160;&#160;0x338</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 57 is used for UART0 RX </p>

</div>
</div>
<a id="a5e350d334366b67c0f702b99a0dd3528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e350d334366b67c0f702b99a0dd3528">&sect;&nbsp;</a></span>UART2CC32XX_PIN_57_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_57_UART1_RX&#160;&#160;&#160;0x638</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 57 is used for UART1 RX </p>

</div>
</div>
<a id="ae4a69950baeb686f7bb69f99b2264306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a69950baeb686f7bb69f99b2264306">&sect;&nbsp;</a></span>UART2CC32XX_PIN_58_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_58_UART1_TX&#160;&#160;&#160;0x639</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 58 is used for UART1 TX </p>

</div>
</div>
<a id="a8ec3cc272ebe8cca71ca4861fccbf367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec3cc272ebe8cca71ca4861fccbf367">&sect;&nbsp;</a></span>UART2CC32XX_PIN_59_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_59_UART1_RX&#160;&#160;&#160;0x63A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 59 is used for UART1 RX </p>

</div>
</div>
<a id="a1e55a89b0df7037c5c138e1e8e249fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e55a89b0df7037c5c138e1e8e249fcc">&sect;&nbsp;</a></span>UART2CC32XX_PIN_62_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_62_UART0_TX&#160;&#160;&#160;0xB3D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 62 is used for UART0 TX </p>

</div>
</div>
<a id="a0da4cb0bafc8f26f83bac99c4441c3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da4cb0bafc8f26f83bac99c4441c3a2">&sect;&nbsp;</a></span>UART2CC32XX_PIN_50_UART0_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_50_UART0_CTS&#160;&#160;&#160;0xC31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 50 is used for UART0 CTS </p>

</div>
</div>
<a id="af401a69b6e6f7d2d45f073517ae0eb29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af401a69b6e6f7d2d45f073517ae0eb29">&sect;&nbsp;</a></span>UART2CC32XX_PIN_50_UART0_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_50_UART0_RTS&#160;&#160;&#160;0x331</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 50 is used for UART0 RTS </p>

</div>
</div>
<a id="ae6807a4c7b513943ec8b41f41fe0f654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6807a4c7b513943ec8b41f41fe0f654">&sect;&nbsp;</a></span>UART2CC32XX_PIN_50_UART1_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_50_UART1_RTS&#160;&#160;&#160;0xA31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 50 is used for UART1 RTS </p>

</div>
</div>
<a id="ac426e8b7066ab76b55d009d8dfcd1443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac426e8b7066ab76b55d009d8dfcd1443">&sect;&nbsp;</a></span>UART2CC32XX_PIN_52_UART0_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_52_UART0_RTS&#160;&#160;&#160;0x633</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 52 is used for UART0 RTS </p>

</div>
</div>
<a id="a1c627890b80c3cb9e29cb16c8198e9f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c627890b80c3cb9e29cb16c8198e9f0">&sect;&nbsp;</a></span>UART2CC32XX_PIN_61_UART0_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_61_UART0_RTS&#160;&#160;&#160;0x53C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 61 is used for UART0 RTS </p>

</div>
</div>
<a id="a2f63b2dc37b0974146d39f2595127cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f63b2dc37b0974146d39f2595127cdc">&sect;&nbsp;</a></span>UART2CC32XX_PIN_61_UART0_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_61_UART0_CTS&#160;&#160;&#160;0x63C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 61 is used for UART0 CTS </p>

</div>
</div>
<a id="a031038ab9225f374418d79f01dbd2d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031038ab9225f374418d79f01dbd2d53">&sect;&nbsp;</a></span>UART2CC32XX_PIN_61_UART1_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_61_UART1_CTS&#160;&#160;&#160;0x33C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 61 is used for UART1 CTS </p>

</div>
</div>
<a id="a3b827cb0945b35a5492048c94162ccc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b827cb0945b35a5492048c94162ccc5">&sect;&nbsp;</a></span>UART2CC32XX_PIN_62_UART0_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_62_UART0_RTS&#160;&#160;&#160;0xA3D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 62 is used for UART0 RTS </p>

</div>
</div>
<a id="a1bf230af9be7ac28129187a642a71e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bf230af9be7ac28129187a642a71e8e">&sect;&nbsp;</a></span>UART2CC32XX_PIN_62_UART1_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_PIN_62_UART1_RTS&#160;&#160;&#160;0x33D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 62 is used for UART1 RTS </p>

</div>
</div>
<a id="aca4bc0545ae5b0aa97504a46c0c7f0fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca4bc0545ae5b0aa97504a46c0c7f0fe">&sect;&nbsp;</a></span>UART2CC32XX_FLOWCTRL_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_FLOWCTRL_NONE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No hardware flow control. </p>

</div>
</div>
<a id="a1681d4bcca6813b4956b9641ad58bdaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1681d4bcca6813b4956b9641ad58bdaa">&sect;&nbsp;</a></span>UART2CC32XX_FLOWCTRL_HARDWARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2CC32XX_FLOWCTRL_HARDWARE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware flow control. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a55aecd1b4c9a4483792d4838f67f99a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55aecd1b4c9a4483792d4838f67f99a2">&sect;&nbsp;</a></span>UART2CC32XX_Handle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_u_a_r_t2_c_c32_x_x___object.html">UART2CC32XX_Object</a> * <a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a55aecd1b4c9a4483792d4838f67f99a2">UART2CC32XX_Handle</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a38c91843484377049b4739fd4bd9ef34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c91843484377049b4739fd4bd9ef34">&sect;&nbsp;</a></span>UART2CC32XX_FifoThreshold</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="_u_a_r_t2_c_c32_x_x_8h.html#a38c91843484377049b4739fd4bd9ef34">UART2CC32XX_FifoThreshold</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART TX/RX interrupt FIFO threshold select. </p>
<p>Defined FIFO thresholds for generation of both TX interrupt and RX interrupt. If the RX and TX FIFO and thresholds are not set in the HwAttrs, the RX interrupt FIFO threshold is set to 1/8 full, and the TX interrupt FIFO threshold is set to 1/8 full. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a38c91843484377049b4739fd4bd9ef34aac884d80146d07ce5226c4a023b4cc11"></a>UART2CC32XX_FIFO_THRESHOLD_1_8&#160;</td><td class="fielddoc"><p>FIFO threshold of 1/8 full </p>
</td></tr>
<tr><td class="fieldname"><a id="a38c91843484377049b4739fd4bd9ef34aca3ea68a27e0d31feb4a79ca0604b7f7"></a>UART2CC32XX_FIFO_THRESHOLD_2_8&#160;</td><td class="fielddoc"><p>FIFO threshold of 2/8 full </p>
</td></tr>
<tr><td class="fieldname"><a id="a38c91843484377049b4739fd4bd9ef34a59b3df0005f53723415662335cf939c4"></a>UART2CC32XX_FIFO_THRESHOLD_4_8&#160;</td><td class="fielddoc"><p>FIFO threshold of 4/8 full </p>
</td></tr>
<tr><td class="fieldname"><a id="a38c91843484377049b4739fd4bd9ef34a259058fb83f8bc1cdb1c449675d136d5"></a>UART2CC32XX_FIFO_THRESHOLD_6_8&#160;</td><td class="fielddoc"><p>FIFO threshold of 6/8 full </p>
</td></tr>
<tr><td class="fieldname"><a id="a38c91843484377049b4739fd4bd9ef34a5e1d7ca6b6dfa1e51bc3564f3591eb82"></a>UART2CC32XX_FIFO_THRESHOLD_7_8&#160;</td><td class="fielddoc"><p>FIFO threshold of 7/8 full </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a04a16f42ee583b99c1bb71414a008f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a16f42ee583b99c1bb71414a008f7f">&sect;&nbsp;</a></span>UART2CC32XX_close()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART2CC32XX_close </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a636081b85886ba046efc0956bed5e1d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a636081b85886ba046efc0956bed5e1d5">&sect;&nbsp;</a></span>UART2CC32XX_open()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a> UART2CC32XX_open </td>
          <td>(</td>
          <td class="paramtype">uint_least8_t&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_u_a_r_t2___params.html">UART2_Params</a> *&#160;</td>
          <td class="paramname"><em>params</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa039ed82c68e30137b97973009f3db2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa039ed82c68e30137b97973009f3db2e">&sect;&nbsp;</a></span>UART2CC32XX_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int_fast16_t UART2CC32XX_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t *&#160;</td>
          <td class="paramname"><em>bytesRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d364787451dc459b5224573459df9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d364787451dc459b5224573459df9a6">&sect;&nbsp;</a></span>UART2CC32XX_readCancel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART2CC32XX_readCancel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e79511ea313dae6c237adc919bbdd71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e79511ea313dae6c237adc919bbdd71">&sect;&nbsp;</a></span>UART2CC32XX_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int_fast16_t UART2CC32XX_write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t *&#160;</td>
          <td class="paramname"><em>bytesWritten</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cde3b8dffff0f57ebb39eb3941eb42e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cde3b8dffff0f57ebb39eb3941eb42e">&sect;&nbsp;</a></span>UART2CC32XX_writeCancel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART2CC32XX_writeCancel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36e5a9c0725c3084926ab0d43892a5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36e5a9c0725c3084926ab0d43892a5a2">&sect;&nbsp;</a></span>UART2CC32XX_flushRx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART2CC32XX_flushRx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_u_a_r_t2_8h.html#abbf55a000a1ce4c24c15c03fbb610b60">UART2_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a629fc38b0517c199989a2f7e3327cc62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a629fc38b0517c199989a2f7e3327cc62">&sect;&nbsp;</a></span>UART2CC32XX_fxnTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_u_a_r_t2___fxn_table.html">UART2_FxnTable</a> UART2CC32XX_fxnTable</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2020</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
