<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf pin.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="11.448" period="12.500" constraintValue="12.500" deviceLimit="1.052" freqLimit="950.570" physResource="CLOCK/pll_base_inst/PLL_ADV/CLKOUT1" logResource="CLOCK/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="CLOCK/clkout1"/><twPinLimit anchorID="8" type="MAXPERIOD" name="Tpllper_CLKIN" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="CLOCK/pll_base_inst/PLL_ADV/CLKIN1" logResource="CLOCK/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="CLOCK/clkin1"/><twPinLimit anchorID="9" type="MAXPERIOD" name="Tpllper_CLKFB" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="CLOCK/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="CLOCK/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y2.CLKFBOUT" clockNet="CLOCK/clkfbout"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_CLOCK_clkout1 = PERIOD TIMEGRP &quot;CLOCK_clkout1&quot; TS_clk_in / 3.2 HIGH 50%;</twConstName><twItemCnt>105460</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>136</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.495</twMinPer></twConstHead><twPathRptBanner iPaths="4805" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y82.DIA4), 4805 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twSrc><twDest BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.707</twTotPathDel><twClkSkew dest = "1.951" src = "2.439">0.488</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twSrc><twDest BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y166.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y169.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y169.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;3&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_lut&lt;0&gt;</twBEL><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y170.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y170.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_16_2</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y169.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/GND_51_o_Addr[31]_LessThan_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out&lt;16&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y164.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/DM_EXP6</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y164.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>CPU/DATAPATH/DM_EXP</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mmux_Bit_Type31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y159.B1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y159.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;28&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT1711</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y159.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT171</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;28&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT211</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y82.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y82.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.902</twLogDel><twRouteDel>8.805</twRouteDel><twTotDel>11.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_2/Data_Out_29</twSrc><twDest BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.621</twTotPathDel><twClkSkew dest = "1.951" src = "2.454">0.503</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_2/Data_Out_29</twSrc><twDest BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X41Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X41Y157.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_2/Data_Out&lt;29&gt;</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_2/Data_Out_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y164.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.590</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_2/Data_Out&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Op[31]_GND_51_o_equal_38_o&lt;31&gt;1</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Op[31]_GND_51_o_equal_38_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Op[31]_GND_51_o_equal_38_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Op[31]_GND_51_o_equal_38_o&lt;31&gt;1</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y164.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/DM_EXP</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y164.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>CPU/DATAPATH/DM_EXP</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mmux_Bit_Type31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y159.B1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y159.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;28&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT1711</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y159.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT171</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;28&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT211</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y82.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y82.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.314</twLogDel><twRouteDel>9.307</twRouteDel><twTotDel>11.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.092</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twSrc><twDest BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.620</twTotPathDel><twClkSkew dest = "1.951" src = "2.439">0.488</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twSrc><twDest BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y166.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y167.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.309</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y167.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_31_o_cy&lt;3&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_31_o_lut&lt;1&gt;</twBEL><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_31_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_31_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y168.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_23_2</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_31_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y169.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/GND_51_o_Addr[31]_LessThan_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out&lt;16&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y164.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/DM_EXP6</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y164.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>CPU/DATAPATH/DM_EXP</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mmux_Bit_Type31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y159.B1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y159.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;28&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT1711</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y159.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT171</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;28&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT211</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y82.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y82.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>8.653</twRouteDel><twTotDel>11.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2370" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y88.DIA3), 2370 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twSrc><twDest BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.615</twTotPathDel><twClkSkew dest = "2.029" src = "2.439">0.410</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twSrc><twDest BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X16Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y166.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y169.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y169.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;3&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_lut&lt;0&gt;</twBEL><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y170.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y170.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_16_2</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y169.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/GND_51_o_Addr[31]_LessThan_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out&lt;16&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y164.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/DM_EXP6</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y160.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>CPU/DATAPATH/DM_EXP</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;0&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mmux_Bit_Type13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y167.D2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.760</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y167.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>COUNTER/CTRL_3</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y88.DIA3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y88.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.565</twLogDel><twRouteDel>9.050</twRouteDel><twTotDel>11.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_2/Data_Out_29</twSrc><twDest BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.529</twTotPathDel><twClkSkew dest = "2.029" src = "2.454">0.425</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_2/Data_Out_29</twSrc><twDest BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X41Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X41Y157.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_2/Data_Out&lt;29&gt;</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_2/Data_Out_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y164.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.590</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_2/Data_Out&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Op[31]_GND_51_o_equal_38_o&lt;31&gt;1</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Op[31]_GND_51_o_equal_38_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Op[31]_GND_51_o_equal_38_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Op[31]_GND_51_o_equal_38_o&lt;31&gt;1</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y164.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/DM_EXP</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y160.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>CPU/DATAPATH/DM_EXP</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;0&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mmux_Bit_Type13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y167.D2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.760</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y167.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>COUNTER/CTRL_3</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y88.DIA3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y88.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.977</twLogDel><twRouteDel>9.552</twRouteDel><twTotDel>11.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twSrc><twDest BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.528</twTotPathDel><twClkSkew dest = "2.029" src = "2.439">0.410</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twSrc><twDest BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X16Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y166.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y167.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.309</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y167.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_31_o_cy&lt;3&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_31_o_lut&lt;1&gt;</twBEL><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_31_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_31_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y168.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_23_2</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_31_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y169.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/GND_51_o_Addr[31]_LessThan_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out&lt;16&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y164.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/DM_EXP6</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y160.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>CPU/DATAPATH/DM_EXP</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;0&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mmux_Bit_Type13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y167.D2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.760</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y167.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>COUNTER/CTRL_3</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y88.DIA3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y88.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.630</twLogDel><twRouteDel>8.898</twRouteDel><twTotDel>11.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4795" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y82.DIA0), 4795 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.189</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twSrc><twDest BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.523</twTotPathDel><twClkSkew dest = "1.951" src = "2.439">0.488</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twSrc><twDest BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y166.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y169.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y169.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;3&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_lut&lt;0&gt;</twBEL><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y170.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y170.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_16_2</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y169.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/GND_51_o_Addr[31]_LessThan_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out&lt;16&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y164.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/DM_EXP6</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP8</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y159.C5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>CPU/DATAPATH/DM_EXP</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LED/Reg_0&lt;5&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mmux_Bit_Type22</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y159.D3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y159.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>LED/Reg_0&lt;5&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT1731</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y166.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT173</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y166.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT1212</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT171</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y82.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y82.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.902</twLogDel><twRouteDel>8.621</twRouteDel><twTotDel>11.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twSrc><twDest BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.506</twTotPathDel><twClkSkew dest = "1.951" src = "2.439">0.488</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twSrc><twDest BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y166.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y169.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y169.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;3&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_lut&lt;0&gt;</twBEL><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y170.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y170.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_16_2</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mcompar_GND_51_o_Addr[31]_LessThan_25_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y169.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/GND_51_o_Addr[31]_LessThan_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out&lt;16&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y164.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/DM_EXP6</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y164.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>CPU/DATAPATH/DM_EXP</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mmux_Bit_Type31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y159.B1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y159.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;28&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT1711</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y166.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT171</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y166.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT1212</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT171</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y82.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y82.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.902</twLogDel><twRouteDel>8.604</twRouteDel><twTotDel>11.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_2/Data_Out_29</twSrc><twDest BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.437</twTotPathDel><twClkSkew dest = "1.951" src = "2.454">0.503</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_2/Data_Out_29</twSrc><twDest BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X41Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X41Y157.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_2/Data_Out&lt;29&gt;</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_2/Data_Out_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y164.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.590</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_2/Data_Out&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Op[31]_GND_51_o_equal_38_o&lt;31&gt;1</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Op[31]_GND_51_o_equal_38_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Op[31]_GND_51_o_equal_38_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/Op[31]_GND_51_o_equal_38_o&lt;31&gt;1</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y164.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>CPU/DATAPATH/BT_Decoder/DM_EXP</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/DM_EXP8</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y159.C5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>CPU/DATAPATH/DM_EXP</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LED/Reg_0&lt;5&gt;</twComp><twBEL>CPU/DATAPATH/BT_Decoder/Mmux_Bit_Type22</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y159.D3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>CPU/DATAPATH/BIT_TYPE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y159.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>LED/Reg_0&lt;5&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT1731</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y166.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT173</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y166.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT1212</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_IN_M_CORRECT171</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y82.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>CPU/DATAPATH/MEM_IN_M_CORRECT&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y82.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.314</twLogDel><twRouteDel>9.123</twRouteDel><twTotDel>11.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLOCK_clkout1 = PERIOD TIMEGRP &quot;CLOCK_clkout1&quot; TS_clk_in / 3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y82.ADDRA7), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_3/Data_Out_6</twSrc><twDest BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.497</twTotPathDel><twClkSkew dest = "0.993" src = "0.800">-0.193</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_3/Data_Out_6</twSrc><twDest BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y164.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out&lt;6&gt;</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_3/Data_Out_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y82.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twFalling">0.329</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y82.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.329</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_m</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y84.ADDRA9), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.082</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_3/Data_Out_8</twSrc><twDest BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.582</twTotPathDel><twClkSkew dest = "0.991" src = "0.791">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_3/Data_Out_8</twSrc><twDest BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X17Y168.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out&lt;8&gt;</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_3/Data_Out_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y84.ADDRA9</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twFalling">0.450</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y84.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_m</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DATAPATH/F/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y68.ADDRA7), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.119</twSlack><twSrc BELType="FF">CPU/DATAPATH/F/R_PIM_1/Data_Out_6</twSrc><twDest BELType="RAM">CPU/DATAPATH/F/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.588</twTotPathDel><twClkSkew dest = "0.919" src = "0.750">-0.169</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/F/R_PIM_1/Data_Out_6</twSrc><twDest BELType='RAM'>CPU/DATAPATH/F/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/DATAPATH/F/R_PIM_1/Data_Out&lt;6&gt;</twComp><twBEL>CPU/DATAPATH/F/R_PIM_1/Data_Out_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y68.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>CPU/DATAPATH/F/R_PIM_1/Data_Out&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y68.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/DATAPATH/F/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/F/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.454</twRouteDel><twTotDel>0.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_m</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK_clkout1 = PERIOD TIMEGRP &quot;CLOCK_clkout1&quot; TS_clk_in / 3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="8.930" period="12.500" constraintValue="12.500" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/DATAPATH/F/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/DATAPATH/F/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y62.CLKA" clockNet="clk_m"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="8.930" period="12.500" constraintValue="12.500" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/DATAPATH/F/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/DATAPATH/F/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y64.CLKA" clockNet="clk_m"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="8.930" period="12.500" constraintValue="12.500" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/DATAPATH/F/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/DATAPATH/F/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y68.CLKA" clockNet="clk_m"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_CLOCK_clkout0 = PERIOD TIMEGRP &quot;CLOCK_clkout0&quot; TS_clk_in / 1.6 HIGH 50%;</twConstName><twItemCnt>8255589</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8790</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>24.471</twMinPer></twConstHead><twPathRptBanner iPaths="10347" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DATAPATH/M_W/R_MW_2/Data_Out_16 (SLICE_X24Y173.A5), 10347 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/DATAPATH/M_W/R_MW_2/Data_Out_16</twDest><twTotPathDel>11.339</twTotPathDel><twClkSkew dest = "1.999" src = "2.447">0.448</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/DATAPATH/M_W/R_MW_2/Data_Out_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y84.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twSrcClk><twPathDel><twSite>RAMB16_X1Y84.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y168.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">5.003</twDelInfo><twComp>CPU/DATAPATH/MEM_OUT&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y168.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_OUT_M163</twComp><twBEL>CPU/DATAPATH/DM_EXT/Mmux_DM_Out_M2221_G</twBEL><twBEL>CPU/DATAPATH/DM_EXT/Mmux_DM_Out_M2221</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y173.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.966</twDelInfo><twComp>CPU/DATAPATH/DM_EXT/Mmux_DM_Out_M222</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y173.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_2/Data_Out&lt;6&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT8</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y173.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>CPU/DATAPATH/Real_M_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y173.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_2/Data_Out&lt;6&gt;</twComp><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_16_rstpot</twBEL><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_16</twBEL></twPathDel><twLogDel>3.123</twLogDel><twRouteDel>8.216</twRouteDel><twTotDel>11.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.231</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_3/Data_Out_19</twSrc><twDest BELType="FF">CPU/DATAPATH/M_W/R_MW_2/Data_Out_16</twDest><twTotPathDel>23.562</twTotPathDel><twClkSkew dest = "0.298" src = "0.325">0.027</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.180</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_3/Data_Out_19</twSrc><twDest BELType='FF'>CPU/DATAPATH/M_W/R_MW_2/Data_Out_16</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X17Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X17Y167.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_19_1</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_3/Data_Out_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y176.D1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.746</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y176.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>BRIDGE/Mcompar_Addr[31]_GND_59_o_LessThan_22_o_cy&lt;3&gt;</twComp><twBEL>BRIDGE/Mcompar_Addr[31]_GND_59_o_LessThan_22_o_lut&lt;3&gt;</twBEL><twBEL>BRIDGE/Mcompar_Addr[31]_GND_59_o_LessThan_22_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>BRIDGE/Mcompar_Addr[31]_GND_59_o_LessThan_22_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y177.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>BRIDGE/Addr[31]_GND_59_o_LessThan_22_o</twComp><twBEL>BRIDGE/Mcompar_Addr[31]_GND_59_o_LessThan_22_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y189.A5</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">4.584</twDelInfo><twComp>BRIDGE/Addr[31]_GND_59_o_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_OUT_M191</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_OUT_M253_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y164.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.699</twDelInfo><twComp>N1267</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT251</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_OUT_M253</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y167.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">4.633</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_OUT_M252</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1276</twComp><twBEL>CPU/DATAPATH/DM_EXT/Mmux_DM_Out_M9711_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y167.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>N1277</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1276</twComp><twBEL>CPU/DATAPATH/DM_EXT/Mmux_DM_Out_M9711</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y173.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.426</twDelInfo><twComp>CPU/DATAPATH/DM_EXT/Mmux_DM_Out_M971</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y173.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_2/Data_Out&lt;6&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT8</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y173.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>CPU/DATAPATH/Real_M_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y173.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_2/Data_Out&lt;6&gt;</twComp><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_16_rstpot</twBEL><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_16</twBEL></twPathDel><twLogDel>2.721</twLogDel><twRouteDel>20.841</twRouteDel><twTotDel>23.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.367</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_3/Data_Out_15_3</twSrc><twDest BELType="FF">CPU/DATAPATH/M_W/R_MW_2/Data_Out_16</twDest><twTotPathDel>23.438</twTotPathDel><twClkSkew dest = "0.298" src = "0.313">0.015</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.180</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_3/Data_Out_15_3</twSrc><twDest BELType='FF'>CPU/DATAPATH/M_W/R_MW_2/Data_Out_16</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X21Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X21Y167.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_15_2</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_3/Data_Out_15_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y176.C2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.671</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_15_3</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y176.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>BRIDGE/Mcompar_Addr[31]_GND_59_o_LessThan_22_o_cy&lt;3&gt;</twComp><twBEL>BRIDGE/Mcompar_Addr[31]_GND_59_o_LessThan_22_o_lutdi2</twBEL><twBEL>BRIDGE/Mcompar_Addr[31]_GND_59_o_LessThan_22_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>BRIDGE/Mcompar_Addr[31]_GND_59_o_LessThan_22_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y177.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>BRIDGE/Addr[31]_GND_59_o_LessThan_22_o</twComp><twBEL>BRIDGE/Mcompar_Addr[31]_GND_59_o_LessThan_22_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y189.A5</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">4.584</twDelInfo><twComp>BRIDGE/Addr[31]_GND_59_o_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_OUT_M191</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_OUT_M253_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y164.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.699</twDelInfo><twComp>N1267</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT251</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_OUT_M253</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y167.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">4.633</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_OUT_M252</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1276</twComp><twBEL>CPU/DATAPATH/DM_EXT/Mmux_DM_Out_M9711_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y167.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>N1277</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1276</twComp><twBEL>CPU/DATAPATH/DM_EXT/Mmux_DM_Out_M9711</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y173.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.426</twDelInfo><twComp>CPU/DATAPATH/DM_EXT/Mmux_DM_Out_M971</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y173.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_2/Data_Out&lt;6&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT8</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y173.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>CPU/DATAPATH/Real_M_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y173.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_2/Data_Out&lt;6&gt;</twComp><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_16_rstpot</twBEL><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_16</twBEL></twPathDel><twLogDel>2.672</twLogDel><twRouteDel>20.766</twRouteDel><twTotDel>23.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3444" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DATAPATH/M_W/R_MW_2/Data_Out_14 (SLICE_X37Y166.D4), 3444 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.450</twSlack><twSrc BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/DATAPATH/M_W/R_MW_2/Data_Out_14</twDest><twTotPathDel>11.376</twTotPathDel><twClkSkew dest = "2.004" src = "2.378">0.374</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/DATAPATH/M_W/R_MW_2/Data_Out_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X3Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twSrcClk><twPathDel><twSite>RAMB16_X3Y82.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y167.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/DATAPATH/MEM_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DATAPATH/MEM_OUT_M&lt;30&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_OUT_M245</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y173.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.564</twDelInfo><twComp>CPU/DATAPATH/MEM_OUT_M&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT61</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y166.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.397</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y166.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_2/Data_Out&lt;14&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT63</twBEL><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_14</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>8.390</twRouteDel><twTotDel>11.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.660</twSlack><twSrc BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/DATAPATH/M_W/R_MW_2/Data_Out_14</twDest><twTotPathDel>9.095</twTotPathDel><twClkSkew dest = "2.004" src = "2.449">0.445</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/DATAPATH/M_W/R_MW_2/Data_Out_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twSrcClk><twPathDel><twSite>RAMB16_X1Y82.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y173.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>CPU/DATAPATH/MEM_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_OUT_M63</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_OUT_M66</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y173.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>CPU/DATAPATH/MEM_OUT_M&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT61</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y166.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.397</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y166.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_2/Data_Out&lt;14&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT63</twBEL><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_14</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>6.104</twRouteDel><twTotDel>9.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.853</twSlack><twSrc BELType="FF">CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_3</twSrc><twDest BELType="FF">CPU/DATAPATH/M_W/R_MW_2/Data_Out_14</twDest><twTotPathDel>21.940</twTotPathDel><twClkSkew dest = "0.303" src = "0.330">0.027</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.180</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_3</twSrc><twDest BELType='FF'>CPU/DATAPATH/M_W/R_MW_2/Data_Out_14</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X17Y170.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_3</twComp><twBEL>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.362</twDelInfo><twComp>CPU/DATAPATH/E_M/R_EM_3/Data_Out_10_3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y171.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>BRIDGE/Mcompar_GND_59_o_Addr[31]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>BRIDGE/Mcompar_GND_59_o_Addr[31]_LessThan_21_o_lut&lt;0&gt;</twBEL><twBEL>BRIDGE/Mcompar_GND_59_o_Addr[31]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y172.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>BRIDGE/Mcompar_GND_59_o_Addr[31]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y172.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>BRIDGE/GND_59_o_Addr[31]_LessThan_21_o</twComp><twBEL>BRIDGE/Mcompar_GND_59_o_Addr[31]_LessThan_21_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y189.D5</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">7.530</twDelInfo><twComp>BRIDGE/GND_59_o_Addr[31]_LessThan_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_OUT_M242</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_OUT_M242</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y176.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_OUT_M242</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y176.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_OUT_M243</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_OUT_M243</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y167.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>CPU/DATAPATH/Mmux_MEM_OUT_M243</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DATAPATH/MEM_OUT_M&lt;30&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_OUT_M245</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y173.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.564</twDelInfo><twComp>CPU/DATAPATH/MEM_OUT_M&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT61</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y166.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.397</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y166.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_2/Data_Out&lt;14&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT63</twBEL><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_14</twBEL></twPathDel><twLogDel>2.536</twLogDel><twRouteDel>19.404</twRouteDel><twTotDel>21.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7253" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DATAPATH/M_W/R_MW_2/Data_Out_4 (SLICE_X36Y173.C3), 7253 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.495</twSlack><twSrc BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/DATAPATH/M_W/R_MW_2/Data_Out_4</twDest><twTotPathDel>11.273</twTotPathDel><twClkSkew dest = "2.015" src = "2.447">0.432</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/DATAPATH/M_W/R_MW_2/Data_Out_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y84.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twSrcClk><twPathDel><twSite>RAMB16_X1Y84.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y176.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.033</twDelInfo><twComp>CPU/DATAPATH/MEM_OUT&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y176.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N62</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_OUT_M135</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y175.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>CPU/DATAPATH/MEM_OUT_M&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y175.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>COUNTER/PRESET&lt;14&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT273</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y173.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT272</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y173.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_3/Data_Out&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT2713</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y173.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>CPU/DATAPATH/Real_M_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y173.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_3/Data_Out&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_4_rstpot</twBEL><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_4</twBEL></twPathDel><twLogDel>3.048</twLogDel><twRouteDel>8.225</twRouteDel><twTotDel>11.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.128</twSlack><twSrc BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/DATAPATH/M_W/R_MW_2/Data_Out_4</twDest><twTotPathDel>10.638</twTotPathDel><twClkSkew dest = "2.015" src = "2.449">0.434</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/DATAPATH/M_W/R_MW_2/Data_Out_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twSrcClk><twPathDel><twSite>RAMB16_X1Y82.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.518</twDelInfo><twComp>CPU/DATAPATH/MEM_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT301</twComp><twBEL>CPU/DATAPATH/Mmux_MEM_OUT_M46</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y175.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>CPU/DATAPATH/MEM_OUT_M&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y175.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>COUNTER/PRESET&lt;14&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT273</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y173.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT272</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y173.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_3/Data_Out&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT2713</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y173.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>CPU/DATAPATH/Real_M_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y173.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_3/Data_Out&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_4_rstpot</twBEL><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_4</twBEL></twPathDel><twLogDel>3.048</twLogDel><twRouteDel>7.590</twRouteDel><twTotDel>10.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.221</twSlack><twSrc BELType="RAM">CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/DATAPATH/M_W/R_MW_2/Data_Out_4</twDest><twTotPathDel>8.538</twTotPathDel><twClkSkew dest = "2.015" src = "2.456">0.441</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.351" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/DATAPATH/M_W/R_MW_2/Data_Out_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y88.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">clk_m</twSrcClk><twPathDel><twSite>RAMB16_X1Y88.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DATAPATH/DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y166.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>CPU/DATAPATH/MEM_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y166.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/DATAPATH/Mmux_Real_M_OUT278</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT2712_SW0_G</twBEL><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT2712_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y173.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.406</twDelInfo><twComp>N555</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y173.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_3/Data_Out&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/Mmux_Real_M_OUT2713</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y173.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>CPU/DATAPATH/Real_M_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y173.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>CPU/DATAPATH/M_W/R_MW_3/Data_Out&lt;2&gt;</twComp><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_4_rstpot</twBEL><twBEL>CPU/DATAPATH/M_W/R_MW_2/Data_Out_4</twBEL></twPathDel><twLogDel>2.984</twLogDel><twRouteDel>5.554</twRouteDel><twTotDel>8.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLOCK_clkout0 = PERIOD TIMEGRP &quot;CLOCK_clkout0&quot; TS_clk_in / 1.6 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DATAPATH/GPR/GPR_0_976 (SLICE_X10Y127.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">CPU/DATAPATH/GPR/GPR_0_976</twSrc><twDest BELType="FF">CPU/DATAPATH/GPR/GPR_0_976</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/GPR/GPR_0_976</twSrc><twDest BELType='FF'>CPU/DATAPATH/GPR/GPR_0_976</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">clk</twSrcClk><twPathDel><twSite>SLICE_X10Y127.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/DATAPATH/GPR/GPR_0&lt;976&gt;</twComp><twBEL>CPU/DATAPATH/GPR/GPR_0_976</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y127.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>CPU/DATAPATH/GPR/GPR_0&lt;976&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y127.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>CPU/DATAPATH/GPR/GPR_0&lt;976&gt;</twComp><twBEL>CPU/DATAPATH/GPR/Mmux_GPR[30][31]_WriteData[31]_mux_12_OUT81</twBEL><twBEL>CPU/DATAPATH/GPR/GPR_0_976</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DATAPATH/GPR/GPR_0_331 (SLICE_X14Y115.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">CPU/DATAPATH/GPR/GPR_0_331</twSrc><twDest BELType="FF">CPU/DATAPATH/GPR/GPR_0_331</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/GPR/GPR_0_331</twSrc><twDest BELType='FF'>CPU/DATAPATH/GPR/GPR_0_331</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">clk</twSrcClk><twPathDel><twSite>SLICE_X14Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/DATAPATH/GPR/GPR_0&lt;334&gt;</twComp><twBEL>CPU/DATAPATH/GPR/GPR_0_331</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y115.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>CPU/DATAPATH/GPR/GPR_0&lt;331&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y115.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>CPU/DATAPATH/GPR/GPR_0&lt;334&gt;</twComp><twBEL>CPU/DATAPATH/GPR/Mmux_GPR[10][31]_WriteData[31]_mux_32_OUT33</twBEL><twBEL>CPU/DATAPATH/GPR/GPR_0_331</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DATAPATH/GPR/GPR_0_650 (SLICE_X14Y117.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">CPU/DATAPATH/GPR/GPR_0_650</twSrc><twDest BELType="FF">CPU/DATAPATH/GPR/GPR_0_650</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/DATAPATH/GPR/GPR_0_650</twSrc><twDest BELType='FF'>CPU/DATAPATH/GPR/GPR_0_650</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">clk</twSrcClk><twPathDel><twSite>SLICE_X14Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/DATAPATH/GPR/GPR_0&lt;653&gt;</twComp><twBEL>CPU/DATAPATH/GPR/GPR_0_650</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y117.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>CPU/DATAPATH/GPR/GPR_0&lt;650&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>CPU/DATAPATH/GPR/GPR_0&lt;653&gt;</twComp><twBEL>CPU/DATAPATH/GPR/Mmux_GPR[20][31]_WriteData[31]_mux_22_OUT210</twBEL><twBEL>CPU/DATAPATH/GPR/GPR_0_650</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK_clkout0 = PERIOD TIMEGRP &quot;CLOCK_clkout0&quot; TS_clk_in / 1.6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="22.334" period="25.000" constraintValue="25.000" deviceLimit="2.666" freqLimit="375.094" physResource="CLOCK/clkout1_buf/I0" logResource="CLOCK/clkout1_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="CLOCK/clkout0"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tcp" slack="24.520" period="25.000" constraintValue="25.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CPU/DATAPATH/F_D/R_FD_1/Data_Out&lt;5&gt;/CLK" logResource="CPU/DATAPATH/F_D/R_FD_1/Data_Out_2/CK" locationPin="SLICE_X48Y138.CLK" clockNet="clk"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tcp" slack="24.520" period="25.000" constraintValue="25.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CPU/DATAPATH/F_D/R_FD_1/Data_Out&lt;5&gt;/CLK" logResource="CPU/DATAPATH/F_D/R_FD_1/Data_Out_3/CK" locationPin="SLICE_X48Y138.CLK" clockNet="clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="39.984" errors="0" errorRollup="0" items="0" itemsRollup="8361049"/><twConstRollup name="TS_CLOCK_clkout1" fullName="TS_CLOCK_clkout1 = PERIOD TIMEGRP &quot;CLOCK_clkout1&quot; TS_clk_in / 3.2 HIGH 50%;" type="child" depth="1" requirement="12.500" prefType="period" actual="12.495" actualRollup="N/A" errors="0" errorRollup="0" items="105460" itemsRollup="0"/><twConstRollup name="TS_CLOCK_clkout0" fullName="TS_CLOCK_clkout0 = PERIOD TIMEGRP &quot;CLOCK_clkout0&quot; TS_clk_in / 1.6 HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="24.471" actualRollup="N/A" errors="0" errorRollup="0" items="8255589" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>24.471</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>8361049</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>24748</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>24.471</twMinPer><twFootnote number="1" /><twMaxFreq>40.865</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Jan 19 16:26:24 2018 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 347 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
