{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616081501750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616081501751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 21:01:41 2021 " "Processing started: Thu Mar 18 21:01:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616081501751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081501751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MatrixMultiplier -c MatrixMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off MatrixMultiplier -c MatrixMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081501752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616081503153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616081503153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/controlunit/microcode.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/controlunit/microcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcode " "Found entity 1: microcode" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081552823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081552823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstld.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstld.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstLd " "Found entity 1: reg_RstLd" {  } { { "verilog_scripts/registers/reg_RstLd.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstLd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081552828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081552828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstincld.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstincld.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstIncLd " "Found entity 1: reg_RstIncLd" {  } { { "verilog_scripts/registers/reg_RstIncLd.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstIncLd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081552836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081552836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstinc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstinc.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstInc " "Found entity 1: reg_RstInc" {  } { { "verilog_scripts/registers/reg_RstInc.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstInc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081552844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081552844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_id.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ID " "Found entity 1: reg_ID" {  } { { "verilog_scripts/registers/reg_ID.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081552850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081552850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_AC " "Found entity 1: reg_AC" {  } { { "verilog_scripts/registers/reg_AC.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081552857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081552857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "verilog_scripts/buffer.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081552864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081552864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "verilog_scripts/ALU.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081552874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081552874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/mux/mux1_controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/mux/mux1_controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_ControlUnit " "Found entity 1: mux1_ControlUnit" {  } { { "verilog_scripts/Mux/mux1_ControlUnit.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/Mux/mux1_ControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081552879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081552879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/mux/mux2_controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/mux/mux2_controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_ControlUnit " "Found entity 1: mux2_ControlUnit" {  } { { "verilog_scripts/Mux/mux2_ControlUnit.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/Mux/mux2_ControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081552887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081552887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/controlunit/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/controlunit/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081552894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081552894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/testbenches/tb_microcode.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/testbenches/tb_microcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_microcode " "Found entity 1: tb_microcode" {  } { { "verilog_scripts/TestBenches/tb_microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches/tb_microcode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081552905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081552905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/testbenches/tb_mux2_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/testbenches/tb_mux2_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mux2_CU " "Found entity 1: tb_mux2_CU" {  } { { "verilog_scripts/TestBenches/tb_mux2_CU.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches/tb_mux2_CU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081552921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081552921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microcode " "Elaborating entity \"microcode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616081553063 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ucode.data_a 0 microcode.v(13) " "Net \"ucode.data_a\" at microcode.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616081553066 "|microcode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ucode.waddr_a 0 microcode.v(13) " "Net \"ucode.waddr_a\" at microcode.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616081553067 "|microcode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ucode.we_a 0 microcode.v(13) " "Net \"ucode.we_a\" at microcode.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616081553067 "|microcode"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ucode " "RAM logic \"ucode\" is uninferred due to asynchronous read logic" {  } { { "verilog_scripts/ControlUnit/microcode.v" "ucode" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616081554055 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1616081554055 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 86 E:/fpga/MatrixMultiplier/db/MatrixMultiplier.ram0_microcode_cd14aaf9.hdl.mif " "Memory depth (128) in the design file differs from memory depth (86) in the Memory Initialization File \"E:/fpga/MatrixMultiplier/db/MatrixMultiplier.ram0_microcode_cd14aaf9.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1616081554061 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[0\] GND " "Pin \"condition\[0\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616081556258 "|microcode|condition[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[1\] GND " "Pin \"condition\[1\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616081556258 "|microcode|condition[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BT GND " "Pin \"BT\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616081556258 "|microcode|BT"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[34\] GND " "Pin \"OPs\[34\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616081556258 "|microcode|OPs[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[36\] GND " "Pin \"OPs\[36\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616081556258 "|microcode|OPs[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[47\] GND " "Pin \"OPs\[47\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616081556258 "|microcode|OPs[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[49\] GND " "Pin \"OPs\[49\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616081556258 "|microcode|OPs[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[14\] GND " "Pin \"jump_addr\[14\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616081556258 "|microcode|jump_addr[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616081556258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616081556590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616081559872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616081559872 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[7\] " "No output dependent on input pin \"reg_out\[7\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616081560084 "|microcode|reg_out[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[8\] " "No output dependent on input pin \"reg_out\[8\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616081560084 "|microcode|reg_out[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[9\] " "No output dependent on input pin \"reg_out\[9\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616081560084 "|microcode|reg_out[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[10\] " "No output dependent on input pin \"reg_out\[10\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616081560084 "|microcode|reg_out[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[11\] " "No output dependent on input pin \"reg_out\[11\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616081560084 "|microcode|reg_out[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[12\] " "No output dependent on input pin \"reg_out\[12\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616081560084 "|microcode|reg_out[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[13\] " "No output dependent on input pin \"reg_out\[13\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616081560084 "|microcode|reg_out[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[14\] " "No output dependent on input pin \"reg_out\[14\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616081560084 "|microcode|reg_out[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[15\] " "No output dependent on input pin \"reg_out\[15\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616081560084 "|microcode|reg_out[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616081560084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "295 " "Implemented 295 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616081560085 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616081560085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "209 " "Implemented 209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616081560085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616081560085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616081560238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 21:02:40 2021 " "Processing ended: Thu Mar 18 21:02:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616081560238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616081560238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616081560238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081560238 ""}
