{
  "module_name": "tegra210-mc.h",
  "hash_id": "17e162b5b58808d4300040211da06c9863796563cbf7ff86b28c27eb82bfa83c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/memory/tegra/tegra210-mc.h",
  "human_readable_source": " \n \n\n#ifndef TEGRA210_MC_H\n#define TEGRA210_MC_H\n\n#include \"mc.h\"\n\n \n#define MC_LATENCY_ALLOWANCE_AVPC_0\t\t\t\t0x2e4\n#define MC_LATENCY_ALLOWANCE_HC_0\t\t\t\t0x310\n#define MC_LATENCY_ALLOWANCE_HC_1\t\t\t\t0x314\n#define MC_LATENCY_ALLOWANCE_MPCORE_0\t\t\t\t0x320\n#define MC_LATENCY_ALLOWANCE_NVENC_0\t\t\t\t0x328\n#define MC_LATENCY_ALLOWANCE_PPCS_0\t\t\t\t0x344\n#define MC_LATENCY_ALLOWANCE_PPCS_1\t\t\t\t0x348\n#define MC_LATENCY_ALLOWANCE_ISP2_0\t\t\t\t0x370\n#define MC_LATENCY_ALLOWANCE_ISP2_1\t\t\t\t0x374\n#define MC_LATENCY_ALLOWANCE_XUSB_0\t\t\t\t0x37c\n#define MC_LATENCY_ALLOWANCE_XUSB_1\t\t\t\t0x380\n#define MC_LATENCY_ALLOWANCE_TSEC_0\t\t\t\t0x390\n#define MC_LATENCY_ALLOWANCE_VIC_0\t\t\t\t0x394\n#define MC_LATENCY_ALLOWANCE_VI2_0\t\t\t\t0x398\n#define MC_LATENCY_ALLOWANCE_GPU_0\t\t\t\t0x3ac\n#define MC_LATENCY_ALLOWANCE_SDMMCA_0\t\t\t\t0x3b8\n#define MC_LATENCY_ALLOWANCE_SDMMCAA_0\t\t\t\t0x3bc\n#define MC_LATENCY_ALLOWANCE_SDMMC_0\t\t\t\t0x3c0\n#define MC_LATENCY_ALLOWANCE_SDMMCAB_0\t\t\t\t0x3c4\n#define MC_LATENCY_ALLOWANCE_GPU2_0\t\t\t\t0x3e8\n#define MC_LATENCY_ALLOWANCE_NVDEC_0\t\t\t\t0x3d8\n#define MC_MLL_MPCORER_PTSA_RATE\t\t\t\t0x44c\n#define MC_FTOP_PTSA_RATE\t\t\t\t\t0x50c\n#define MC_EMEM_ARB_TIMING_RFCPB\t\t\t\t0x6c0\n#define MC_EMEM_ARB_TIMING_CCDMW\t\t\t\t0x6c4\n#define MC_EMEM_ARB_REFPB_HP_CTRL\t\t\t\t0x6f0\n#define MC_EMEM_ARB_REFPB_BANK_CTRL\t\t\t\t0x6f4\n#define MC_PTSA_GRANT_DECREMENT\t\t\t\t\t0x960\n#define MC_EMEM_ARB_DHYST_CTRL\t\t\t\t\t0xbcc\n#define MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_0\t\t\t0xbd0\n#define MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_1\t\t\t0xbd4\n#define MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_2\t\t\t0xbd8\n#define MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_3\t\t\t0xbdc\n#define MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_4\t\t\t0xbe0\n#define MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_5\t\t\t0xbe4\n#define MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_6\t\t\t0xbe8\n#define MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_7\t\t\t0xbec\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}