{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474748113937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474748113942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 15:15:13 2016 " "Processing started: Sat Sep 24 15:15:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474748113942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474748113942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474748113942 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474748114279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122790 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(68) " "Verilog HDL information at ISDU.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474748122795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 0 0 " "Found 0 design units, including 0 entities, in source file test_bench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122796 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474748122797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerFile.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/registerFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCR_Data slc3.sv(91) " "Verilog HDL Implicit Net warning at slc3.sv(91): created implicit net for \"PCR_Data\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474748122805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474748122838 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Continue_ah slc3.sv(29) " "Verilog HDL or VHDL warning at slc3.sv(29): object \"Continue_ah\" assigned a value but never read" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Run_ah slc3.sv(29) " "Verilog HDL or VHDL warning at slc3.sv(29): object \"Run_ah\" assigned a value but never read" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CE 0 slc3.sv(23) " "Net \"CE\" at slc3.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "UB 0 slc3.sv(23) " "Net \"UB\" at slc3.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LB 0 slc3.sv(23) " "Net \"LB\" at slc3.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OE 0 slc3.sv(23) " "Net \"OE\" at slc3.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WE 0 slc3.sv(23) " "Net \"WE\" at slc3.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(21) " "Output port \"LED\" at slc3.sv(21) has no driver" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122849 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1474748122849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver0\"" {  } { { "slc3.sv" "hex_driver0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:BUS " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:BUS\"" {  } { { "slc3.sv" "BUS" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO_MUX MIO_MUX:MM0 " "Elaborating entity \"MIO_MUX\" for hierarchy \"MIO_MUX:MM0\"" {  } { { "slc3.sv" "MM0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR0 " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR0\"" {  } { { "slc3.sv" "MDR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitShiftRegister MDR:MDR0\|SixteenBitShiftRegister:sr " "Elaborating entity \"SixteenBitShiftRegister\" for hierarchy \"MDR:MDR0\|SixteenBitShiftRegister:sr\"" {  } { { "MemoryModules.sv" "sr" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR0 " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR0\"" {  } { { "slc3.sv" "MAR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCR PCR:PCR0 " "Elaborating entity \"PCR\" for hierarchy \"PCR:PCR0\"" {  } { { "slc3.sv" "PCR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_INC PC_INC:PCINC0 " "Elaborating entity \"PC_INC\" for hierarchy \"PC_INC:PCINC0\"" {  } { { "slc3.sv" "PCINC0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0 " "Elaborating entity \"SixteenBitRippleAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\"" {  } { { "MemoryModules.sv" "SSR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ripple_adder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0 " "Elaborating entity \"four_ripple_adder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\"" {  } { { "standard_modules.sv" "FRA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:PCMUX0 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:PCMUX0\"" {  } { { "slc3.sv" "PCMUX0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "slc3.sv" "IR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123057 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA0 full_adder " "Node instance \"FA0\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA1 full_adder " "Node instance \"FA1\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 117 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA2 full_adder " "Node instance \"FA2\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA2" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 118 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA3 full_adder " "Node instance \"FA3\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA3" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 119 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA0 full_adder " "Node instance \"FA0\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA1 full_adder " "Node instance \"FA1\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 117 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA2 full_adder " "Node instance \"FA2\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA2" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 118 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA3 full_adder " "Node instance \"FA3\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA3" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 119 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA0 full_adder " "Node instance \"FA0\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA1 full_adder " "Node instance \"FA1\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 117 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA2 full_adder " "Node instance \"FA2\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA2" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 118 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA3 full_adder " "Node instance \"FA3\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA3" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 119 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA0 full_adder " "Node instance \"FA0\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA1 full_adder " "Node instance \"FA1\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 117 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA2 full_adder " "Node instance \"FA2\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA2" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 118 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA3 full_adder " "Node instance \"FA3\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA3" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 119 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474748123114 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474748123173 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 24 15:15:23 2016 " "Processing ended: Sat Sep 24 15:15:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474748123173 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474748123173 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474748123173 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474748123173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474748113937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474748113942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 15:15:13 2016 " "Processing started: Sat Sep 24 15:15:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474748113942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474748113942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474748113942 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474748114279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122790 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(68) " "Verilog HDL information at ISDU.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474748122795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 0 0 " "Found 0 design units, including 0 entities, in source file test_bench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122796 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474748122797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerFile.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/registerFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474748122804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCR_Data slc3.sv(91) " "Verilog HDL Implicit Net warning at slc3.sv(91): created implicit net for \"PCR_Data\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474748122805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474748122838 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Continue_ah slc3.sv(29) " "Verilog HDL or VHDL warning at slc3.sv(29): object \"Continue_ah\" assigned a value but never read" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Run_ah slc3.sv(29) " "Verilog HDL or VHDL warning at slc3.sv(29): object \"Run_ah\" assigned a value but never read" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CE 0 slc3.sv(23) " "Net \"CE\" at slc3.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "UB 0 slc3.sv(23) " "Net \"UB\" at slc3.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LB 0 slc3.sv(23) " "Net \"LB\" at slc3.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OE 0 slc3.sv(23) " "Net \"OE\" at slc3.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WE 0 slc3.sv(23) " "Net \"WE\" at slc3.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(21) " "Output port \"LED\" at slc3.sv(21) has no driver" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1474748122840 "|slc3"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474748122849 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1474748122849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver0\"" {  } { { "slc3.sv" "hex_driver0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:BUS " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:BUS\"" {  } { { "slc3.sv" "BUS" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO_MUX MIO_MUX:MM0 " "Elaborating entity \"MIO_MUX\" for hierarchy \"MIO_MUX:MM0\"" {  } { { "slc3.sv" "MM0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR0 " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR0\"" {  } { { "slc3.sv" "MDR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitShiftRegister MDR:MDR0\|SixteenBitShiftRegister:sr " "Elaborating entity \"SixteenBitShiftRegister\" for hierarchy \"MDR:MDR0\|SixteenBitShiftRegister:sr\"" {  } { { "MemoryModules.sv" "sr" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR0 " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR0\"" {  } { { "slc3.sv" "MAR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCR PCR:PCR0 " "Elaborating entity \"PCR\" for hierarchy \"PCR:PCR0\"" {  } { { "slc3.sv" "PCR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_INC PC_INC:PCINC0 " "Elaborating entity \"PC_INC\" for hierarchy \"PC_INC:PCINC0\"" {  } { { "slc3.sv" "PCINC0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0 " "Elaborating entity \"SixteenBitRippleAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\"" {  } { { "MemoryModules.sv" "SSR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ripple_adder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0 " "Elaborating entity \"four_ripple_adder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\"" {  } { { "standard_modules.sv" "FRA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748122901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:PCMUX0 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:PCMUX0\"" {  } { { "slc3.sv" "PCMUX0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "slc3.sv" "IR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123057 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA0 full_adder " "Node instance \"FA0\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA1 full_adder " "Node instance \"FA1\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 117 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA2 full_adder " "Node instance \"FA2\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA2" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 118 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA3 full_adder " "Node instance \"FA3\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA3" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 119 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA0 full_adder " "Node instance \"FA0\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA1 full_adder " "Node instance \"FA1\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 117 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA2 full_adder " "Node instance \"FA2\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA2" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 118 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA3 full_adder " "Node instance \"FA3\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA3" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 119 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA0 full_adder " "Node instance \"FA0\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA1 full_adder " "Node instance \"FA1\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 117 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA2 full_adder " "Node instance \"FA2\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA2" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 118 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA3 full_adder " "Node instance \"FA3\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA3" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 119 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA0 full_adder " "Node instance \"FA0\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA1 full_adder " "Node instance \"FA1\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 117 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA2 full_adder " "Node instance \"FA2\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA2" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 118 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA3 full_adder " "Node instance \"FA3\" instantiates undefined entity \"full_adder\"" {  } { { "standard_modules.sv" "FA3" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 119 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474748123075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474748123114 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474748123173 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 24 15:15:23 2016 " "Processing ended: Sat Sep 24 15:15:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474748123173 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474748123173 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474748123173 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474748123173 ""}
