# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/spi/sqi-pic32.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Microchip PIC32 Quad SPI controller

maintainers:
  - Purna Chandra Mandal <purna.mandal@microchip.com>
description: |
  Example:
  	sqi1: spi@1f8e2000 {
  		compatible = "microchip,pic32mzda-sqi";
  		reg = <0x1f8e2000 0x200>;
  		clocks = <&rootclk REF2CLK>, <&rootclk PB5CLK>;
  		clock-names = "spi_ck", "reg_ck";
  		interrupts = <169 IRQ_TYPE_LEVEL_HIGH>;
  	};
             

properties:
  compatible: {}
examples:
  - |
    sqi1: spi@1f8e2000 {
      compatible = "microchip,pic32mzda-sqi";
      reg = <0x1f8e2000 0x200>;
      clocks = <&rootclk REF2CLK>, <&rootclk PB5CLK>;
      clock-names = "spi_ck", "reg_ck";
      interrupts = <169 IRQ_TYPE_LEVEL_HIGH>;
    };
historical: |+
  Microchip PIC32 Quad SPI controller
  -----------------------------------
  Required properties:
  - compatible: Should be "microchip,pic32mzda-sqi".
  - reg: Address and length of SQI controller register space.
  - interrupts: Should contain SQI interrupt.
  - clocks: Should contain phandle of two clocks in sequence, one that drives
            clock on SPI bus and other that drives SQI controller.
  - clock-names: Should be "spi_ck" and "reg_ck" in order.

...
