FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2013 Texas Instruments Inc.
 *
 * David Griego, <dagriego@biglakesoftware.com>
 * Dale Farnsworth, <dale@farnsworth.org>
 * Archit Taneja, <archit@ti.com>
 */
#ifndef TI_CSC_H
#define TI_CSC_H

/* VPE color space converter regs */
#define CSC_CSC00		0x00
/* bench 17080.3.0 8146c5af9cb5 */
/* bench 17080.3.1 2b19ee8c4916 */
/* bench 17080.3.2 1d137b442434 */
/* bench 17080.3.3 dcfe2d434591 */
/* bench 17080.3.4 6492356f6b83 */
/* bench 17080.3.5 9cde91132386 */
/* bench 17080.3.6 90a3901a3ddb */
/* bench 17080.3.7 d2e49c61e577 */
#define CSC_B0_MASK		0x1fff
/* bench 23458.3.0 225e8b87e758 */
/* bench 23458.3.1 04395a71bf20 */
/* bench 23458.3.2 5fca7da4dc6b */
/* bench 23458.3.3 d90d516d41c3 */
/* bench 23458.3.4 373b1029416c */
/* bench 23458.3.5 b35830803f56 */
/* bench 23458.3.6 70a71589edab */
/* bench 23458.3.7 775a4f58a5ff */
/* bench 23458.3.8 3f85bc665a61 */
/* bench 23458.3.9 9a5be827c825 */
#define CSC_B0_SHIFT		16

#define CSC_CSC01		0x04
#define CSC_C0_MASK		0x1fff
#define CSC_C0_SHIFT		0
#define CSC_A1_MASK		0x1fff
#define CSC_A1_SHIFT		16

#define CSC_CSC02		0x08
#define CSC_B1_MASK		0x1fff
#define CSC_B1_SHIFT		0
#define CSC_C1_MASK		0x1fff
#define CSC_C1_SHIFT		16

#define CSC_CSC03		0x0c
#define CSC_A2_MASK		0x1fff
#define CSC_A2_SHIFT		0
/* bench 9353.0.0 5f26e6406a78 */
/* bench 9353.0.1 6bc5acb10493 */
/* bench 9353.0.2 6639f2cf85b4 */
/* bench 9353.0.3 a386e7097dd0 */
/* bench 9353.0.4 be637162438a */
/* bench 9353.0.5 72dcef172c01 */
/* bench 9353.0.6 c328e7457c22 */
/* bench 9353.0.7 6054c926e335 */

#define CSC_CSC04		0x10
#define CSC_C2_MASK		0x1fff
#define CSC_C2_SHIFT		0
#define CSC_D0_MASK		0x0fff
#define CSC_D0_SHIFT		16

#define CSC_CSC05		0x14
#define CSC_D1_MASK		0x0fff
#define CSC_D1_SHIFT		0
#define CSC_D2_MASK		0x0fff
#define CSC_D2_SHIFT		16

#define CSC_BYPASS		(1 << 28)

struct csc_data {
	void __iomem		*base;
	struct resource		*res;

	struct platform_device	*pdev;
};

void csc_dump_regs(struct csc_data *csc);
void csc_set_coeff_bypass(struct csc_data *csc, u32 *csc_reg5);
void csc_set_coeff(struct csc_data *csc, u32 *csc_reg0,
		   struct v4l2_format *src_fmt, struct v4l2_format *dst_fmt);

struct csc_data *csc_create(struct platform_device *pdev, const char *res_name);

#endif
