{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764662220990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764662220990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 16:57:00 2025 " "Processing started: Tue Dec 02 16:57:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764662220990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662220990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c control " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662220990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764662221215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764662221215 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mux.bdf" "" { Schematic "C:/exC/H6/control/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1764662227459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "C:/exC/H6/control/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764662227459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662227459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_rw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a_rw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_rw " "Found entity 1: a_rw" {  } { { "a_rw.bdf" "" { Schematic "C:/exC/H6/control/a_rw.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764662227461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662227461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_rw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file q_rw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 q_rw " "Found entity 1: q_rw" {  } { { "q_rw.bdf" "" { Schematic "C:/exC/H6/control/q_rw.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764662227461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662227461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_shifta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_shifta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_shifta " "Found entity 1: control_shifta" {  } { { "control_shifta.bdf" "" { Schematic "C:/exC/H6/control/control_shifta.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764662227461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662227461 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output.bdf " "Can't analyze file -- file output.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1764662227465 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "and1.bdf " "Can't analyze file -- file and1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1764662227465 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "and2.bdf " "Can't analyze file -- file and2.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1764662227467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_one.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_one.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_one " "Found entity 1: and_one" {  } { { "and_one.bdf" "" { Schematic "C:/exC/H6/control/and_one.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764662227469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662227469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_two.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_two.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_two " "Found entity 1: and_two" {  } { { "and_two.bdf" "" { Schematic "C:/exC/H6/control/and_two.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764662227469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662227469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_alu " "Found entity 1: control_alu" {  } { { "control_alu.bdf" "" { Schematic "C:/exC/H6/control/control_alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764662227469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662227469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 out " "Found entity 1: out" {  } { { "out.bdf" "" { Schematic "C:/exC/H6/control/out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764662227469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662227469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.bdf" "" { Schematic "C:/exC/H6/control/control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764662227469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662227469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contorol_ismul.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contorol_ismul.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contorol_IsMul " "Found entity 1: contorol_IsMul" {  } { { "contorol_IsMul.bdf" "" { Schematic "C:/exC/H6/control/contorol_IsMul.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764662227469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662227469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "C:/exC/H6/control/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764662227469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662227469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764662227485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contorol_IsMul contorol_IsMul:ismul_inst " "Elaborating entity \"contorol_IsMul\" for hierarchy \"contorol_IsMul:ismul_inst\"" {  } { { "control.bdf" "ismul_inst" { Schematic "C:/exC/H6/control/control.bdf" { { 424 856 992 520 "ismul_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764662227507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out out:inst5 " "Elaborating entity \"out\" for hierarchy \"out:inst5\"" {  } { { "control.bdf" "inst5" { Schematic "C:/exC/H6/control/control.bdf" { { 96 840 1072 416 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764662227508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux out:inst5\|mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"out:inst5\|mux:mux_inst\"" {  } { { "out.bdf" "mux_inst" { Schematic "C:/exC/H6/control/out.bdf" { { 320 1160 1296 416 "mux_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764662227508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_rw out:inst5\|a_rw:a " "Elaborating entity \"a_rw\" for hierarchy \"out:inst5\|a_rw:a\"" {  } { { "out.bdf" "a" { Schematic "C:/exC/H6/control/out.bdf" { { 416 1160 1304 512 "a" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764662227509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_rw out:inst5\|q_rw:q " "Elaborating entity \"q_rw\" for hierarchy \"out:inst5\|q_rw:q\"" {  } { { "out.bdf" "q" { Schematic "C:/exC/H6/control/out.bdf" { { 512 1160 1312 608 "q" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764662227509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_two out:inst5\|and_two:and_two " "Elaborating entity \"and_two\" for hierarchy \"out:inst5\|and_two:and_two\"" {  } { { "out.bdf" "and_two" { Schematic "C:/exC/H6/control/out.bdf" { { 192 1160 1344 288 "and_two" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764662227510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_one out:inst5\|and_one:inst " "Elaborating entity \"and_one\" for hierarchy \"out:inst5\|and_one:inst\"" {  } { { "out.bdf" "inst" { Schematic "C:/exC/H6/control/out.bdf" { { 48 1152 1352 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764662227510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_alu out:inst5\|control_alu:control_alu " "Elaborating entity \"control_alu\" for hierarchy \"out:inst5\|control_alu:control_alu\"" {  } { { "out.bdf" "control_alu" { Schematic "C:/exC/H6/control/out.bdf" { { 608 1168 1368 736 "control_alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764662227510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_shifta out:inst5\|control_shifta:control_shifta " "Elaborating entity \"control_shifta\" for hierarchy \"out:inst5\|control_shifta:control_shifta\"" {  } { { "out.bdf" "control_shifta" { Schematic "C:/exC/H6/control/out.bdf" { { 752 1192 1376 912 "control_shifta" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764662227512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst " "Elaborating entity \"counter\" for hierarchy \"counter:inst\"" {  } { { "control.bdf" "inst" { Schematic "C:/exC/H6/control/control.bdf" { { 504 1032 1160 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764662227512 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[3\] VCC " "Pin \"ALU\[3\]\" is stuck at VCC" {  } { { "control.bdf" "" { Schematic "C:/exC/H6/control/control.bdf" { { 200 1072 1248 216 "ALU\[4\]" "" } { 216 1072 1248 232 "ALU\[3\]" "" } { 232 1072 1248 248 "ALU\[2\]" "" } { 248 1072 1248 264 "ALU\[1\]" "" } { 264 1072 1248 280 "ALU\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764662227812 "|control|ALU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[2\] GND " "Pin \"ALU\[2\]\" is stuck at GND" {  } { { "control.bdf" "" { Schematic "C:/exC/H6/control/control.bdf" { { 200 1072 1248 216 "ALU\[4\]" "" } { 216 1072 1248 232 "ALU\[3\]" "" } { 232 1072 1248 248 "ALU\[2\]" "" } { 248 1072 1248 264 "ALU\[1\]" "" } { 264 1072 1248 280 "ALU\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764662227812 "|control|ALU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[0\] VCC " "Pin \"ALU\[0\]\" is stuck at VCC" {  } { { "control.bdf" "" { Schematic "C:/exC/H6/control/control.bdf" { { 200 1072 1248 216 "ALU\[4\]" "" } { 216 1072 1248 232 "ALU\[3\]" "" } { 232 1072 1248 248 "ALU\[2\]" "" } { 248 1072 1248 264 "ALU\[1\]" "" } { 264 1072 1248 280 "ALU\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764662227812 "|control|ALU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SF\[6\] VCC " "Pin \"SF\[6\]\" is stuck at VCC" {  } { { "control.bdf" "" { Schematic "C:/exC/H6/control/control.bdf" { { 280 1072 1248 296 "SF\[6\]" "" } { 296 1072 1248 312 "SF\[5\]" "" } { 312 1072 1248 328 "SF\[4\]" "" } { 328 1072 1248 344 "SF\[3\]" "" } { 344 1072 1248 360 "SF\[2\]" "" } { 360 1072 1248 376 "SF\[1\]" "" } { 376 1072 1248 392 "SF\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764662227812 "|control|SF[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SF\[5\] GND " "Pin \"SF\[5\]\" is stuck at GND" {  } { { "control.bdf" "" { Schematic "C:/exC/H6/control/control.bdf" { { 280 1072 1248 296 "SF\[6\]" "" } { 296 1072 1248 312 "SF\[5\]" "" } { 312 1072 1248 328 "SF\[4\]" "" } { 328 1072 1248 344 "SF\[3\]" "" } { 344 1072 1248 360 "SF\[2\]" "" } { 360 1072 1248 376 "SF\[1\]" "" } { 376 1072 1248 392 "SF\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764662227812 "|control|SF[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SF\[4\] GND " "Pin \"SF\[4\]\" is stuck at GND" {  } { { "control.bdf" "" { Schematic "C:/exC/H6/control/control.bdf" { { 280 1072 1248 296 "SF\[6\]" "" } { 296 1072 1248 312 "SF\[5\]" "" } { 312 1072 1248 328 "SF\[4\]" "" } { 328 1072 1248 344 "SF\[3\]" "" } { 344 1072 1248 360 "SF\[2\]" "" } { 360 1072 1248 376 "SF\[1\]" "" } { 376 1072 1248 392 "SF\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764662227812 "|control|SF[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SF\[3\] GND " "Pin \"SF\[3\]\" is stuck at GND" {  } { { "control.bdf" "" { Schematic "C:/exC/H6/control/control.bdf" { { 280 1072 1248 296 "SF\[6\]" "" } { 296 1072 1248 312 "SF\[5\]" "" } { 312 1072 1248 328 "SF\[4\]" "" } { 328 1072 1248 344 "SF\[3\]" "" } { 344 1072 1248 360 "SF\[2\]" "" } { 360 1072 1248 376 "SF\[1\]" "" } { 376 1072 1248 392 "SF\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764662227812 "|control|SF[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SF\[2\] VCC " "Pin \"SF\[2\]\" is stuck at VCC" {  } { { "control.bdf" "" { Schematic "C:/exC/H6/control/control.bdf" { { 280 1072 1248 296 "SF\[6\]" "" } { 296 1072 1248 312 "SF\[5\]" "" } { 312 1072 1248 328 "SF\[4\]" "" } { 328 1072 1248 344 "SF\[3\]" "" } { 344 1072 1248 360 "SF\[2\]" "" } { 360 1072 1248 376 "SF\[1\]" "" } { 376 1072 1248 392 "SF\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764662227812 "|control|SF[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SF\[1\] VCC " "Pin \"SF\[1\]\" is stuck at VCC" {  } { { "control.bdf" "" { Schematic "C:/exC/H6/control/control.bdf" { { 280 1072 1248 296 "SF\[6\]" "" } { 296 1072 1248 312 "SF\[5\]" "" } { 312 1072 1248 328 "SF\[4\]" "" } { 328 1072 1248 344 "SF\[3\]" "" } { 344 1072 1248 360 "SF\[2\]" "" } { 360 1072 1248 376 "SF\[1\]" "" } { 376 1072 1248 392 "SF\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764662227812 "|control|SF[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SF\[0\] GND " "Pin \"SF\[0\]\" is stuck at GND" {  } { { "control.bdf" "" { Schematic "C:/exC/H6/control/control.bdf" { { 280 1072 1248 296 "SF\[6\]" "" } { 296 1072 1248 312 "SF\[5\]" "" } { 312 1072 1248 328 "SF\[4\]" "" } { 328 1072 1248 344 "SF\[3\]" "" } { 344 1072 1248 360 "SF\[2\]" "" } { 360 1072 1248 376 "SF\[1\]" "" } { 376 1072 1248 392 "SF\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764662227812 "|control|SF[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764662227812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764662227869 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764662228252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764662228252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764662228275 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764662228275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764662228275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764662228275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764662228287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 16:57:08 2025 " "Processing ended: Tue Dec 02 16:57:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764662228287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764662228287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764662228287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764662228287 ""}
