<h1>Conducting memory hierarchy experiements in the RISC-V simulation environment.</h1>

Variables included:

- Victim cache & it's size, with or without writeback
- LRU vs. MRU vs. random replacement
- Tag checking
