###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       243708   # Number of WRITE/WRITEP commands
num_reads_done                 =       514686   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       447180   # Number of read row buffer hits
num_read_cmds                  =       514682   # Number of READ/READP commands
num_writes_done                =       243715   # Number of read requests issued
num_write_row_hits             =       184225   # Number of write row buffer hits
num_act_cmds                   =       127347   # Number of ACT commands
num_pre_cmds                   =       127334   # Number of PRE commands
num_ondemand_pres              =       114910   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9431908   # Cyles of rank active rank.0
rank_active_cycles.1           =      9151521   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       568092   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       848479   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       704750   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5464   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2006   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1854   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1306   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1793   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2988   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3552   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5795   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        10460   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18434   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           59   # Write cmd latency (cycles)
write_latency[20-39]           =         1155   # Write cmd latency (cycles)
write_latency[40-59]           =         2066   # Write cmd latency (cycles)
write_latency[60-79]           =         5453   # Write cmd latency (cycles)
write_latency[80-99]           =        10924   # Write cmd latency (cycles)
write_latency[100-119]         =        13887   # Write cmd latency (cycles)
write_latency[120-139]         =        19342   # Write cmd latency (cycles)
write_latency[140-159]         =        19197   # Write cmd latency (cycles)
write_latency[160-179]         =        19313   # Write cmd latency (cycles)
write_latency[180-199]         =        18169   # Write cmd latency (cycles)
write_latency[200-]            =       134143   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       239746   # Read request latency (cycles)
read_latency[40-59]            =        77500   # Read request latency (cycles)
read_latency[60-79]            =        60858   # Read request latency (cycles)
read_latency[80-99]            =        20243   # Read request latency (cycles)
read_latency[100-119]          =        13902   # Read request latency (cycles)
read_latency[120-139]          =        10792   # Read request latency (cycles)
read_latency[140-159]          =         9319   # Read request latency (cycles)
read_latency[160-179]          =         7419   # Read request latency (cycles)
read_latency[180-199]          =         6116   # Read request latency (cycles)
read_latency[200-]             =        68788   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.21659e+09   # Write energy
read_energy                    =   2.0752e+09   # Read energy
act_energy                     =  3.48421e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.72684e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.0727e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88551e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71055e+09   # Active standby energy rank.1
average_read_latency           =       108.12   # Average read request latency (cycles)
average_interarrival           =      13.1855   # Average request interarrival latency (cycles)
total_energy                   =  1.66209e+10   # Total energy (pJ)
average_power                  =      1662.09   # Average power (mW)
average_bandwidth              =      6.47169   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       246820   # Number of WRITE/WRITEP commands
num_reads_done                 =       517589   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       463114   # Number of read row buffer hits
num_read_cmds                  =       517590   # Number of READ/READP commands
num_writes_done                =       246827   # Number of read requests issued
num_write_row_hits             =       201089   # Number of write row buffer hits
num_act_cmds                   =       100512   # Number of ACT commands
num_pre_cmds                   =       100497   # Number of PRE commands
num_ondemand_pres              =        86630   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9323914   # Cyles of rank active rank.0
rank_active_cycles.1           =      9253904   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       676086   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       746096   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       710240   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6054   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1995   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1813   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1250   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1778   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2966   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3641   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5817   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        10577   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18287   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           87   # Write cmd latency (cycles)
write_latency[20-39]           =         1516   # Write cmd latency (cycles)
write_latency[40-59]           =         3115   # Write cmd latency (cycles)
write_latency[60-79]           =         7878   # Write cmd latency (cycles)
write_latency[80-99]           =        13949   # Write cmd latency (cycles)
write_latency[100-119]         =        16584   # Write cmd latency (cycles)
write_latency[120-139]         =        19772   # Write cmd latency (cycles)
write_latency[140-159]         =        18294   # Write cmd latency (cycles)
write_latency[160-179]         =        17725   # Write cmd latency (cycles)
write_latency[180-199]         =        16844   # Write cmd latency (cycles)
write_latency[200-]            =       131056   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       251143   # Read request latency (cycles)
read_latency[40-59]            =        80593   # Read request latency (cycles)
read_latency[60-79]            =        56286   # Read request latency (cycles)
read_latency[80-99]            =        20091   # Read request latency (cycles)
read_latency[100-119]          =        13515   # Read request latency (cycles)
read_latency[120-139]          =        10074   # Read request latency (cycles)
read_latency[140-159]          =         8616   # Read request latency (cycles)
read_latency[160-179]          =         6857   # Read request latency (cycles)
read_latency[180-199]          =         5452   # Read request latency (cycles)
read_latency[200-]             =        64961   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.23213e+09   # Write energy
read_energy                    =  2.08692e+09   # Read energy
act_energy                     =  2.75001e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.24521e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.58126e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81812e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77444e+09   # Active standby energy rank.1
average_read_latency           =      106.235   # Average read request latency (cycles)
average_interarrival           =      13.0818   # Average request interarrival latency (cycles)
total_energy                   =  1.65739e+10   # Total energy (pJ)
average_power                  =      1657.39   # Average power (mW)
average_bandwidth              =      6.52302   # Average bandwidth
