// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vrvfpgasim.h for the primary calling header

#ifndef VERILATED_VRVFPGASIM___024ROOT_H_
#define VERILATED_VRVFPGASIM___024ROOT_H_  // guard

#include "verilated.h"
class Vrvfpgasim_rvfpgasim;


class Vrvfpgasim__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vrvfpgasim___024root final : public VerilatedModule {
  public:
    // CELLS
    Vrvfpgasim_rvfpgasim* rvfpgasim;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clk,0,0);
        VL_IN8(i_jtag_tck,0,0);
        VL_IN8(i_jtag_trst_n,0,0);
        VL_OUT8(dec_i0_rs1_d,4,0);
        VL_OUT8(dec_i0_rs2_d,4,0);
        VL_OUT8(mul_valid_x,0,0);
        VL_OUT8(dec_i0_waddr_r,4,0);
        VL_OUT8(dec_i0_wen_r,0,0);
        VL_OUT8(dec_nonblock_load_waddr,4,0);
        VL_OUT8(dec_nonblock_load_wen,0,0);
        VL_OUT8(exu_div_wren,0,0);
        VL_OUT8(div_waddr_wb,4,0);
        VL_OUT8(i0_rs1_bypass_en_d,0,0);
        VL_OUT8(i0_rs2_bypass_en_d,0,0);
        VL_OUT8(dec_i0_rs1_en_d,0,0);
        VL_OUT8(dec_i0_rs2_en_d,0,0);
        VL_OUT8(alu_instd,0,0);
        VL_OUT8(lsu_instd,0,0);
        VL_OUT8(mul_instd,0,0);
        VL_OUT8(i0_x_data_en,0,0);
        VL_OUT8(alu_instx,0,0);
        VL_OUT8(mul_instx,0,0);
        VL_OUT8(Bypass0_exu_i0_result_x,0,0);
        VL_OUT8(Bypass0_lsu_nonblock_load_data,0,0);
        VL_OUT8(Bypass1_exu_i0_result_x,0,0);
        VL_OUT8(Bypass1_lsu_nonblock_load_data,0,0);
        VL_OUT8(actual_taken,0,0);
        VL_OUT8(any_branch,0,0);
        VL_OUT8(instr_control,2,0);
        VL_IN8(rst,0,0);
        VL_IN8(i_jtag_tms,0,0);
        VL_IN8(i_jtag_tdi,0,0);
        VL_OUT8(o_jtag_tdo,0,0);
        VL_OUT8(o_uart_tx,0,0);
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__dec__DOT__decode__DOT__cam_wen__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__dec__DOT__decode__DOT__cam_inv_reset_val__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__lsu__DOT__ldst_dual_r__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__lsu__DOT__ldst_dual_m__0;
        CData/*4:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__exu__DOT__i_mul__DOT__bfp_len__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__ifu__DOT__ifc__DOT__fetch_addr_next_1__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__4__KET____DOT__cmp_l1__out_id__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__3__KET____DOT__cmp_l1__out_id__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_id__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_id__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__3__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__4__KET____DOT__cmp_l1__out_priority__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__3__KET____DOT__cmp_l1__out_priority__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_priority__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_priority__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__3__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__lsu__DOT__ldst_dual_d__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__mst_b_readies__0;
    };
    struct {
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__mst_r_readies__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
        IData/*20:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__mst_b_readies__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__mst_r_readies__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
        IData/*20:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__mst_b_readies__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__mst_r_readies__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
        IData/*20:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
    };
    struct {
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
        CData/*0:0*/ __VstlDidInit;
        CData/*0:0*/ __VstlFirstIteration;
        CData/*0:0*/ __VicoFirstIteration;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__dec__DOT__decode__DOT__cam_wen__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__dec__DOT__decode__DOT__cam_inv_reset_val__1;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__lsu__DOT__ldst_dual_r__1;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__lsu__DOT__ldst_dual_m__1;
        CData/*4:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__exu__DOT__i_mul__DOT__bfp_len__1;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__ifu__DOT__ifc__DOT__fetch_addr_next_1__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__4__KET____DOT__cmp_l1__out_id__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__3__KET____DOT__cmp_l1__out_id__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_id__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_id__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__3__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__4__KET____DOT__cmp_l1__out_priority__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__3__KET____DOT__cmp_l1__out_priority__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_priority__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_priority__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__pic_ctrl_inst__DOT____Vcellout__genblock__DOT__LEVEL__BRA__3__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority__1;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__lsu__DOT__ldst_dual_d__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__mst_b_readies__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__mst_r_readies__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
        IData/*20:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__mst_b_readies__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__mst_r_readies__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
        IData/*20:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
    };
    struct {
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__mst_b_readies__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__mst_r_readies__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
        IData/*20:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
        CData/*2:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
        CData/*0:0*/ __Vtrigprevexpr___TOP__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__i_jtag_tck__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__i_jtag_trst_n__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim____Vcellinp__dmi_wrapper__core_rst_n__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__timer_ptc__DOT__hrc_clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__timer_ptc__DOT__lrc_clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__timer_ptc__DOT__cntr_clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__dbg__DOT__dbg_dm_rst_l__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__core_rst_l__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__rvtop__DOT__veer__DOT__dbg__DOT____Vcellinp__dbg_state_reg__rst_l__0;
        CData/*0:0*/ __VactDidInit;
        CData/*0:0*/ __VactContinue;
        VL_OUT16(offset_d,11,0);
        VL_OUT16(o_gpio,15,0);
        VL_OUT(ifu_fetch_data_f,31,0);
        VL_OUT(q2,31,0);
        VL_OUT(q1,31,0);
        VL_OUT(q0,31,0);
        VL_OUT(i0_inst_d,31,0);
        VL_OUT(i0_inst_x,31,0);
        VL_OUT(i0_inst_r,31,0);
        VL_OUT(i0_inst_wb_in,31,0);
        VL_OUT(i0_inst_wb,31,0);
    };
    struct {
        VL_OUT(gpr_i0_rs1_d,31,0);
        VL_OUT(gpr_i0_rs2_d,31,0);
        VL_OUT(i0_rs1_d,31,0);
        VL_OUT(i0_rs2_d,31,0);
        VL_OUT(muldiv_rs1_d,31,0);
        VL_OUT(exu_i0_result_x,31,0);
        VL_OUT(result,31,0);
        VL_OUT(dec_i0_wdata_r,31,0);
        VL_OUT(rs1_d,31,0);
        VL_OUT(full_addr_d,31,0);
        VL_OUT(i0_rs1_bypass_data_d,31,0);
        VL_OUT(i0_rs2_bypass_data_d,31,0);
        VL_OUT(lsu_result_m,31,0);
        VL_OUT(lsu_nonblock_load_data,31,0);
        VL_OUT(exu_div_result,31,0);
        IData/*23:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__dec__DOT__decode__DOT__d_d__0;
        IData/*23:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__dec__DOT__decode__DOT__d_d__1;
        IData/*31:0*/ __VactIterCount;
        QData/*39:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__lsu__DOT__lsu_lsc_ctl__DOT__lsu_error_pkt_m__0;
        QData/*37:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__exu__DOT__i_div__DOT__genblk5__DOT__i_new_4bit_div_fullshortq__DOT__b_ff__0;
        VlWide<7>/*215:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__0;
        VlWide<7>/*215:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__0;
        VlWide<7>/*215:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__0;
        VlWide<7>/*221:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
        VlWide<7>/*203:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
        VlWide<7>/*221:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
        VlWide<7>/*203:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
        QData/*39:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__lsu__DOT__lsu_lsc_ctl__DOT__lsu_error_pkt_m__1;
        QData/*37:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf____PVT__rvtop__DOT__veer__DOT__exu__DOT__i_div__DOT__genblk5__DOT__i_new_4bit_div_fullshortq__DOT__b_ff__1;
        VlWide<7>/*215:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__1;
        VlWide<7>/*215:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__1;
        VlWide<7>/*215:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__1;
        VlWide<7>/*221:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
        VlWide<7>/*203:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
        VlWide<7>/*221:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
        VlWide<7>/*203:0*/ __Vtrigprevexpr___TOP__rvfpgasim__veerwolf__axi_intercon__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
    };
    VlTriggerVec<95> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<105> __VactTriggered;
    VlTriggerVec<105> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vrvfpgasim__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vrvfpgasim___024root(Vrvfpgasim__Syms* symsp, const char* v__name);
    ~Vrvfpgasim___024root();
    VL_UNCOPYABLE(Vrvfpgasim___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
