#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 28 19:33:22 2026
# Process ID: 17928
# Current directory: D:/Vivado/projects/tju_mips/CPU/Mcpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26484 D:\Vivado\projects\tju_mips\CPU\Mcpu\MiniMIPS_Lite.xpr
# Log file: D:/Vivado/projects/tju_mips/CPU/Mcpu/vivado.log
# Journal file: D:/Vivado/projects/tju_mips/CPU/Mcpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MiniMIPS32_Lite_FullSyS_behav -key {Behavioral:sim_1:Functional:tb_MiniMIPS32_Lite_FullSyS} -tclbatch {tb_MiniMIPS32_Lite_FullSyS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_MiniMIPS32_Lite_FullSyS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MiniMIPS32_Lite_FullSyS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 870.035 ; gain = 62.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.coefficient_file {D:/Vivado/projects/inst_rom.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Vivado/projects/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../../../../inst_rom.coe'
set_property -dict [list CONFIG.coefficient_file {D:/Vivado/projects/data_ram_02.coe}] [get_ips data_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Vivado/projects/data_ram_02.coe' provided. It will be converted relative to IP Instance files '../../../../../../../data_ram_02.coe'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MiniMIPS32_Lite_FullSyS_behav -key {Behavioral:sim_1:Functional:tb_MiniMIPS32_Lite_FullSyS} -tclbatch {tb_MiniMIPS32_Lite_FullSyS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_MiniMIPS32_Lite_FullSyS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MiniMIPS32_Lite_FullSyS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 955.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 955.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MiniMIPS32_Lite_FullSyS_behav -key {Behavioral:sim_1:Functional:tb_MiniMIPS32_Lite_FullSyS} -tclbatch {tb_MiniMIPS32_Lite_FullSyS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_MiniMIPS32_Lite_FullSyS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MiniMIPS32_Lite_FullSyS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 955.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 955.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MiniMIPS32_Lite_FullSyS_behav -key {Behavioral:sim_1:Functional:tb_MiniMIPS32_Lite_FullSyS} -tclbatch {tb_MiniMIPS32_Lite_FullSyS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_MiniMIPS32_Lite_FullSyS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MiniMIPS32_Lite_FullSyS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 955.957 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:08 ; elapsed = 00:01:31 . Memory (MB): peak = 1387.500 ; gain = 431.543
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
ERROR: [VRFC 10-2989] 'inst_andi' is not declared [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv:52]
ERROR: [VRFC 10-2989] 'inst_lui' is not declared [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv:53]
ERROR: [VRFC 10-2989] 'inst_sub' is not declared [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv:84]
ERROR: [VRFC 10-2989] 'inst_slt' is not declared [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv:85]
ERROR: [VRFC 10-2989] 'inst_and' is not declared [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv:90]
ERROR: [VRFC 10-2989] 'inst_sll' is not declared [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv:92]
ERROR: [VRFC 10-2989] 'inst_lw' is not declared [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv:141]
ERROR: [VRFC 10-2989] 'inst_sw' is not declared [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv:144]
ERROR: [VRFC 10-2989] 'inst_sll' is not declared [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv:153]
ERROR: [VRFC 10-2865] module 'id_stage' ignored due to previous errors [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1387.500 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1387.500 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.500 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1387.500 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000020, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000024, wb_rf_wnum = 0x09, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000028, wb_rf_wnum = 0x04, wb_rf_wdata = 0x80010000
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000034, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000038, wb_rf_wnum = 0x09, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000040, wb_rf_wnum = 0x0b, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.500 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 1387.500 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
set_property -dict [list CONFIG.coefficient_file {D:/Vivado/projects/full_test_17.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Vivado/projects/full_test_17.coe' provided. It will be converted relative to IP Instance files '../../../../../../../full_test_17.coe'
generate_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/inst_rom_synth_1

launch_runs -jobs 10 inst_rom_synth_1
[Wed Jan 28 21:25:45 2026] Launched inst_rom_synth_1...
Run output will be captured here: D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files -ipstatic_source_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/modelsim} {questa=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/questa} {riviera=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/riviera} {activehdl=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/full_test_17.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x8000000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00004100
--------------------------------------------------------------
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.500 ; gain = 0.000
run all
--------------------------------------------------------------
[                1000]ns
reference: PC = 0x80000048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[                1000]ns
reference: PC = 0x80000050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[              328000]ns
reference: PC = 0x80010000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[              328000]ns
reference: PC = 0x80010008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[              328000]ns
reference: PC = 0x8001000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[              328000]ns
reference: PC = 0x80010048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[              328000]ns
reference: PC = 0x80010050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[              656000]ns
reference: PC = 0x80020000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[              656000]ns
reference: PC = 0x80020008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[              656000]ns
reference: PC = 0x8002000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[              656000]ns
reference: PC = 0x80020048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[              656000]ns
reference: PC = 0x80020050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[              983000]ns
reference: PC = 0x80030000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[              983000]ns
reference: PC = 0x80030008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[              983000]ns
reference: PC = 0x8003000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[              984000]ns
reference: PC = 0x80030048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[              984000]ns
reference: PC = 0x80030050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             1311000]ns
reference: PC = 0x80040000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             1311000]ns
reference: PC = 0x80040008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             1311000]ns
reference: PC = 0x8004000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             1311000]ns
reference: PC = 0x80040048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             1311000]ns
reference: PC = 0x80040050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             1639000]ns
reference: PC = 0x80050000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             1639000]ns
reference: PC = 0x80050008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             1639000]ns
reference: PC = 0x8005000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             1639000]ns
reference: PC = 0x80050048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             1639000]ns
reference: PC = 0x80050050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             1966000]ns
reference: PC = 0x80060000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             1966000]ns
reference: PC = 0x80060008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             1966000]ns
reference: PC = 0x8006000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             1967000]ns
reference: PC = 0x80060048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             1967000]ns
reference: PC = 0x80060050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             2294000]ns
reference: PC = 0x80070000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             2294000]ns
reference: PC = 0x80070008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             2294000]ns
reference: PC = 0x8007000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             2294000]ns
reference: PC = 0x80070048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             2294000]ns
reference: PC = 0x80070050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             2622000]ns
reference: PC = 0x80080000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             2622000]ns
reference: PC = 0x80080008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             2622000]ns
reference: PC = 0x8008000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             2622000]ns
reference: PC = 0x80080048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             2622000]ns
reference: PC = 0x80080050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             2949000]ns
reference: PC = 0x80090000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             2949000]ns
reference: PC = 0x80090008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             2949000]ns
reference: PC = 0x8009000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             2950000]ns
reference: PC = 0x80090048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             2950000]ns
reference: PC = 0x80090050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             3277000]ns
reference: PC = 0x800a0000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             3277000]ns
reference: PC = 0x800a0008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             3277000]ns
reference: PC = 0x800a000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             3277000]ns
reference: PC = 0x800a0048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             3277000]ns
reference: PC = 0x800a0050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             3605000]ns
reference: PC = 0x800b0000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             3605000]ns
reference: PC = 0x800b0008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             3605000]ns
reference: PC = 0x800b000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             3605000]ns
reference: PC = 0x800b0048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             3605000]ns
reference: PC = 0x800b0050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             3932000]ns
reference: PC = 0x800c0000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             3932000]ns
reference: PC = 0x800c0008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             3932000]ns
reference: PC = 0x800c000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             3933000]ns
reference: PC = 0x800c0048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             3933000]ns
reference: PC = 0x800c0050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             4260000]ns
reference: PC = 0x800d0000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             4260000]ns
reference: PC = 0x800d0008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             4260000]ns
reference: PC = 0x800d000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             4260000]ns
reference: PC = 0x800d0048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             4260000]ns
reference: PC = 0x800d0050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             4588000]ns
reference: PC = 0x800e0000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             4588000]ns
reference: PC = 0x800e0008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             4588000]ns
reference: PC = 0x800e000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             4588000]ns
reference: PC = 0x800e0048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             4588000]ns
reference: PC = 0x800e0050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             4915000]ns
reference: PC = 0x800f0000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             4915000]ns
reference: PC = 0x800f0008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             4915000]ns
reference: PC = 0x800f000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             4916000]ns
reference: PC = 0x800f0048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             4916000]ns
reference: PC = 0x800f0050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             5243000]ns
reference: PC = 0x80100000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             5243000]ns
reference: PC = 0x80100008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             5243000]ns
reference: PC = 0x8010000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             5243000]ns
reference: PC = 0x80100048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             5243000]ns
reference: PC = 0x80100050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             5571000]ns
reference: PC = 0x80110000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             5571000]ns
reference: PC = 0x80110008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             5571000]ns
reference: PC = 0x8011000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             5571000]ns
reference: PC = 0x80110048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             5571000]ns
reference: PC = 0x80110050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             5898000]ns
reference: PC = 0x80120000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             5898000]ns
reference: PC = 0x80120008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             5898000]ns
reference: PC = 0x8012000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             5899000]ns
reference: PC = 0x80120048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             5899000]ns
reference: PC = 0x80120050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             6226000]ns
reference: PC = 0x80130000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             6226000]ns
reference: PC = 0x80130008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             6226000]ns
reference: PC = 0x8013000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             6226000]ns
reference: PC = 0x80130048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             6226000]ns
reference: PC = 0x80130050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             6554000]ns
reference: PC = 0x80140000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             6554000]ns
reference: PC = 0x80140008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             6554000]ns
reference: PC = 0x8014000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             6554000]ns
reference: PC = 0x80140048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             6554000]ns
reference: PC = 0x80140050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             6881000]ns
reference: PC = 0x80150000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             6881000]ns
reference: PC = 0x80150008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             6881000]ns
reference: PC = 0x8015000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             6882000]ns
reference: PC = 0x80150048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             6882000]ns
reference: PC = 0x80150050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             7209000]ns
reference: PC = 0x80160000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             7209000]ns
reference: PC = 0x80160008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             7209000]ns
reference: PC = 0x8016000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             7209000]ns
reference: PC = 0x80160048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             7210000]ns
reference: PC = 0x80160050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             7537000]ns
reference: PC = 0x80170000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             7537000]ns
reference: PC = 0x80170008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             7537000]ns
reference: PC = 0x8017000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             7537000]ns
reference: PC = 0x80170048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             7537000]ns
reference: PC = 0x80170050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             7864000]ns
reference: PC = 0x80180000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             7865000]ns
reference: PC = 0x80180008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             7865000]ns
reference: PC = 0x8018000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             7865000]ns
reference: PC = 0x80180048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             7865000]ns
reference: PC = 0x80180050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             8192000]ns
reference: PC = 0x80190000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             8192000]ns
reference: PC = 0x80190008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             8192000]ns
reference: PC = 0x8019000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             8193000]ns
reference: PC = 0x80190048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             8193000]ns
reference: PC = 0x80190050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1387.500 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
reset_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
export_ip_user_files -of_objects  [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset inst_rom] D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [Project 1-386] Moving file 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci' from fileset 'inst_rom' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
launch_runs -jobs 10 inst_rom_synth_1
[Wed Jan 28 21:34:09 2026] Launched inst_rom_synth_1...
Run output will be captured here: D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files -ipstatic_source_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/modelsim} {questa=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/questa} {riviera=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/riviera} {activehdl=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 10 inst_rom_synth_1
[Wed Jan 28 21:37:21 2026] Launched inst_rom_synth_1...
Run output will be captured here: D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files -ipstatic_source_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/modelsim} {questa=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/questa} {riviera=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/riviera} {activehdl=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/full_test_17.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x8000000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00004100
--------------------------------------------------------------
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.500 ; gain = 0.000
reset_run inst_rom_synth_1
reset_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
export_ip_user_files -of_objects  [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset inst_rom] D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [Project 1-386] Moving file 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci' from fileset 'inst_rom' to fileset 'sources_1'.
generate_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
launch_runs -jobs 10 inst_rom_synth_1
[Wed Jan 28 21:40:57 2026] Launched inst_rom_synth_1...
Run output will be captured here: D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files -ipstatic_source_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/modelsim} {questa=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/questa} {riviera=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/riviera} {activehdl=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 10 inst_rom_synth_1
[Wed Jan 28 21:43:17 2026] Launched inst_rom_synth_1...
Run output will be captured here: D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files -ipstatic_source_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/modelsim} {questa=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/questa} {riviera=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/riviera} {activehdl=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/full_test_17.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MiniMIPS32_Lite_FullSyS_behav -key {Behavioral:sim_1:Functional:tb_MiniMIPS32_Lite_FullSyS} -tclbatch {tb_MiniMIPS32_Lite_FullSyS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_MiniMIPS32_Lite_FullSyS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x8000000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00004100
--------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MiniMIPS32_Lite_FullSyS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1387.500 ; gain = 0.000
run all
--------------------------------------------------------------
[                1000]ns
reference: PC = 0x80000048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[                1000]ns
reference: PC = 0x80000050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[              328000]ns
reference: PC = 0x80010000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[              328000]ns
reference: PC = 0x80010008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[              328000]ns
reference: PC = 0x8001000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[              328000]ns
reference: PC = 0x80010048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[              328000]ns
reference: PC = 0x80010050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[              656000]ns
reference: PC = 0x80020000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[              656000]ns
reference: PC = 0x80020008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[              656000]ns
reference: PC = 0x8002000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[              656000]ns
reference: PC = 0x80020048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[              656000]ns
reference: PC = 0x80020050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[              983000]ns
reference: PC = 0x80030000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[              983000]ns
reference: PC = 0x80030008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[              983000]ns
reference: PC = 0x8003000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[              984000]ns
reference: PC = 0x80030048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[              984000]ns
reference: PC = 0x80030050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             1311000]ns
reference: PC = 0x80040000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             1311000]ns
reference: PC = 0x80040008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             1311000]ns
reference: PC = 0x8004000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             1311000]ns
reference: PC = 0x80040048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             1311000]ns
reference: PC = 0x80040050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             1639000]ns
reference: PC = 0x80050000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             1639000]ns
reference: PC = 0x80050008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             1639000]ns
reference: PC = 0x8005000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             1639000]ns
reference: PC = 0x80050048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             1639000]ns
reference: PC = 0x80050050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             1966000]ns
reference: PC = 0x80060000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[             1966000]ns
reference: PC = 0x80060008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[             1966000]ns
reference: PC = 0x8006000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00006200
--------------------------------------------------------------
--------------------------------------------------------------
[             1967000]ns
reference: PC = 0x80060048, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[             1967000]ns
reference: PC = 0x80060050, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1387.500 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
reset_simulation -simset sim_1 -mode behavioral
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/full_test_17.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/xsim.dir/tb_MiniMIPS32_Lite_FullSyS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 83.305 ; gain = 0.863
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 28 21:55:11 2026...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1387.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MiniMIPS32_Lite_FullSyS_behav -key {Behavioral:sim_1:Functional:tb_MiniMIPS32_Lite_FullSyS} -tclbatch {tb_MiniMIPS32_Lite_FullSyS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_MiniMIPS32_Lite_FullSyS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x8000000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00004100
--------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MiniMIPS32_Lite_FullSyS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1387.500 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {D:/Vivado/projects/full_test_17.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Vivado/projects/full_test_17.coe' provided. It will be converted relative to IP Instance files '../../../../../../../full_test_17.coe'
reset_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
export_ip_user_files -of_objects  [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset inst_rom] D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/inst_rom_synth_1

INFO: [Project 1-386] Moving file 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci' from fileset 'inst_rom' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_rom, cache-ID = 1e18688e405180c0; cache size = 9.040 MB.
export_ip_user_files -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci'
export_simulation -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files -ipstatic_source_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/modelsim} {questa=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/questa} {riviera=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/riviera} {activehdl=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
export_ip_user_files -of_objects  [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -sync -no_script -force -quiet
generate_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_rom, cache-ID = 1e18688e405180c0; cache size = 9.040 MB.
export_ip_user_files -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci'
export_simulation -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files -ipstatic_source_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/modelsim} {questa=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/questa} {riviera=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/riviera} {activehdl=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1387.500 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/full_test_17.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MiniMIPS32_Lite_FullSyS_behav -key {Behavioral:sim_1:Functional:tb_MiniMIPS32_Lite_FullSyS} -tclbatch {tb_MiniMIPS32_Lite_FullSyS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_MiniMIPS32_Lite_FullSyS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000000, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000013c
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x80000008, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00002100
--------------------------------------------------------------
--------------------------------------------------------------
[                   0]ns
reference: PC = 0x8000000c, wb_rf_wnum = 0x18, wb_rf_wdata = 0x00004100
--------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MiniMIPS32_Lite_FullSyS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 28 22:07:15 2026...
