<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p394" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_394{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_394{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_394{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_394{left:69px;bottom:1084px;}
#t5_394{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_394{left:95px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t7_394{left:95px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t8_394{left:69px;bottom:1028px;}
#t9_394{left:95px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_394{left:95px;bottom:1014px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_394{left:69px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_394{left:69px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#td_394{left:69px;bottom:958px;letter-spacing:-0.16px;}
#te_394{left:69px;bottom:935px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_394{left:69px;bottom:918px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_394{left:69px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#th_394{left:287px;bottom:908px;}
#ti_394{left:301px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_394{left:69px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_394{left:69px;bottom:862px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_394{left:69px;bottom:845px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tm_394{left:69px;bottom:828px;letter-spacing:-0.13px;}
#tn_394{left:69px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#to_394{left:69px;bottom:788px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_394{left:69px;bottom:207px;letter-spacing:0.16px;}
#tq_394{left:150px;bottom:207px;letter-spacing:0.2px;word-spacing:-0.03px;}
#tr_394{left:69px;bottom:183px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_394{left:69px;bottom:166px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tt_394{left:69px;bottom:150px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tu_394{left:69px;bottom:133px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tv_394{left:230px;bottom:747px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tw_394{left:320px;bottom:747px;letter-spacing:0.13px;word-spacing:-0.02px;}
#tx_394{left:112px;bottom:724px;letter-spacing:-0.14px;word-spacing:0.07px;}
#ty_394{left:368px;bottom:724px;letter-spacing:-0.12px;}
#tz_394{left:630px;bottom:724px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t10_394{left:124px;bottom:700px;letter-spacing:-0.14px;}
#t11_394{left:385px;bottom:700px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t12_394{left:650px;bottom:700px;letter-spacing:-0.15px;}
#t13_394{left:124px;bottom:675px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t14_394{left:385px;bottom:675px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t15_394{left:650px;bottom:675px;letter-spacing:-0.15px;}
#t16_394{left:126px;bottom:651px;letter-spacing:-0.14px;}
#t17_394{left:386px;bottom:651px;letter-spacing:-0.15px;}
#t18_394{left:651px;bottom:651px;letter-spacing:-0.14px;}
#t19_394{left:126px;bottom:626px;letter-spacing:-0.14px;}
#t1a_394{left:386px;bottom:626px;letter-spacing:-0.15px;}
#t1b_394{left:651px;bottom:626px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1c_394{left:125px;bottom:602px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1d_394{left:385px;bottom:602px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1e_394{left:650px;bottom:602px;letter-spacing:-0.15px;}
#t1f_394{left:125px;bottom:577px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1g_394{left:385px;bottom:577px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1h_394{left:650px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1i_394{left:116px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1j_394{left:382px;bottom:553px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1k_394{left:647px;bottom:553px;letter-spacing:-0.15px;}
#t1l_394{left:121px;bottom:529px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1m_394{left:381px;bottom:529px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1n_394{left:646px;bottom:529px;letter-spacing:-0.15px;}
#t1o_394{left:121px;bottom:504px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1p_394{left:381px;bottom:504px;letter-spacing:-0.15px;}
#t1q_394{left:646px;bottom:504px;letter-spacing:-0.14px;}
#t1r_394{left:120px;bottom:480px;letter-spacing:-0.15px;}
#t1s_394{left:376px;bottom:480px;letter-spacing:-0.15px;}
#t1t_394{left:642px;bottom:480px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1u_394{left:233px;bottom:423px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1v_394{left:319px;bottom:423px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1w_394{left:124px;bottom:400px;letter-spacing:-0.14px;}
#t1x_394{left:388px;bottom:400px;letter-spacing:-0.15px;}
#t1y_394{left:653px;bottom:400px;letter-spacing:-0.15px;}
#t1z_394{left:121px;bottom:376px;letter-spacing:-0.14px;}
#t20_394{left:388px;bottom:376px;letter-spacing:-0.15px;}
#t21_394{left:653px;bottom:376px;letter-spacing:-0.15px;}
#t22_394{left:125px;bottom:351px;letter-spacing:-0.14px;}
#t23_394{left:389px;bottom:351px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t24_394{left:654px;bottom:351px;letter-spacing:-0.15px;}
#t25_394{left:125px;bottom:327px;letter-spacing:-0.14px;}
#t26_394{left:389px;bottom:327px;letter-spacing:-0.15px;}
#t27_394{left:654px;bottom:327px;letter-spacing:-0.14px;}
#t28_394{left:125px;bottom:302px;letter-spacing:-0.15px;}
#t29_394{left:389px;bottom:302px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t2a_394{left:654px;bottom:302px;letter-spacing:-0.15px;}
#t2b_394{left:125px;bottom:278px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2c_394{left:388px;bottom:278px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2d_394{left:654px;bottom:278px;letter-spacing:-0.15px;}

.s1_394{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_394{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_394{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s4_394{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_394{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_394{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_394{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_394{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
.s9_394{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts394" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg394Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg394" style="-webkit-user-select: none;"><object width="935" height="1210" data="394/394.svg" type="image/svg+xml" id="pdf394" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_394" class="t s1_394">15-14 </span><span id="t2_394" class="t s1_394">Vol. 1 </span>
<span id="t3_394" class="t s2_394">PROGRAMMING WITH INTEL® AVX-512 </span>
<span id="t4_394" class="t s3_394">• </span><span id="t5_394" class="t s4_394">Explicitly-unaligned SIMD load and store instructions accessing 64 bytes or less of data from memory (e.g., </span>
<span id="t6_394" class="t s4_394">VMOVUPD, VMOVUPS, VMOVDQU, VMOVQ, VMOVD, etc.). These instructions do not require the memory </span>
<span id="t7_394" class="t s4_394">address to be aligned on a natural vector-length byte boundary. </span>
<span id="t8_394" class="t s3_394">• </span><span id="t9_394" class="t s4_394">Most arithmetic and data processing instructions encoded using EVEX support memory access semantics. </span>
<span id="ta_394" class="t s4_394">When these instructions access from memory, there are no alignment restrictions. </span>
<span id="tb_394" class="t s4_394">Software may see performance penalties when unaligned accesses cross cacheline boundaries or vector-length </span>
<span id="tc_394" class="t s4_394">naturally-aligned boundaries, so reasonable attempts to align commonly used data sets should continue to be </span>
<span id="td_394" class="t s4_394">pursued. </span>
<span id="te_394" class="t s4_394">Atomic memory operation in Intel 64 and IA-32 architecture is guaranteed only for a subset of memory operand </span>
<span id="tf_394" class="t s4_394">sizes and alignment scenarios. The guaranteed atomic operations are described in Section 9.1.1, “Guaranteed </span>
<span id="tg_394" class="t s4_394">Atomic Operations,” of the Intel </span>
<span id="th_394" class="t s5_394">® </span>
<span id="ti_394" class="t s4_394">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A. Intel AVX </span>
<span id="tj_394" class="t s4_394">and FMA instructions do not introduce any new guaranteed atomic memory operations. </span>
<span id="tk_394" class="t s4_394">Intel AVX-512 instructions may generate an #AC(0) fault on misaligned 4 or 8-byte memory references in Ring-3 </span>
<span id="tl_394" class="t s4_394">when CR0.AM=1. 16, 32, and 64-byte memory references will not generate an #AC(0) fault. See Table 15-7 for </span>
<span id="tm_394" class="t s4_394">details. </span>
<span id="tn_394" class="t s4_394">Certain AVX-512 Foundation instructions always require 64-byte alignment (see the complete list of VEX and EVEX </span>
<span id="to_394" class="t s4_394">encoded instructions in Table 15-6). These instructions will #GP(0) if not aligned to 64-byte boundaries. </span>
<span id="tp_394" class="t s6_394">15.8 </span><span id="tq_394" class="t s6_394">SIMD FLOATING-POINT EXCEPTIONS </span>
<span id="tr_394" class="t s4_394">AVX-512 instructions can generate SIMD floating-point exceptions (#XM) if embedded “suppress all exceptions” </span>
<span id="ts_394" class="t s4_394">(SAE) in EVEX is not set. When SAE is not set, these instructions will respond to exception masks of MXCSR in the </span>
<span id="tt_394" class="t s4_394">same way as VEX-encoded AVX instructions. When CR4.OSXMMEXCPT=0, any unmasked FP exceptions generate </span>
<span id="tu_394" class="t s4_394">an Undefined Opcode exception (#UD). </span>
<span id="tv_394" class="t s7_394">Table 15-6. </span><span id="tw_394" class="t s7_394">SIMD Instructions Requiring Explicitly Aligned Memory </span>
<span id="tx_394" class="t s8_394">Require 16-byte alignment </span><span id="ty_394" class="t s8_394">Require 32-byte alignment </span><span id="tz_394" class="t s8_394">Require 64-byte alignment* </span>
<span id="t10_394" class="t s9_394">(V)MOVDQA xmm, m128 </span><span id="t11_394" class="t s9_394">VMOVDQA ymm, m256 </span><span id="t12_394" class="t s9_394">VMOVDQA zmm, m512 </span>
<span id="t13_394" class="t s9_394">(V)MOVDQA m128, xmm </span><span id="t14_394" class="t s9_394">VMOVDQA m256, ymm </span><span id="t15_394" class="t s9_394">VMOVDQA m512, zmm </span>
<span id="t16_394" class="t s9_394">(V)MOVAPS xmm, m128 </span><span id="t17_394" class="t s9_394">VMOVAPS ymm, m256 </span><span id="t18_394" class="t s9_394">VMOVAPS zmm, m512 </span>
<span id="t19_394" class="t s9_394">(V)MOVAPS m128, xmm </span><span id="t1a_394" class="t s9_394">VMOVAPS m256, ymm </span><span id="t1b_394" class="t s9_394">VMOVAPS m512, zmm </span>
<span id="t1c_394" class="t s9_394">(V)MOVAPD xmm, m128 </span><span id="t1d_394" class="t s9_394">VMOVAPD ymm, m256 </span><span id="t1e_394" class="t s9_394">VMOVAPD zmm, m512 </span>
<span id="t1f_394" class="t s9_394">(V)MOVAPD m128, xmm </span><span id="t1g_394" class="t s9_394">VMOVAPD m256, ymm </span><span id="t1h_394" class="t s9_394">VMOVAPD m512, zmm </span>
<span id="t1i_394" class="t s9_394">(V)MOVNTDQA xmm, m128 </span><span id="t1j_394" class="t s9_394">VMOVNTPS m256, ymm </span><span id="t1k_394" class="t s9_394">VMOVNTPS m512, zmm </span>
<span id="t1l_394" class="t s9_394">(V)MOVNTPS m128, xmm </span><span id="t1m_394" class="t s9_394">VMOVNTPD m256, ymm </span><span id="t1n_394" class="t s9_394">VMOVNTPD m512, zmm </span>
<span id="t1o_394" class="t s9_394">(V)MOVNTPD m128, xmm </span><span id="t1p_394" class="t s9_394">VMOVNTDQ m256, ymm </span><span id="t1q_394" class="t s9_394">VMOVNTDQ m512, zmm </span>
<span id="t1r_394" class="t s9_394">(V)MOVNTDQ m128, xmm </span><span id="t1s_394" class="t s9_394">VMOVNTDQA ymm, m256 </span><span id="t1t_394" class="t s9_394">VMOVNTDQA zmm, m512 </span>
<span id="t1u_394" class="t s7_394">Table 15-7. </span><span id="t1v_394" class="t s7_394">Instructions Not Requiring Explicit Memory Alignment </span>
<span id="t1w_394" class="t s9_394">(V)MOVDQU xmm, m128 </span><span id="t1x_394" class="t s9_394">VMOVDQU ymm, m256 </span><span id="t1y_394" class="t s9_394">VMOVDQU zmm, m512 </span>
<span id="t1z_394" class="t s9_394">(V)MOVDQU m128, m128 </span><span id="t20_394" class="t s9_394">VMOVDQU m256, ymm </span><span id="t21_394" class="t s9_394">VMOVDQU m512, zmm </span>
<span id="t22_394" class="t s9_394">(V)MOVUPS xmm, m128 </span><span id="t23_394" class="t s9_394">VMOVUPS ymm, m256 </span><span id="t24_394" class="t s9_394">VMOVUPS zmm, m512 </span>
<span id="t25_394" class="t s9_394">(V)MOVUPS m128, xmm </span><span id="t26_394" class="t s9_394">VMOVUPS m256, ymm </span><span id="t27_394" class="t s9_394">VMOVUPS m512, zmm </span>
<span id="t28_394" class="t s9_394">(V)MOVUPD xmm, m128 </span><span id="t29_394" class="t s9_394">VMOVUPD ymm, m256 </span><span id="t2a_394" class="t s9_394">VMOVUPD zmm, m512 </span>
<span id="t2b_394" class="t s9_394">(V)MOVUPD m128, xmm </span><span id="t2c_394" class="t s9_394">VMOVUPD m256, ymm </span><span id="t2d_394" class="t s9_394">VMOVUPD m512, zmm </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
