// Seed: 2476051620
module module_0 (
    output supply0 id_0,
    output tri1 id_1
);
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input wor id_5,
    output tri0 id_6,
    output uwire id_7,
    input wor id_8,
    input supply1 id_9,
    input wire id_10,
    input uwire id_11,
    input uwire id_12,
    output tri id_13,
    input tri id_14,
    input tri0 id_15,
    output tri1 id_16
);
  wire id_18;
  nor (id_16, id_2, id_11, id_9, id_15, id_12, id_10, id_8, id_14, id_0, id_4, id_18, id_5, id_3);
  module_0(
      id_7, id_16
  );
endmodule
