{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566905843779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566905843779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 14:37:23 2019 " "Processing started: Tue Aug 27 14:37:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566905843779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566905843779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off svm -c svm " "Command: quartus_map --read_settings_files=on --write_settings_files=off svm -c svm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566905843780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1566905844369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/detect_cmd_v5.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/detect_cmd_v5.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_CMD_V5 " "Found entity 1: detect_CMD_V5" {  } { { "ethrnet_can/detect_CMD_V5.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CMD_V5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/serial_tx_ctrl_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/serial_tx_ctrl_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_tx_ctrl_32_w " "Found entity 1: serial_tx_ctrl_32_w" {  } { { "fpga_serial/serial_tx_ctrl_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_tx_ctrl_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/serial_transmitter_main_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/serial_transmitter_main_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_transmitter_main_32_w " "Found entity 1: serial_transmitter_main_32_w" {  } { { "fpga_serial/serial_transmitter_main_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/serial_transmitter_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/serial_transmitter_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_transmitter_32_w " "Found entity 1: serial_transmitter_32_w" {  } { { "fpga_serial/serial_transmitter_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/serial_rx_ctrl_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/serial_rx_ctrl_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_rx_ctrl_32_w " "Found entity 1: serial_rx_ctrl_32_w" {  } { { "fpga_serial/serial_rx_ctrl_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_rx_ctrl_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/serial_receiver_main_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/serial_receiver_main_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_receiver_main_32_w " "Found entity 1: serial_receiver_main_32_w" {  } { { "fpga_serial/serial_receiver_main_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/serial_receiver_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/serial_receiver_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_receiver_32_w " "Found entity 1: serial_receiver_32_w" {  } { { "fpga_serial/serial_receiver_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/data_mux_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/data_mux_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mux_32_w " "Found entity 1: data_mux_32_w" {  } { { "fpga_serial/data_mux_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/data_mux_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/data_demux_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/data_demux_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_demux_32_w " "Found entity 1: data_demux_32_w" {  } { { "fpga_serial/data_demux_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/data_demux_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/crc_16_rtu_tx_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/crc_16_rtu_tx_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_16_rtu_tx_32_w " "Found entity 1: crc_16_rtu_tx_32_w" {  } { { "fpga_serial/crc_16_rtu_tx_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/crc_16_rtu_tx_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/crc_16_rtu_rx_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/crc_16_rtu_rx_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_16_rtu_rx_32_w " "Found entity 1: crc_16_rtu_rx_32_w" {  } { { "fpga_serial/crc_16_rtu_rx_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/crc_16_rtu_rx_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/uart_tx_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/uart_tx_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_state_machine " "Found entity 1: uart_tx_state_machine" {  } { { "ModbusRTUMaster_SingleSlave/uart_tx_state_machine.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/uart_tx_state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/uart_rx_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/uart_rx_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_state_machine " "Found entity 1: uart_rx_state_machine" {  } { { "ModbusRTUMaster_SingleSlave/uart_rx_state_machine.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/uart_rx_state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/slave_select.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/slave_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_select " "Found entity 1: slave_select" {  } { { "ModbusRTUMaster_SingleSlave/slave_select.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/slave_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/modbus_rtu_tx_control.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/modbus_rtu_tx_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_rtu_tx_control " "Found entity 1: modbus_rtu_tx_control" {  } { { "ModbusRTUMaster_SingleSlave/modbus_rtu_tx_control.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/modbus_rtu_tx_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/modbus_rtu_rx_control.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/modbus_rtu_rx_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_rtu_rx_control " "Found entity 1: modbus_rtu_rx_control" {  } { { "ModbusRTUMaster_SingleSlave/modbus_rtu_rx_control.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/modbus_rtu_rx_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/modbus_rtu_master_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/modbus_rtu_master_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Modbus_RTU_Master_v1 " "Found entity 1: Modbus_RTU_Master_v1" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/digital_fltr.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/digital_fltr.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_fltr " "Found entity 1: digital_fltr" {  } { { "ModbusRTUMaster_SingleSlave/digital_fltr.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/digital_fltr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/data_mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/data_mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mux_1 " "Found entity 1: data_mux_1" {  } { { "ModbusRTUMaster_SingleSlave/data_mux_1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/data_mux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/data_demux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/data_demux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_demux_1 " "Found entity 1: data_demux_1" {  } { { "ModbusRTUMaster_SingleSlave/data_demux_1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/data_demux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/crc_16_rtu.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/crc_16_rtu.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_16_rtu " "Found entity 1: crc_16_rtu" {  } { { "ModbusRTUMaster_SingleSlave/crc_16_rtu.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/crc_16_rtu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844468 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi_master_v2.v(19) " "Verilog HDL information at spi_master_v2.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905844471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/spi_master_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/spi_master_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_v2 " "Found entity 1: spi_master_v2" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/sb-ethernet.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/sb-ethernet.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SB-ethernet " "Found entity 1: SB-ethernet" {  } { { "ethrnet_can/SB-ethernet.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-ethernet.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/sb-all-ethernetspi_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/sb-all-ethernetspi_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SB-All-EthernetSPI_v1 " "Found entity 1: SB-All-EthernetSPI_v1" {  } { { "ethrnet_can/SB-All-EthernetSPI_v1.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/sb-all-ethernetspi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/sb-all-ethernetspi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SB-All-EthernetSPI " "Found entity 1: SB-All-EthernetSPI" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/multichannel.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/multichannel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multichannel " "Found entity 1: Multichannel" {  } { { "ethrnet_can/Multichannel.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/Multichannel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/ethstart.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/ethstart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethStart " "Found entity 1: ethStart" {  } { { "ethrnet_can/ethStart.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/ethStart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/detect_cmd_v4.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/detect_cmd_v4.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_CMD_V4 " "Found entity 1: detect_CMD_V4" {  } { { "ethrnet_can/detect_CMD_V4.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CMD_V4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844485 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "detect_CAN_v1.v(96) " "Verilog HDL syntax warning at detect_CAN_v1.v(96): extra block comment delimiter characters /* within block comment" {  } { { "ethrnet_can/detect_CAN_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN_v1.v" 96 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1566905844487 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "detect_CAN_v1.v(16) " "Verilog HDL information at detect_CAN_v1.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "ethrnet_can/detect_CAN_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN_v1.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905844488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/detect_can_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/detect_can_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_CAN_v1 " "Found entity 1: detect_CAN_v1" {  } { { "ethrnet_can/detect_CAN_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844488 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "detect_CAN.v(16) " "Verilog HDL information at detect_CAN.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "ethrnet_can/detect_CAN.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905844490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/detect_can.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/detect_can.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_CAN " "Found entity 1: detect_CAN" {  } { { "ethrnet_can/detect_CAN.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/choosecmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/choosecmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 chooseCMD " "Found entity 1: chooseCMD" {  } { { "ethrnet_can/chooseCMD.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/chooseCMD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844492 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_ADC.v(14) " "Verilog HDL information at SPI_ADC.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "SPI_ADC.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/SPI_ADC.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905844494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_ADC " "Found entity 1: SPI_ADC" {  } { { "SPI_ADC.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/SPI_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error.v 1 1 " "Found 1 design units, including 1 entities, in source file error.v" { { "Info" "ISGN_ENTITY_NAME" "1 error " "Found entity 1: error" {  } { { "error.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/data_processor_v5.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/data_processor_v5.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_processor_v5 " "Found entity 1: data_processor_v5" {  } { { "sp270crc4020/data_processor_v5.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/data_processor_v5.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/forming_data_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/forming_data_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 forming_data_v3 " "Found entity 1: forming_data_v3" {  } { { "sp270crc4020/forming_data_v3.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/forming_data_v3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/forming_data_v4.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/forming_data_v4.v" { { "Info" "ISGN_ENTITY_NAME" "1 forming_data_v4 " "Found entity 1: forming_data_v4" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/forming_data_v4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/manual_control_rele.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/manual_control_rele.v" { { "Info" "ISGN_ENTITY_NAME" "1 manual_control_rele " "Found entity 1: manual_control_rele" {  } { { "sp270crc4020/manual_control_rele.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/manual_control_rele.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_rx_v4.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_rx_v4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Rx_v4 " "Found entity 1: modbus_Rx_v4" {  } { { "sp270crc4020/modbus_Rx_v4.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/modbus_Rx_v4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_rx_v5.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_rx_v5.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Rx_v5 " "Found entity 1: modbus_Rx_v5" {  } { { "sp270crc4020/modbus_Rx_v5.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/modbus_Rx_v5.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_rx_v6.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_rx_v6.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Rx_v6 " "Found entity 1: modbus_Rx_v6" {  } { { "sp270crc4020/modbus_Rx_v6.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/modbus_Rx_v6.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_rx_v7.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_rx_v7.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Rx_v7 " "Found entity 1: modbus_Rx_v7" {  } { { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/modbus_Rx_v7.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_tx_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_tx_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Tx_v3 " "Found entity 1: modbus_Tx_v3" {  } { { "sp270crc4020/modbus_Tx_v3.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/modbus_Tx_v3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/sp270modbusmasterrtu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/sp270modbusmasterrtu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP270ModbusMasterRTU " "Found entity 1: SP270ModbusMasterRTU" {  } { { "sp270crc4020/SP270ModbusMasterRTU.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/SP270ModbusMasterRTU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844522 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(20) " "Verilog HDL information at uart_rx.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "sp270crc4020/uart_rx.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/uart_rx.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905844524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "sp270crc4020/uart_rx.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/uart_rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844524 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(21) " "Verilog HDL information at uart_tx.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "sp270crc4020/uart_tx.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/uart_tx.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905844526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "sp270crc4020/uart_tx.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/uart_tx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_1_0/encoder_1_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file encoder_1_0/encoder_1_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_1_0 " "Found entity 1: encoder_1_0" {  } { { "encoder_1_0/encoder_1_0.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/encoder_1_0/encoder_1_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calculate_speed.v(51) " "Verilog HDL information at calculate_speed.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "encoder_1_0/calculate_speed.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/encoder_1_0/calculate_speed.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905844531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_1_0/calculate_speed.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_1_0/calculate_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculate_speed " "Found entity 1: calculate_speed" {  } { { "encoder_1_0/calculate_speed.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/encoder_1_0/calculate_speed.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_1_0/chn_filtr.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_1_0/chn_filtr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chn_filtr " "Found entity 1: Chn_filtr" {  } { { "encoder_1_0/Chn_filtr.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/encoder_1_0/Chn_filtr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_1_0/div.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_1_0/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "encoder_1_0/div.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/encoder_1_0/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_triangle.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_triangle.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_triangle " "Found entity 1: pwm_triangle" {  } { { "pwm_triangle.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/pwm_triangle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file svm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 svm " "Found entity 1: svm" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T1 t1 define_vectors_time.v(15) " "Verilog HDL Declaration information at define_vectors_time.v(15): object \"T1\" differs only in case from object \"t1\" in the same scope" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905844542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T2 t2 define_vectors_time.v(16) " "Verilog HDL Declaration information at define_vectors_time.v(16): object \"T2\" differs only in case from object \"t2\" in the same scope" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905844542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T0 t0 define_vectors_time.v(17) " "Verilog HDL Declaration information at define_vectors_time.v(17): object \"T0\" differs only in case from object \"t0\" in the same scope" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905844542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define_vectors_time.v 1 1 " "Found 1 design units, including 1 entities, in source file define_vectors_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_vectors_time " "Found entity 1: define_vectors_time" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T1 t1 define_vector.v(4) " "Verilog HDL Declaration information at define_vector.v(4): object \"T1\" differs only in case from object \"t1\" in the same scope" {  } { { "define_vector.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vector.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905844544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T2 t2 define_vector.v(5) " "Verilog HDL Declaration information at define_vector.v(5): object \"T2\" differs only in case from object \"t2\" in the same scope" {  } { { "define_vector.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vector.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905844544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T0 t0 define_vector.v(6) " "Verilog HDL Declaration information at define_vector.v(6): object \"T0\" differs only in case from object \"t0\" in the same scope" {  } { { "define_vector.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vector.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905844544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define_vector.v 1 1 " "Found 1 design units, including 1 entities, in source file define_vector.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_vector " "Found entity 1: define_vector" {  } { { "define_vector.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844545 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "delay_clk_posedge.v(28) " "Verilog HDL information at delay_clk_posedge.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "delay_clk_posedge.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/delay_clk_posedge.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905844547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_clk_posedge.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_clk_posedge.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_clk_posedge " "Found entity 1: delay_clk_posedge" {  } { { "delay_clk_posedge.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/delay_clk_posedge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844547 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dead_time.v(14) " "Verilog HDL information at dead_time.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "dead_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/dead_time.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905844549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dead_time.v 1 1 " "Found 1 design units, including 1 entities, in source file dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time " "Found entity 1: dead_time" {  } { { "dead_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/dead_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_generator " "Found entity 1: freq_generator" {  } { { "freq_generator.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/freq_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svm_2_level/svm_2_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file svm_2_level/svm_2_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SVM_2_level " "Found entity 1: SVM_2_level" {  } { { "SVM_2_level/SVM_2_level.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844553 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc.v(43) " "Verilog HDL information at adc.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "adc.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/adc.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905844556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/adc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_in.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_in " "Found entity 1: ADC_in" {  } { { "ADC_in.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ADC_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATAIN datain Slave_spi_v1.v(10) " "Verilog HDL Declaration information at Slave_spi_v1.v(10): object \"DATAIN\" differs only in case from object \"datain\" in the same scope" {  } { { "Slave_spi_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Slave_spi_v1.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905844560 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Slave_spi_v1 Slave_spi_v1.v(4) " "Verilog Module Declaration warning at Slave_spi_v1.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Slave_spi_v1\"" {  } { { "Slave_spi_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Slave_spi_v1.v" 4 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905844560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_spi_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_spi_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Slave_spi_v1 " "Found entity 1: Slave_spi_v1" {  } { { "Slave_spi_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Slave_spi_v1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll0-SYN " "Found design unit 1: pll0-SYN" {  } { { "pll0.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/pll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844916 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "pll0.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/pll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844916 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Master_spi_v7_10ch.v(71) " "Verilog HDL information at Master_spi_v7_10ch.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "Master_spi_v7_10ch.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Master_spi_v7_10ch.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905844918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "digitallFq digitallfq Master_spi_v7_10ch.v(31) " "Verilog HDL Declaration information at Master_spi_v7_10ch.v(31): object \"digitallFq\" differs only in case from object \"digitallfq\" in the same scope" {  } { { "Master_spi_v7_10ch.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Master_spi_v7_10ch.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905844918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_spi_v7_10ch.v 1 1 " "Found 1 design units, including 1 entities, in source file master_spi_v7_10ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Master_spi_v7_10ch " "Found entity 1: Master_spi_v7_10ch" {  } { { "Master_spi_v7_10ch.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Master_spi_v7_10ch.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_16_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_16_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_16_to_1 " "Found entity 1: conv_16_to_1" {  } { { "conv_16_to_1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/conv_16_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844921 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Chn_filtr1.v(12) " "Verilog HDL information at Chn_filtr1.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "Chn_filtr1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Chn_filtr1.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905844923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chn_filtr1.v 1 1 " "Found 1 design units, including 1 entities, in source file chn_filtr1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chn_filtr1 " "Found entity 1: Chn_filtr1" {  } { { "Chn_filtr1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Chn_filtr1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_dev_f.v 1 1 " "Found 1 design units, including 1 entities, in source file u_dev_f.v" { { "Info" "ISGN_ENTITY_NAME" "1 u_dev_f " "Found entity 1: u_dev_f" {  } { { "u_dev_f.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/u_dev_f.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frev_div.v 1 1 " "Found 1 design units, including 1 entities, in source file frev_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 frev_div " "Found entity 1: frev_div" {  } { { "frev_div.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/frev_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxx-SYN " "Found design unit 1: muxx-SYN" {  } { { "muxx.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/muxx.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844931 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxx " "Found entity 1: muxx" {  } { { "muxx.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/muxx.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_encoder " "Found entity 1: convert_encoder" {  } { { "convert_encoder.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/convert_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txcyclectrl.v 1 1 " "Found 1 design units, including 1 entities, in source file txcyclectrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxCycleCtrl " "Found entity 1: TxCycleCtrl" {  } { { "TxCycleCtrl.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/TxCycleCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wordseparate.v 1 1 " "Found 1 design units, including 1 entities, in source file wordseparate.v" { { "Info" "ISGN_ENTITY_NAME" "1 WordSeparate " "Found entity 1: WordSeparate" {  } { { "WordSeparate.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/WordSeparate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalchangetimeout.v 1 1 " "Found 1 design units, including 1 entities, in source file signalchangetimeout.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalChangeTimeOut " "Found entity 1: SignalChangeTimeOut" {  } { { "SignalChangeTimeOut.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/SignalChangeTimeOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemctrlmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file systemctrlmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 SystemCtrlModule " "Found entity 1: SystemCtrlModule" {  } { { "SystemCtrlModule.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/SystemCtrlModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905844945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905844945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "svm " "Elaborating entity \"svm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566905845031 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "U1 " "Pin \"U1\" is missing source" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1768 1848 2024 1784 "U1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1566905845063 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "U2 " "Pin \"U2\" is missing source" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1800 1848 2024 1816 "U2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1566905845063 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "eth_enable_2 " "Pin \"eth_enable_2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 2192 2712 2880 2208 "eth_enable_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905845064 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "U_F_2 " "Pin \"U_F_2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1544 1520 1688 1560 "U_F_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905845064 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "V_F_2 " "Pin \"V_F_2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1592 1520 1688 1608 "V_F_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905845064 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "W_F_2 " "Pin \"W_F_2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1632 1520 1688 1648 "W_F_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905845064 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "F_0_2 " "Pin \"F_0_2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1680 1520 1688 1696 "F_0_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905845064 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EP1 " "Pin \"EP1\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1896 1856 2024 1912 "EP1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905845064 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EP2 " "Pin \"EP2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1912 1856 2024 1928 "EP2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905845065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modbus_RTU_Master_v1 Modbus_RTU_Master_v1:inst46 " "Elaborating entity \"Modbus_RTU_Master_v1\" for hierarchy \"Modbus_RTU_Master_v1:inst46\"" {  } { { "svm.bdf" "inst46" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 184 2888 3144 792 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modbus_rtu_rx_control Modbus_RTU_Master_v1:inst46\|modbus_rtu_rx_control:inst8 " "Elaborating entity \"modbus_rtu_rx_control\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|modbus_rtu_rx_control:inst8\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst8" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { -536 -320 -96 -328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 modbus_rtu_rx_control.v(24) " "Verilog HDL assignment warning at modbus_rtu_rx_control.v(24): truncated value with size 32 to match size of target (20)" {  } { { "ModbusRTUMaster_SingleSlave/modbus_rtu_rx_control.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/modbus_rtu_rx_control.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845090 "|svm|Modbus_RTU_Master_v1:inst46|modbus_rtu_rx_control:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_state_machine Modbus_RTU_Master_v1:inst46\|uart_rx_state_machine:inst4 " "Elaborating entity \"uart_rx_state_machine\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|uart_rx_state_machine:inst4\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst4" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { -352 -736 -568 -240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx_state_machine.v(12) " "Verilog HDL assignment warning at uart_rx_state_machine.v(12): truncated value with size 32 to match size of target (16)" {  } { { "ModbusRTUMaster_SingleSlave/uart_rx_state_machine.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/uart_rx_state_machine.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845093 "|svm|Modbus_RTU_Master_v1:inst46|uart_rx_state_machine:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 uart_rx_state_machine.v(31) " "Verilog HDL assignment warning at uart_rx_state_machine.v(31): truncated value with size 16 to match size of target (8)" {  } { { "ModbusRTUMaster_SingleSlave/uart_rx_state_machine.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/uart_rx_state_machine.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845093 "|svm|Modbus_RTU_Master_v1:inst46|uart_rx_state_machine:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modbus_rtu_tx_control Modbus_RTU_Master_v1:inst46\|modbus_rtu_tx_control:inst " "Elaborating entity \"modbus_rtu_tx_control\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|modbus_rtu_tx_control:inst\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { 24 16 264 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_state_machine Modbus_RTU_Master_v1:inst46\|uart_tx_state_machine:inst18 " "Elaborating entity \"uart_tx_state_machine\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|uart_tx_state_machine:inst18\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst18" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { 408 88 248 520 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_state_machine.v(13) " "Verilog HDL assignment warning at uart_tx_state_machine.v(13): truncated value with size 32 to match size of target (16)" {  } { { "ModbusRTUMaster_SingleSlave/uart_tx_state_machine.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/uart_tx_state_machine.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845100 "|svm|Modbus_RTU_Master_v1:inst46|uart_tx_state_machine:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 uart_tx_state_machine.v(31) " "Verilog HDL assignment warning at uart_tx_state_machine.v(31): truncated value with size 16 to match size of target (8)" {  } { { "ModbusRTUMaster_SingleSlave/uart_tx_state_machine.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/uart_tx_state_machine.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845100 "|svm|Modbus_RTU_Master_v1:inst46|uart_tx_state_machine:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mux_1 Modbus_RTU_Master_v1:inst46\|data_mux_1:inst10 " "Elaborating entity \"data_mux_1\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|data_mux_1:inst10\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst10" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { 8 -872 -608 600 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_16_rtu Modbus_RTU_Master_v1:inst46\|crc_16_rtu:inst2 " "Elaborating entity \"crc_16_rtu\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|crc_16_rtu:inst2\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst2" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { 448 -360 -160 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_fltr Modbus_RTU_Master_v1:inst46\|digital_fltr:inst3 " "Elaborating entity \"digital_fltr\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|digital_fltr:inst3\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst3" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { -320 -1016 -840 -240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_demux_1 Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14 " "Elaborating entity \"data_demux_1\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst14" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { -544 536 760 -16 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WordSeparate WordSeparate:inst18 " "Elaborating entity \"WordSeparate\" for hierarchy \"WordSeparate:inst18\"" {  } { { "svm.bdf" "inst18" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1008 520 696 1312 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_receiver_main_32_w serial_receiver_main_32_w:inst2 " "Elaborating entity \"serial_receiver_main_32_w\" for hierarchy \"serial_receiver_main_32_w:inst2\"" {  } { { "svm.bdf" "inst2" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 912 3256 3456 1504 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_receiver_32_w serial_receiver_main_32_w:inst2\|serial_receiver_32_w:b2v_inst " "Elaborating entity \"serial_receiver_32_w\" for hierarchy \"serial_receiver_main_32_w:inst2\|serial_receiver_32_w:b2v_inst\"" {  } { { "fpga_serial/serial_receiver_main_32_w.v" "b2v_inst" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_rx_ctrl_32_w serial_receiver_main_32_w:inst2\|serial_rx_ctrl_32_w:b2v_inst7 " "Elaborating entity \"serial_rx_ctrl_32_w\" for hierarchy \"serial_receiver_main_32_w:inst2\|serial_rx_ctrl_32_w:b2v_inst7\"" {  } { { "fpga_serial/serial_receiver_main_32_w.v" "b2v_inst7" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_16_rtu_rx_32_w serial_receiver_main_32_w:inst2\|crc_16_rtu_rx_32_w:b2v_inst8 " "Elaborating entity \"crc_16_rtu_rx_32_w\" for hierarchy \"serial_receiver_main_32_w:inst2\|crc_16_rtu_rx_32_w:b2v_inst8\"" {  } { { "fpga_serial/serial_receiver_main_32_w.v" "b2v_inst8" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_demux_32_w serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9 " "Elaborating entity \"data_demux_32_w\" for hierarchy \"serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\"" {  } { { "fpga_serial/serial_receiver_main_32_w.v" "b2v_inst9" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalChangeTimeOut SignalChangeTimeOut:inst15 " "Elaborating entity \"SignalChangeTimeOut\" for hierarchy \"SignalChangeTimeOut:inst15\"" {  } { { "svm.bdf" "inst15" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 672 984 1152 752 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemCtrlModule SystemCtrlModule:inst23 " "Elaborating entity \"SystemCtrlModule\" for hierarchy \"SystemCtrlModule:inst23\"" {  } { { "svm.bdf" "inst23" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1168 1000 1224 1408 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalChangeTimeOut SignalChangeTimeOut:inst21 " "Elaborating entity \"SignalChangeTimeOut\" for hierarchy \"SignalChangeTimeOut:inst21\"" {  } { { "svm.bdf" "inst21" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 816 984 1152 896 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst37 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst37\"" {  } { { "svm.bdf" "inst37" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1384 704 816 1432 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst37 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst37\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1384 704 816 1432 "inst37" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905845175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst37 " "Instantiated megafunction \"LPM_CONSTANT:inst37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 2048 " "Parameter \"LPM_CVALUE\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845175 ""}  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1384 704 816 1432 "inst37" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905845175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_fltr digital_fltr:inst24 " "Elaborating entity \"digital_fltr\" for hierarchy \"digital_fltr:inst24\"" {  } { { "svm.bdf" "inst24" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1528 984 1160 1608 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst38 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst38\"" {  } { { "svm.bdf" "inst38" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1360 544 656 1408 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst38 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst38\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1360 544 656 1408 "inst38" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905845184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst38 " "Instantiated megafunction \"LPM_CONSTANT:inst38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845185 ""}  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1360 544 656 1408 "inst38" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905845185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB-All-EthernetSPI SB-All-EthernetSPI:inst13 " "Elaborating entity \"SB-All-EthernetSPI\" for hierarchy \"SB-All-EthernetSPI:inst13\"" {  } { { "svm.bdf" "inst13" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1624 3024 3288 2072 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB-ethernet SB-All-EthernetSPI:inst13\|SB-ethernet:inst " "Elaborating entity \"SB-ethernet\" for hierarchy \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 80 40 288 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_v2 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1 " "Elaborating entity \"spi_master_v2\" for hierarchy \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\"" {  } { { "ethrnet_can/SB-ethernet.bdf" "inst1" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-ethernet.bdf" { { 168 608 776 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_master_v2.v(87) " "Verilog HDL assignment warning at spi_master_v2.v(87): truncated value with size 32 to match size of target (5)" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845194 "|svm|SB-All-EthernetSPI:inst13|SB-ethernet:inst|spi_master_v2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_master_v2.v(92) " "Verilog HDL assignment warning at spi_master_v2.v(92): truncated value with size 32 to match size of target (16)" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845194 "|svm|SB-All-EthernetSPI:inst13|SB-ethernet:inst|spi_master_v2:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multichannel SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2 " "Elaborating entity \"Multichannel\" for hierarchy \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\"" {  } { { "ethrnet_can/SB-ethernet.bdf" "inst2" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-ethernet.bdf" { { 248 344 488 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\"" {  } { { "ethrnet_can/Multichannel.v" "LPM_MUX_component" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/Multichannel.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\"" {  } { { "ethrnet_can/Multichannel.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/Multichannel.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905845217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 20 " "Parameter \"lpm_size\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845217 ""}  } { { "ethrnet_can/Multichannel.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/Multichannel.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905845217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vpc " "Found entity 1: mux_vpc" {  } { { "db/mux_vpc.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/db/mux_vpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905845284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905845284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vpc SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\|mux_vpc:auto_generated " "Elaborating entity \"mux_vpc\" for hierarchy \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\|mux_vpc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_CAN SB-All-EthernetSPI:inst13\|detect_CAN:inst4 " "Elaborating entity \"detect_CAN\" for hierarchy \"SB-All-EthernetSPI:inst13\|detect_CAN:inst4\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst4" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 432 760 984 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag4 detect_CAN.v(8) " "Verilog HDL or VHDL warning at detect_CAN.v(8): object \"flag4\" assigned a value but never read" {  } { { "ethrnet_can/detect_CAN.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566905845298 "|svm|SB-All-EthernetSPI:inst13|detect_CAN:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_CMD_V5 SB-All-EthernetSPI:inst13\|detect_CMD_V5:inst6 " "Elaborating entity \"detect_CMD_V5\" for hierarchy \"SB-All-EthernetSPI:inst13\|detect_CMD_V5:inst6\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst6" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 520 344 584 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 detect_CMD_V5.v(24) " "Verilog HDL assignment warning at detect_CMD_V5.v(24): truncated value with size 32 to match size of target (8)" {  } { { "ethrnet_can/detect_CMD_V5.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CMD_V5.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845300 "|svm|SB-All-EthernetSPI:inst13|detect_CMD_V5:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chooseCMD SB-All-EthernetSPI:inst13\|chooseCMD:inst2 " "Elaborating entity \"chooseCMD\" for hierarchy \"SB-All-EthernetSPI:inst13\|chooseCMD:inst2\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst2" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 176 568 872 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_CMD_V5 SB-All-EthernetSPI:inst13\|detect_CMD_V5:inst5 " "Elaborating entity \"detect_CMD_V5\" for hierarchy \"SB-All-EthernetSPI:inst13\|detect_CMD_V5:inst5\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst5" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 192 312 552 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 detect_CMD_V5.v(24) " "Verilog HDL assignment warning at detect_CMD_V5.v(24): truncated value with size 32 to match size of target (8)" {  } { { "ethrnet_can/detect_CMD_V5.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CMD_V5.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845306 "|svm|SB-All-EthernetSPI:inst13|detect_CMD_V5:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ethStart SB-All-EthernetSPI:inst13\|ethStart:inst3 " "Elaborating entity \"ethStart\" for hierarchy \"SB-All-EthernetSPI:inst13\|ethStart:inst3\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst3" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 56 904 1104 136 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB-All-EthernetSPI_v1 SB-All-EthernetSPI_v1:inst6 " "Elaborating entity \"SB-All-EthernetSPI_v1\" for hierarchy \"SB-All-EthernetSPI_v1:inst6\"" {  } { { "svm.bdf" "inst6" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 2120 3024 3288 2568 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_CAN_v1 SB-All-EthernetSPI_v1:inst6\|detect_CAN_v1:inst4 " "Elaborating entity \"detect_CAN_v1\" for hierarchy \"SB-All-EthernetSPI_v1:inst6\|detect_CAN_v1:inst4\"" {  } { { "ethrnet_can/SB-All-EthernetSPI_v1.bdf" "inst4" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI_v1.bdf" { { 432 696 904 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845327 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag4 detect_CAN_v1.v(8) " "Verilog HDL or VHDL warning at detect_CAN_v1.v(8): object \"flag4\" assigned a value but never read" {  } { { "ethrnet_can/detect_CAN_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN_v1.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566905845328 "|svm|SB-All-EthernetSPI_v1:inst6|detect_CAN_v1:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_CMD_V5 SB-All-EthernetSPI_v1:inst6\|detect_CMD_V5:inst6 " "Elaborating entity \"detect_CMD_V5\" for hierarchy \"SB-All-EthernetSPI_v1:inst6\|detect_CMD_V5:inst6\"" {  } { { "ethrnet_can/SB-All-EthernetSPI_v1.bdf" "inst6" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI_v1.bdf" { { 560 336 576 640 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 detect_CMD_V5.v(24) " "Verilog HDL assignment warning at detect_CMD_V5.v(24): truncated value with size 32 to match size of target (8)" {  } { { "ethrnet_can/detect_CMD_V5.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CMD_V5.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845331 "|svm|SB-All-EthernetSPI_v1:inst6|detect_CMD_V5:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVM_2_level SVM_2_level:inst1 " "Elaborating entity \"SVM_2_level\" for hierarchy \"SVM_2_level:inst1\"" {  } { { "svm.bdf" "inst1" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1016 1632 1840 1176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845336 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "sind_60_shift_left_15 inst7 " "Block or symbol \"sind_60_shift_left_15\" of instance \"inst7\" overlaps another block or symbol" {  } { { "SVM_2_level/SVM_2_level.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { { 704 872 1088 840 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1566905845337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time SVM_2_level:inst1\|dead_time:inst21 " "Elaborating entity \"dead_time\" for hierarchy \"SVM_2_level:inst1\|dead_time:inst21\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst21" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { { 208 1320 1416 304 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dead_time.v(22) " "Verilog HDL assignment warning at dead_time.v(22): truncated value with size 32 to match size of target (11)" {  } { { "dead_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/dead_time.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845340 "|svm|SVM_2_level:inst1|dead_time:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_vector SVM_2_level:inst1\|define_vector:inst11 " "Elaborating entity \"define_vector\" for hierarchy \"SVM_2_level:inst1\|define_vector:inst11\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst11" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { { 496 864 1072 720 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_triangle SVM_2_level:inst1\|pwm_triangle:inst " "Elaborating entity \"pwm_triangle\" for hierarchy \"SVM_2_level:inst1\|pwm_triangle:inst\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { { 192 880 1064 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_triangle.v(36) " "Verilog HDL assignment warning at pwm_triangle.v(36): truncated value with size 32 to match size of target (16)" {  } { { "pwm_triangle.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/pwm_triangle.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845346 "|svm|SVM_2_level:inst1|pwm_triangle:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_triangle.v(38) " "Verilog HDL assignment warning at pwm_triangle.v(38): truncated value with size 32 to match size of target (16)" {  } { { "pwm_triangle.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/pwm_triangle.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845346 "|svm|SVM_2_level:inst1|pwm_triangle:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_vectors_time SVM_2_level:inst1\|define_vectors_time:inst6 " "Elaborating entity \"define_vectors_time\" for hierarchy \"SVM_2_level:inst1\|define_vectors_time:inst6\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst6" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { { 304 848 1080 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 define_vectors_time.v(61) " "Verilog HDL assignment warning at define_vectors_time.v(61): truncated value with size 32 to match size of target (3)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845350 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 define_vectors_time.v(72) " "Verilog HDL assignment warning at define_vectors_time.v(72): truncated value with size 16 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845350 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(76) " "Verilog HDL assignment warning at define_vectors_time.v(76): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845351 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(80) " "Verilog HDL assignment warning at define_vectors_time.v(80): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845351 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(84) " "Verilog HDL assignment warning at define_vectors_time.v(84): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845351 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(88) " "Verilog HDL assignment warning at define_vectors_time.v(88): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845351 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(92) " "Verilog HDL assignment warning at define_vectors_time.v(92): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845351 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(95) " "Verilog HDL assignment warning at define_vectors_time.v(95): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845351 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 define_vectors_time.v(97) " "Verilog HDL assignment warning at define_vectors_time.v(97): truncated value with size 32 to match size of target (16)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845351 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 define_vectors_time.v(98) " "Verilog HDL assignment warning at define_vectors_time.v(98): truncated value with size 32 to match size of target (16)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845351 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 define_vectors_time.v(99) " "Verilog HDL assignment warning at define_vectors_time.v(99): truncated value with size 32 to match size of target (16)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845351 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 define_vectors_time.v(127) " "Verilog HDL assignment warning at define_vectors_time.v(127): truncated value with size 16 to match size of target (14)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845351 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 define_vectors_time.v(128) " "Verilog HDL assignment warning at define_vectors_time.v(128): truncated value with size 16 to match size of target (14)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845351 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 define_vectors_time.v(129) " "Verilog HDL assignment warning at define_vectors_time.v(129): truncated value with size 16 to match size of target (14)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845351 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WSGN_SEARCH_FILE" "sind_60_shift_left_15.tdf 1 1 " "Using design file sind_60_shift_left_15.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sind_60_shift_left_15 " "Found entity 1: sind_60_shift_left_15" {  } { { "sind_60_shift_left_15.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/sind_60_shift_left_15.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905845360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1566905845360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sind_60_shift_left_15 SVM_2_level:inst1\|sind_60_shift_left_15:inst7 " "Elaborating entity \"sind_60_shift_left_15\" for hierarchy \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst7" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { { 704 872 1088 840 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\"" {  } { { "sind_60_shift_left_15.tdf" "altsyncram_component" { Text "E:/WORK/MSL/SVMforVectorControl/sind_60_shift_left_15.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\"" {  } { { "sind_60_shift_left_15.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/sind_60_shift_left_15.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 961 " "Parameter \"NUMWORDS_A\" = \"961\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE sind_60_shift_left_15.mif " "Parameter \"INIT_FILE\" = \"sind_60_shift_left_15.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845394 ""}  } { { "sind_60_shift_left_15.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/sind_60_shift_left_15.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905845394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gg81 " "Found entity 1: altsyncram_gg81" {  } { { "db/altsyncram_gg81.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/db/altsyncram_gg81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905845449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905845449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gg81 SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\|altsyncram_gg81:auto_generated " "Elaborating entity \"altsyncram_gg81\" for hierarchy \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\|altsyncram_gg81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_transmitter_main_32_w serial_transmitter_main_32_w:inst3 " "Elaborating entity \"serial_transmitter_main_32_w\" for hierarchy \"serial_transmitter_main_32_w:inst3\"" {  } { { "svm.bdf" "inst3" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 904 2616 2800 1528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_transmitter_32_w serial_transmitter_main_32_w:inst3\|serial_transmitter_32_w:b2v_inst " "Elaborating entity \"serial_transmitter_32_w\" for hierarchy \"serial_transmitter_main_32_w:inst3\|serial_transmitter_32_w:b2v_inst\"" {  } { { "fpga_serial/serial_transmitter_main_32_w.v" "b2v_inst" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_tx_ctrl_32_w serial_transmitter_main_32_w:inst3\|serial_tx_ctrl_32_w:b2v_inst5 " "Elaborating entity \"serial_tx_ctrl_32_w\" for hierarchy \"serial_transmitter_main_32_w:inst3\|serial_tx_ctrl_32_w:b2v_inst5\"" {  } { { "fpga_serial/serial_transmitter_main_32_w.v" "b2v_inst5" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_16_rtu_tx_32_w serial_transmitter_main_32_w:inst3\|crc_16_rtu_tx_32_w:b2v_inst6 " "Elaborating entity \"crc_16_rtu_tx_32_w\" for hierarchy \"serial_transmitter_main_32_w:inst3\|crc_16_rtu_tx_32_w:b2v_inst6\"" {  } { { "fpga_serial/serial_transmitter_main_32_w.v" "b2v_inst6" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mux_32_w serial_transmitter_main_32_w:inst3\|data_mux_32_w:b2v_inst7 " "Elaborating entity \"data_mux_32_w\" for hierarchy \"serial_transmitter_main_32_w:inst3\|data_mux_32_w:b2v_inst7\"" {  } { { "fpga_serial/serial_transmitter_main_32_w.v" "b2v_inst7" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxCycleCtrl TxCycleCtrl:inst14 " "Elaborating entity \"TxCycleCtrl\" for hierarchy \"TxCycleCtrl:inst14\"" {  } { { "svm.bdf" "inst14" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1168 3000 3168 1280 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TxCycleCtrl.v(10) " "Verilog HDL assignment warning at TxCycleCtrl.v(10): truncated value with size 32 to match size of target (16)" {  } { { "TxCycleCtrl.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/TxCycleCtrl.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905845488 "|svm|TxCycleCtrl:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:inst " "Elaborating entity \"pll0\" for hierarchy \"pll0:inst\"" {  } { { "svm.bdf" "inst" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 144 752 1008 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll0:inst\|altpll:altpll_component\"" {  } { { "pll0.vhd" "altpll_component" { Text "E:/WORK/MSL/SVMforVectorControl/pll0.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll0:inst\|altpll:altpll_component\"" {  } { { "pll0.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/pll0.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:inst\|altpll:altpll_component " "Instantiated megafunction \"pll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 12500 " "Parameter \"inclk0_input_frequency\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905845528 ""}  } { { "pll0.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/pll0.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905845528 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll0:inst\|altpll:altpll_component\|_clk0 " "Synthesized away node \"pll0:inst\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "pll0.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/pll0.vhd" 146 0 0 } } { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 144 752 1008 328 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905846109 "|svm|pll0:inst|altpll:altpll_component|pll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1566905846109 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1566905846109 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 31 " "Parameter NUMWORDS_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 31 " "Parameter NUMWORDS_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905850130 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566905850130 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566905850130 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SVM_2_level:inst1\|define_vectors_time:inst6\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SVM_2_level:inst1\|define_vectors_time:inst6\|Mult1\"" {  } { { "define_vectors_time.v" "Mult1" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905850131 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SVM_2_level:inst1\|define_vectors_time:inst6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SVM_2_level:inst1\|define_vectors_time:inst6\|Mult0\"" {  } { { "define_vectors_time.v" "Mult0" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905850131 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566905850131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850154 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905850154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkd1 " "Found entity 1: altsyncram_mkd1" {  } { { "db/altsyncram_mkd1.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/db/altsyncram_mkd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905850212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905850212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 31 " "Parameter \"NUMWORDS_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 31 " "Parameter \"NUMWORDS_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850221 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905850221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kkd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kkd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kkd1 " "Found entity 1: altsyncram_kkd1" {  } { { "db/altsyncram_kkd1.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/db/altsyncram_kkd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905850276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905850276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVM_2_level:inst1\|define_vectors_time:inst6\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SVM_2_level:inst1\|define_vectors_time:inst6\|lpm_mult:Mult1\"" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905850300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVM_2_level:inst1\|define_vectors_time:inst6\|lpm_mult:Mult1 " "Instantiated megafunction \"SVM_2_level:inst1\|define_vectors_time:inst6\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905850300 ""}  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905850300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o8t " "Found entity 1: mult_o8t" {  } { { "db/mult_o8t.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/db/mult_o8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905850352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905850352 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1566905850722 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "U_P_2 VCC " "Pin \"U_P_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1536 1848 2024 1552 "U_P_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905852370 "|svm|U_P_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "U_N_2 VCC " "Pin \"U_N_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1552 1848 2024 1568 "U_N_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905852370 "|svm|U_N_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "V_P_2 VCC " "Pin \"V_P_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1568 1848 2024 1584 "V_P_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905852370 "|svm|V_P_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "V_N_2 VCC " "Pin \"V_N_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1584 1848 2024 1600 "V_N_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905852370 "|svm|V_N_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "W_P_2 VCC " "Pin \"W_P_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1600 1848 2024 1616 "W_P_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905852370 "|svm|W_P_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "W_N_2 VCC " "Pin \"W_N_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1616 1848 2024 1632 "W_N_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905852370 "|svm|W_N_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "BRAKE_1 VCC " "Pin \"BRAKE_1\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1216 1888 2064 1232 "BRAKE_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905852370 "|svm|BRAKE_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "BRAKE_2 VCC " "Pin \"BRAKE_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1696 1848 2024 1712 "BRAKE_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905852370 "|svm|BRAKE_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "U1 GND " "Pin \"U1\" is stuck at GND" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1768 1848 2024 1784 "U1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905852370 "|svm|U1"} { "Warning" "WMLS_MLS_STUCK_PIN" "U2 GND " "Pin \"U2\" is stuck at GND" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1800 1848 2024 1816 "U2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905852370 "|svm|U2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1566905852370 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1566905854136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORK/MSL/SVMforVectorControl/svm.map.smsg " "Generated suppressed messages file E:/WORK/MSL/SVMforVectorControl/svm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1566905854355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566905854867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905854867 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_enable_2 " "No output dependent on input pin \"eth_enable_2\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 2192 2712 2880 2208 "eth_enable_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905855213 "|svm|eth_enable_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U_F_2 " "No output dependent on input pin \"U_F_2\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1544 1520 1688 1560 "U_F_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905855213 "|svm|U_F_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_F_2 " "No output dependent on input pin \"V_F_2\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1592 1520 1688 1608 "V_F_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905855213 "|svm|V_F_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W_F_2 " "No output dependent on input pin \"W_F_2\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1632 1520 1688 1648 "W_F_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905855213 "|svm|W_F_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_0_2 " "No output dependent on input pin \"F_0_2\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1680 1520 1688 1696 "F_0_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905855213 "|svm|F_0_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EP1 " "No output dependent on input pin \"EP1\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1896 1856 2024 1912 "EP1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905855213 "|svm|EP1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EP2 " "No output dependent on input pin \"EP2\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1912 1856 2024 1928 "EP2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905855213 "|svm|EP2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1566905855213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4061 " "Implemented 4061 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566905855214 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566905855214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3950 " "Implemented 3950 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566905855214 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1566905855214 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1566905855214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566905855214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566905855284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 14:37:35 2019 " "Processing ended: Tue Aug 27 14:37:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566905855284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566905855284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566905855284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566905855284 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566905856280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566905856280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 14:37:35 2019 " "Processing started: Tue Aug 27 14:37:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566905856280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1566905856280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off svm -c svm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off svm -c svm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1566905856281 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1566905856345 ""}
{ "Info" "0" "" "Project  = svm" {  } {  } 0 0 "Project  = svm" 0 0 "Fitter" 0 0 1566905856346 ""}
{ "Info" "0" "" "Revision = svm" {  } {  } 0 0 "Revision = svm" 0 0 "Fitter" 0 0 1566905856346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1566905856551 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "svm EP2C20Q240C8 " "Selected device EP2C20Q240C8 for design \"svm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1566905856582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566905856608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566905856608 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1566905856704 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1566905857052 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 4 " "Pin ~ASDO~ is reserved at location 4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 7662 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566905857057 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 5 " "Pin ~nCSO~ is reserved at location 5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 7663 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566905857057 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1566905857057 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1566905857071 ""}
{ "Info" "ISTA_SDC_FOUND" "svm.sdc " "Reading SDC File: 'svm.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1566905857485 ""}
{ "Warning" "0" "" "Original Global Fmax translated from QSF using derive_clocks" {  } {  } 0 0 "Original Global Fmax translated from QSF using derive_clocks" 0 0 "Fitter" 0 0 1566905857485 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name inst42 inst42 " "create_clock -period 25.000 -name inst42 inst42" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name inst41 inst41 " "create_clock -period 25.000 -name inst41 inst41" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name inst47 inst47 " "create_clock -period 25.000 -name inst47 inst47" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name inst49 inst49 " "create_clock -period 25.000 -name inst49 inst49" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name clk clk " "create_clock -period 25.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " "create_clock -period 25.000 -name SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name serial_receiver_main_32_w:inst2\|clk_dev_4 serial_receiver_main_32_w:inst2\|clk_dev_4 " "create_clock -period 25.000 -name serial_receiver_main_32_w:inst2\|clk_dev_4 serial_receiver_main_32_w:inst2\|clk_dev_4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 " "create_clock -period 25.000 -name serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SVM_2_level:inst1\|pwm_triangle:inst\|data_capture SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " "create_clock -period 25.000 -name SVM_2_level:inst1\|pwm_triangle:inst\|data_capture SVM_2_level:inst1\|pwm_triangle:inst\|data_capture" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name serial_transmitter_main_32_w:inst3\|clk_dev_4 serial_transmitter_main_32_w:inst3\|clk_dev_4 " "create_clock -period 25.000 -name serial_transmitter_main_32_w:inst3\|clk_dev_4 serial_transmitter_main_32_w:inst3\|clk_dev_4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 " "create_clock -period 25.000 -name serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " "create_clock -period 25.000 -name SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " "create_clock -period 25.000 -name SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SB-All-EthernetSPI:inst13\|inst69 SB-All-EthernetSPI:inst13\|inst69 " "create_clock -period 25.000 -name SB-All-EthernetSPI:inst13\|inst69 SB-All-EthernetSPI:inst13\|inst69" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SB-All-EthernetSPI_v1:inst6\|inst69 SB-All-EthernetSPI_v1:inst6\|inst69 " "create_clock -period 25.000 -name SB-All-EthernetSPI_v1:inst6\|inst69 SB-All-EthernetSPI_v1:inst6\|inst69" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857502 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1566905857502 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1566905857503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "svm.sdc 36 new_cycle port or pin or register or keeper or net " "Ignored filter at svm.sdc(36): new_cycle could not be matched with a port or pin or register or keeper or net" {  } { { "E:/WORK/MSL/SVMforVectorControl/svm.sdc" "" { Text "E:/WORK/MSL/SVMforVectorControl/svm.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566905857503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock svm.sdc 36 Argument <targets> is not an object ID " "Ignored create_clock at svm.sdc(36): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"200000.000 ns\" \\\n             -waveform \{ 0 20000.0 \} \\\n             -name \{new_cycle\} \{new_cycle\} " "create_clock -period \"200000.000 ns\" \\\n             -waveform \{ 0 20000.0 \} \\\n             -name \{new_cycle\} \{new_cycle\}" {  } { { "E:/WORK/MSL/SVMforVectorControl/svm.sdc" "" { Text "E:/WORK/MSL/SVMforVectorControl/svm.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857504 ""}  } { { "E:/WORK/MSL/SVMforVectorControl/svm.sdc" "" { Text "E:/WORK/MSL/SVMforVectorControl/svm.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566905857504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "svm.sdc 83 new_cycle clock " "Ignored filter at svm.sdc(83): new_cycle could not be matched with a clock" {  } { { "E:/WORK/MSL/SVMforVectorControl/svm.sdc" "" { Text "E:/WORK/MSL/SVMforVectorControl/svm.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566905857504 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1566905857534 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000          clk " "  50.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst41 " "  25.000       inst41" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst42 " "  25.000       inst42" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst47 " "  25.000       inst47" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst49 " "  25.000       inst49" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 SB-All-EthernetSPI:inst13\|inst69 " "  25.000 SB-All-EthernetSPI:inst13\|inst69" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " "  25.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 SB-All-EthernetSPI_v1:inst6\|inst69 " "  25.000 SB-All-EthernetSPI_v1:inst6\|inst69" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " "  25.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 serial_receiver_main_32_w:inst2\|clk_dev_4 " "  25.000 serial_receiver_main_32_w:inst2\|clk_dev_4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 " "  25.000 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 serial_transmitter_main_32_w:inst3\|clk_dev_4 " "  25.000 serial_transmitter_main_32_w:inst3\|clk_dev_4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 " "  25.000 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " "  25.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " "  25.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566905857534 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1566905857534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 31 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node clk (placed in PIN 31 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905857766 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 200 504 672 216 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905857766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst47  " "Automatically promoted node inst47 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905857767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst47~0 " "Destination node inst47~0" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 368 672 736 448 "inst47" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst47~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6732 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905857767 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905857767 ""}  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 368 672 736 448 "inst47" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 2500 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905857767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serial_receiver_main_32_w:inst2\|clk_dev_4  " "Automatically promoted node serial_receiver_main_32_w:inst2\|clk_dev_4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905857767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_receiver_main_32_w:inst2\|clk_dev_4~0 " "Destination node serial_receiver_main_32_w:inst2\|clk_dev_4~0" {  } { { "fpga_serial/serial_receiver_main_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 103 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serial_receiver_main_32_w:inst2|clk_dev_4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6739 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905857767 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905857767 ""}  } { { "fpga_serial/serial_receiver_main_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 103 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serial_receiver_main_32_w:inst2|clk_dev_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 1614 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905857767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst49  " "Automatically promoted node inst49 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905857767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst49~0 " "Destination node inst49~0" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 368 488 552 448 "inst49" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst49~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6736 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905857767 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905857767 ""}  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 368 488 552 448 "inst49" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 2501 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905857767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst42  " "Automatically promoted node inst42 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905857767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst42~0 " "Destination node inst42~0" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 368 1032 1096 448 "inst42" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst42~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6734 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905857767 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905857767 ""}  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 368 1032 1096 448 "inst42" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 2511 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905857767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serial_transmitter_main_32_w:inst3\|clk_dev_4  " "Automatically promoted node serial_transmitter_main_32_w:inst3\|clk_dev_4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905857768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_transmitter_main_32_w:inst3\|clk_dev_4~0 " "Destination node serial_transmitter_main_32_w:inst3\|clk_dev_4~0" {  } { { "fpga_serial/serial_transmitter_main_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 107 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serial_transmitter_main_32_w:inst3|clk_dev_4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905857768 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905857768 ""}  } { { "fpga_serial/serial_transmitter_main_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 107 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serial_transmitter_main_32_w:inst3|clk_dev_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905857768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle  " "Automatically promoted node SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905857768 ""}  } { { "pwm_triangle.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/pwm_triangle.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst1|pwm_triangle:inst|new_cycle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 598 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905857768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SB-All-EthernetSPI:inst13\|inst69  " "Automatically promoted node SB-All-EthernetSPI:inst13\|inst69 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905857768 ""}  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 312 464 528 392 "inst69" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst13|inst69 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 1031 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905857768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SVM_2_level:inst1\|pwm_triangle:inst\|data_capture  " "Automatically promoted node SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905857768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVM_2_level:inst1\|define_vectors_time:inst6\|old_synchr " "Destination node SVM_2_level:inst1\|define_vectors_time:inst6\|old_synchr" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst1|define_vectors_time:inst6|old_synchr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 559 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905857768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVM_2_level:inst1\|define_vectors_time:inst6\|duty_count\[1\]~0 " "Destination node SVM_2_level:inst1\|define_vectors_time:inst6\|duty_count\[1\]~0" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst1|define_vectors_time:inst6|duty_count[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 5551 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905857768 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905857768 ""}  } { { "pwm_triangle.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/pwm_triangle.v" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst1|pwm_triangle:inst|data_capture } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905857768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "Automatically promoted node SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905857769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|Selector0~0 " "Destination node SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|Selector0~0" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst13|SB-ethernet:inst|spi_master_v2:inst1|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 3404 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905857769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB-All-EthernetSPI:inst13\|inst68~0 " "Destination node SB-All-EthernetSPI:inst13\|inst68~0" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 312 360 424 392 "inst68" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst13|inst68~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6812 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905857769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_cs_1 " "Destination node eth_cs_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { eth_cs_1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_cs_1" } } } } { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1680 3416 3592 1696 "eth_cs_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_cs_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905857769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905857769 ""}  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst13|SB-ethernet:inst|spi_master_v2:inst1|cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 1005 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905857769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "Automatically promoted node SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905857769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|Selector0~0 " "Destination node SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|Selector0~0" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI_v1:inst6|SB-ethernet:inst|spi_master_v2:inst1|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 3665 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905857769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB-All-EthernetSPI_v1:inst6\|inst68~0 " "Destination node SB-All-EthernetSPI_v1:inst6\|inst68~0" {  } { { "ethrnet_can/SB-All-EthernetSPI_v1.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI_v1.bdf" { { 376 368 432 456 "inst68" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI_v1:inst6|inst68~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 6813 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905857769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_cs_2 " "Destination node eth_cs_2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { eth_cs_2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_cs_2" } } } } { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 2176 3416 3592 2192 "eth_cs_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_cs_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566905857769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566905857769 ""}  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI_v1:inst6|SB-ethernet:inst|spi_master_v2:inst1|cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 2656 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905857769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SB-All-EthernetSPI_v1:inst6\|inst69  " "Automatically promoted node SB-All-EthernetSPI_v1:inst6\|inst69 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566905857770 ""}  } { { "ethrnet_can/SB-All-EthernetSPI_v1.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI_v1.bdf" { { 376 448 512 456 "inst69" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI_v1:inst6|inst69 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 0 { 0 ""} 0 829 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566905857770 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1566905858119 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566905858124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566905858124 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566905858130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566905858138 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1566905858143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1566905858308 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 Embedded multiplier output " "Packed 28 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1566905858314 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1566905858314 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566905858375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1566905859028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566905859956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1566905859980 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1566905864037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566905864038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1566905864500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "E:/WORK/MSL/SVMforVectorControl/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1566905866800 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1566905866800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566905868133 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.30 " "Total time spent on timing analysis during the Fitter is 3.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1566905868228 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566905868236 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mod_bus_tx 0 " "Pin \"mod_bus_tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mod_bus_adm 0 " "Pin \"mod_bus_adm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_clk_1 0 " "Pin \"eth_clk_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_cs_1 0 " "Pin \"eth_cs_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_mosi_1 0 " "Pin \"eth_mosi_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_clk_2 0 " "Pin \"eth_clk_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_cs_2 0 " "Pin \"eth_cs_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_mosi_2 0 " "Pin \"eth_mosi_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_P_1 0 " "Pin \"U_P_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_N_1 0 " "Pin \"U_N_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_P_1 0 " "Pin \"V_P_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_N_1 0 " "Pin \"V_N_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_P_1 0 " "Pin \"W_P_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_N_1 0 " "Pin \"W_N_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_P_2 0 " "Pin \"U_P_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_N_2 0 " "Pin \"U_N_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_P_2 0 " "Pin \"V_P_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_N_2 0 " "Pin \"V_N_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_P_2 0 " "Pin \"W_P_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_N_2 0 " "Pin \"W_N_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BRAKE_1 0 " "Pin \"BRAKE_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BRAKE_2 0 " "Pin \"BRAKE_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U1 0 " "Pin \"U1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U2 0 " "Pin \"U2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_tx 0 " "Pin \"serial_tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566905868309 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1566905868309 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566905868542 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566905868747 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566905869048 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566905869362 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1566905869409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORK/MSL/SVMforVectorControl/svm.fit.smsg " "Generated suppressed messages file E:/WORK/MSL/SVMforVectorControl/svm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1566905869800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1194 " "Peak virtual memory: 1194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566905870553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 14:37:50 2019 " "Processing ended: Tue Aug 27 14:37:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566905870553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566905870553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566905870553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566905870553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1566905871449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566905871449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 14:37:51 2019 " "Processing started: Tue Aug 27 14:37:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566905871449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1566905871449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off svm -c svm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off svm -c svm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1566905871449 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1566905872268 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1566905872305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566905872762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 14:37:52 2019 " "Processing ended: Tue Aug 27 14:37:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566905872762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566905872762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566905872762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1566905872762 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1566905873356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1566905873722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566905873722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 14:37:53 2019 " "Processing started: Tue Aug 27 14:37:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566905873722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566905873722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta svm -c svm " "Command: quartus_sta svm -c svm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566905873723 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1566905873795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1566905873993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1566905874020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1566905874020 ""}
{ "Info" "ISTA_SDC_FOUND" "svm.sdc " "Reading SDC File: 'svm.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1566905874284 ""}
{ "Warning" "0" "" "Original Global Fmax translated from QSF using derive_clocks" {  } {  } 0 0 "Original Global Fmax translated from QSF using derive_clocks" 0 0 "Quartus II" 0 0 1566905874284 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name inst42 inst42 " "create_clock -period 25.000 -name inst42 inst42" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name inst41 inst41 " "create_clock -period 25.000 -name inst41 inst41" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name inst47 inst47 " "create_clock -period 25.000 -name inst47 inst47" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name inst49 inst49 " "create_clock -period 25.000 -name inst49 inst49" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name clk clk " "create_clock -period 25.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " "create_clock -period 25.000 -name SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name serial_receiver_main_32_w:inst2\|clk_dev_4 serial_receiver_main_32_w:inst2\|clk_dev_4 " "create_clock -period 25.000 -name serial_receiver_main_32_w:inst2\|clk_dev_4 serial_receiver_main_32_w:inst2\|clk_dev_4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 " "create_clock -period 25.000 -name serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SVM_2_level:inst1\|pwm_triangle:inst\|data_capture SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " "create_clock -period 25.000 -name SVM_2_level:inst1\|pwm_triangle:inst\|data_capture SVM_2_level:inst1\|pwm_triangle:inst\|data_capture" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name serial_transmitter_main_32_w:inst3\|clk_dev_4 serial_transmitter_main_32_w:inst3\|clk_dev_4 " "create_clock -period 25.000 -name serial_transmitter_main_32_w:inst3\|clk_dev_4 serial_transmitter_main_32_w:inst3\|clk_dev_4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 " "create_clock -period 25.000 -name serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " "create_clock -period 25.000 -name SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " "create_clock -period 25.000 -name SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SB-All-EthernetSPI:inst13\|inst69 SB-All-EthernetSPI:inst13\|inst69 " "create_clock -period 25.000 -name SB-All-EthernetSPI:inst13\|inst69 SB-All-EthernetSPI:inst13\|inst69" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 25.000 -name SB-All-EthernetSPI_v1:inst6\|inst69 SB-All-EthernetSPI_v1:inst6\|inst69 " "create_clock -period 25.000 -name SB-All-EthernetSPI_v1:inst6\|inst69 SB-All-EthernetSPI_v1:inst6\|inst69" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874301 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1566905874302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "svm.sdc 36 new_cycle port or pin or register or keeper or net " "Ignored filter at svm.sdc(36): new_cycle could not be matched with a port or pin or register or keeper or net" {  } { { "E:/WORK/MSL/SVMforVectorControl/svm.sdc" "" { Text "E:/WORK/MSL/SVMforVectorControl/svm.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1566905874302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock svm.sdc 36 Argument <targets> is not an object ID " "Ignored create_clock at svm.sdc(36): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"200000.000 ns\" \\\n             -waveform \{ 0 20000.0 \} \\\n             -name \{new_cycle\} \{new_cycle\} " "create_clock -period \"200000.000 ns\" \\\n             -waveform \{ 0 20000.0 \} \\\n             -name \{new_cycle\} \{new_cycle\}" {  } { { "E:/WORK/MSL/SVMforVectorControl/svm.sdc" "" { Text "E:/WORK/MSL/SVMforVectorControl/svm.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874303 ""}  } { { "E:/WORK/MSL/SVMforVectorControl/svm.sdc" "" { Text "E:/WORK/MSL/SVMforVectorControl/svm.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1566905874303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "svm.sdc 83 new_cycle clock " "Ignored filter at svm.sdc(83): new_cycle could not be matched with a clock" {  } { { "E:/WORK/MSL/SVMforVectorControl/svm.sdc" "" { Text "E:/WORK/MSL/SVMforVectorControl/svm.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1566905874303 ""}
{ "Info" "ISTA_WRITE_SDC_INFO" "write_sdc -pt " "write_sdc -pt" {  } {  } 0 332122 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874334 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1566905874343 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1566905874355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.515 " "Worst-case setup slack is 5.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.515         0.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "    5.515         0.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.593         0.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "    5.593         0.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.328         0.000 SB-All-EthernetSPI:inst13\|inst69  " "    6.328         0.000 SB-All-EthernetSPI:inst13\|inst69 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.792         0.000 SB-All-EthernetSPI_v1:inst6\|inst69  " "    8.792         0.000 SB-All-EthernetSPI_v1:inst6\|inst69 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.230         0.000 inst49  " "   11.230         0.000 inst49 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.091         0.000 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3  " "   13.091         0.000 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.168         0.000 clk  " "   13.168         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.307         0.000 inst41  " "   13.307         0.000 inst41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.307         0.000 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2  " "   13.307         0.000 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.589         0.000 inst42  " "   13.589         0.000 inst42 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.778         0.000 inst47  " "   14.778         0.000 inst47 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.248         0.000 serial_transmitter_main_32_w:inst3\|clk_dev_4  " "   15.248         0.000 serial_transmitter_main_32_w:inst3\|clk_dev_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.497         0.000 serial_receiver_main_32_w:inst2\|clk_dev_4  " "   17.497         0.000 serial_receiver_main_32_w:inst2\|clk_dev_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.300         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle  " "   18.300         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.129         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture  " "   19.129         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1566905874408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1566905874423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.972 " "Worst-case hold slack is -2.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.972       -12.412 clk  " "   -2.972       -12.412 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.544        -2.544 inst47  " "   -2.544        -2.544 inst47 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.540        -3.520 inst49  " "   -2.540        -3.520 inst49 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.364        -4.712 inst42  " "   -2.364        -4.712 inst42 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.073        -1.073 inst41  " "   -1.073        -1.073 inst41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.073        -1.073 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2  " "   -1.073        -1.073 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857        -0.857 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3  " "   -0.857        -0.857 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture  " "    0.367         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle  " "    0.478         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "    0.499         0.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "    0.499         0.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 SB-All-EthernetSPI_v1:inst6\|inst69  " "    0.499         0.000 SB-All-EthernetSPI_v1:inst6\|inst69 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 serial_receiver_main_32_w:inst2\|clk_dev_4  " "    0.499         0.000 serial_receiver_main_32_w:inst2\|clk_dev_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 serial_transmitter_main_32_w:inst3\|clk_dev_4  " "    0.499         0.000 serial_transmitter_main_32_w:inst3\|clk_dev_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.999         0.000 SB-All-EthernetSPI:inst13\|inst69  " "    1.999         0.000 SB-All-EthernetSPI:inst13\|inst69 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1566905874428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1566905874435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1566905874440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.433 " "Worst-case minimum pulse width slack is 9.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.433         0.000 inst47  " "    9.433         0.000 inst47 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.433         0.000 serial_receiver_main_32_w:inst2\|clk_dev_4  " "    9.433         0.000 serial_receiver_main_32_w:inst2\|clk_dev_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.723         0.000 inst49  " "    9.723         0.000 inst49 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.258         0.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "   11.258         0.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.258         0.000 SB-All-EthernetSPI:inst13\|inst69  " "   11.258         0.000 SB-All-EthernetSPI:inst13\|inst69 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.258         0.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "   11.258         0.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.258         0.000 SB-All-EthernetSPI_v1:inst6\|inst69  " "   11.258         0.000 SB-All-EthernetSPI_v1:inst6\|inst69 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.258         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture  " "   11.258         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.258         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle  " "   11.258         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.258         0.000 inst41  " "   11.258         0.000 inst41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.258         0.000 inst42  " "   11.258         0.000 inst42 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.258         0.000 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2  " "   11.258         0.000 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.258         0.000 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3  " "   11.258         0.000 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.258         0.000 serial_transmitter_main_32_w:inst3\|clk_dev_4  " "   11.258         0.000 serial_transmitter_main_32_w:inst3\|clk_dev_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.758         0.000 clk  " "   23.758         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1566905874447 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1566905876542 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1566905876547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.266 " "Worst-case setup slack is 10.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.266         0.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "   10.266         0.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.288         0.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "   10.288         0.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.405         0.000 SB-All-EthernetSPI:inst13\|inst69  " "   10.405         0.000 SB-All-EthernetSPI:inst13\|inst69 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.311         0.000 SB-All-EthernetSPI_v1:inst6\|inst69  " "   11.311         0.000 SB-All-EthernetSPI_v1:inst6\|inst69 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.738         0.000 inst49  " "   12.738         0.000 inst49 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.773         0.000 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3  " "   12.773         0.000 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.845         0.000 inst41  " "   12.845         0.000 inst41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.845         0.000 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2  " "   12.845         0.000 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.583         0.000 clk  " "   13.583         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.787         0.000 inst42  " "   13.787         0.000 inst42 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.814         0.000 inst47  " "   13.814         0.000 inst47 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.849         0.000 serial_receiver_main_32_w:inst2\|clk_dev_4  " "   21.849         0.000 serial_receiver_main_32_w:inst2\|clk_dev_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.037         0.000 serial_transmitter_main_32_w:inst3\|clk_dev_4  " "   22.037         0.000 serial_transmitter_main_32_w:inst3\|clk_dev_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.776         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle  " "   22.776         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.093         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture  " "   23.093         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1566905876692 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1566905876706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.790 " "Worst-case hold slack is -1.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.790        -8.291 clk  " "   -1.790        -8.291 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.435        -3.211 inst49  " "   -1.435        -3.211 inst49 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.434        -1.434 inst47  " "   -1.434        -1.434 inst47 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.418        -2.825 inst42  " "   -1.418        -2.825 inst42 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465        -0.465 inst41  " "   -0.465        -0.465 inst41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465        -0.465 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2  " "   -0.465        -0.465 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393        -0.393 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3  " "   -0.393        -0.393 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle  " "    0.078         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture  " "    0.115         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "    0.215         0.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "    0.215         0.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 SB-All-EthernetSPI_v1:inst6\|inst69  " "    0.215         0.000 SB-All-EthernetSPI_v1:inst6\|inst69 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 serial_receiver_main_32_w:inst2\|clk_dev_4  " "    0.215         0.000 serial_receiver_main_32_w:inst2\|clk_dev_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 serial_transmitter_main_32_w:inst3\|clk_dev_4  " "    0.215         0.000 serial_transmitter_main_32_w:inst3\|clk_dev_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615         0.000 SB-All-EthernetSPI:inst13\|inst69  " "    0.615         0.000 SB-All-EthernetSPI:inst13\|inst69 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1566905876717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1566905876733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1566905876747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.373 " "Worst-case minimum pulse width slack is 10.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.373         0.000 inst47  " "   10.373         0.000 inst47 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.373         0.000 serial_receiver_main_32_w:inst2\|clk_dev_4  " "   10.373         0.000 serial_receiver_main_32_w:inst2\|clk_dev_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.481         0.000 inst49  " "   10.481         0.000 inst49 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500         0.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "   11.500         0.000 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500         0.000 SB-All-EthernetSPI:inst13\|inst69  " "   11.500         0.000 SB-All-EthernetSPI:inst13\|inst69 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500         0.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "   11.500         0.000 SB-All-EthernetSPI_v1:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500         0.000 SB-All-EthernetSPI_v1:inst6\|inst69  " "   11.500         0.000 SB-All-EthernetSPI_v1:inst6\|inst69 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture  " "   11.500         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle  " "   11.500         0.000 SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500         0.000 inst41  " "   11.500         0.000 inst41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500         0.000 inst42  " "   11.500         0.000 inst42 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500         0.000 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2  " "   11.500         0.000 serial_receiver_main_32_w:inst2\|SYNTHESIZED_WIRE_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500         0.000 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3  " "   11.500         0.000 serial_transmitter_main_32_w:inst3\|SYNTHESIZED_WIRE_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500         0.000 serial_transmitter_main_32_w:inst3\|clk_dev_4  " "   11.500         0.000 serial_transmitter_main_32_w:inst3\|clk_dev_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.000         0.000 clk  " "   24.000         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1566905876761 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1566905878409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1566905878741 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1566905878741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566905879004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 14:37:59 2019 " "Processing ended: Tue Aug 27 14:37:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566905879004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566905879004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566905879004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566905879004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566905880040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566905880040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 14:37:59 2019 " "Processing started: Tue Aug 27 14:37:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566905880040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566905880040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off svm -c svm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off svm -c svm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566905880040 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "svm.vo\", \"svm_fast.vo svm_v.sdo svm_v_fast.sdo E:/WORK/MSL/SVMforVectorControl/simulation/modelsim/ simulation " "Generated files \"svm.vo\", \"svm_fast.vo\", \"svm_v.sdo\" and \"svm_v_fast.sdo\" in directory \"E:/WORK/MSL/SVMforVectorControl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1566905882118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566905882208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 14:38:02 2019 " "Processing ended: Tue Aug 27 14:38:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566905882208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566905882208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566905882208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566905882208 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus II Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566905882875 ""}
