<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no" />

    <title>reveal-md</title>
    <link rel="shortcut icon" href="./favicon.ico"/>
    <link rel="stylesheet" href="./dist/reveal.css" />
    <link rel="stylesheet" href="./dist/theme/moon.css" id="theme" />
    <link rel="stylesheet" href="./css/highlight/zenburn.css" />

  </head>
  <body>
    <div class="reveal">
      <div class="slides"><section  data-markdown><script type="text/template"><!-- .slide: data-background="#145A32" -->

# FOSS for FPGA development

https://rodrigomelo9.github.io/FOSS-for-FPGAs/

by Rodrigo A. Melo - [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)
</script></section><section  data-markdown><script type="text/template"><!-- ###################################################################### -->
## Outline
<!-- ###################################################################### -->

* [Introduction](#/2)
* [General-purpose](#/5)
* [Simulation](#/12)
* [Testing and Verification](#/16)
* [Implementation](#/21)
* [Others](#/28)
* [Open Hardware](#/33)
* [Final words](#/38)
</script></section><section  data-markdown><script type="text/template"><!-- ###################################################################### -->
## Introduction
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->

[⌂](#/1)
</script></section><section  data-markdown><script type="text/template">
### What is FOSS?

* Free (as freedom) and Open Source (you can access the source code) Software (programs).
* Solves the disambiguation between FREE and OPEN-SOURCE software.
* Anyone is freely licensed to USE, COPY, STUDY, and CHANGE the software.

|   |   |   |   |   |
|---|---|---|---|---|
| ![GPL3](images/licenses/gpl3.png) | ![Creative Commons](images/licenses/cc.png) | ![BSD](images/licenses/bsd.png) | ![Apache](images/licenses/apache.png) | ![MIT](images/licenses/mit.png) |
|   |   |   |   |   |
</script></section><section  data-markdown><script type="text/template">
### Why to use FOSS?

* **GENERAL**
  * Personal control, customization and freedom
  * Privacy and security
  * Low or no costs (solutions and support)
  * Quality, collaboration and efficiency
  * Flexibility and open-standars adherence
  * Innovation
* **SPECIFIC**
  * Vendor-independence
  * Lightweight (size and speed)
</script></section><section  data-markdown><script type="text/template"><!-- ###################################################################### -->
## General-purpose
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->

[⌂](#/1)
</script></section><section  data-markdown><script type="text/template">
### Command-line

* Aka shell, terminal, console, bash...
* Most projects provide a CLI.
* Common for Linux/Unix distributions.
* Windows Subsytem for Linux (WSL).
</script></section><section ><section data-markdown><script type="text/template">
### Git

* A distributed version control system.
* Created in 2005 by Linus Torvalds, for the development of the Linux kernel.
* Is the de facto standard for FOSS projects.
* Allows you to deal with a software repository, managing versions and multiple users.

|   |   |   |
|---|---|---|
| ![Git](images/git/git.png) | ![GitHub](images/git/github.png) | ![GitLab](images/git/gitlab.png) |
|   |   |   |
</script></section><section data-markdown><script type="text/template">
#### Commands

```bash
git init
git clone <REPOSITORY>
```

```bash
git log <NONE_OR_FILEs_OR_PATHs>
git diff <NONE_OR_FILEs_OR_PATHs>
git status <NONE_OR_FILEs_OR_PATHs>
```

```bash
git add <DOT_OR_FILEs>
git commit <NONE_OR_FILEs_OR_PATHs>
git push
git pull
```


```bash
git checkout -b <NEW_BRANCH>
git checkout <BRANCH>
```
</script></section><section data-markdown><script type="text/template">
#### Clone the repository of this presentation

```bash
git clone https://github.com/rodrigomelo9/FOSS-for-FPGAs.git
```
</script></section></section><section ><section data-markdown><script type="text/template">
### Docker

OS-level virtualization to deliver software in packages called containers, which are isolated one from another and bundle their own software, libraries and configuration files.

![Docker](images/diagrams/docker.png)
</script></section><section data-markdown><script type="text/template">
#### hdl/containers

https://hdl.github.io/containers/

* `hdlc/sim:osvb` (GHDL, Verilator, cocotb, OSVVM and VUnit)
* `hdlc/impl` (nextpnr-ice40, nextpnr-ecp5, nextpnr-generic, icestorm and prjtrellis)
* `hdlc/prog` (icestorm, openocd)
</script></section><section data-markdown><script type="text/template">
#### Examples

```bash
$ docker run --rm hdlc/sim:osvb ghdl -v
GHDL 2.0.0-dev (v1.0.0-252-gc14fc372) [Dunoon edition]
 Compiled with GNAT Version: 8.3.0
 llvm code generator
Written by Tristan Gingold.
```

```bash
$ docker run --rm hdlc/impl yosys --version
Yosys 0.9+4052 (git sha1 5c1e6a0e, clang 7.0.1-8+deb10u2 -fPIC -Os)
```
</script></section></section><section  data-markdown><script type="text/template">
### Continuous integration (CI)

Is to automatically perform an action based on a repository event (push, merge, cron, etc).
* **Continuous Integration:** run linters, unit and/or integration tests, Hardware-in-the loop simulation.
* **Continuous Delivery:** build binaries, documentation, packages, etc.
* **Continuous Deployment:** build and install in production.
</script></section><section  data-markdown><script type="text/template">
### Make

* Is a build automation tool.
* A Makefile contains a set of directives (targets, dependencies and rules) which are used by make to generate a target/goal.
* It works upon the principle that files only needs to be recreated if their dependencies are newer than the file being re/created.
* There are other newer tools such as CMake and Scons, but make is definitively the building tool, and sometimes part of the execution, in the FPGA ecosystem.
</script></section><section  data-markdown><script type="text/template">
### Python

* Is an interpreted, high-level and general-purpose programming language (one of the most used in general, and the main in certain fields such as Machine/Deep Learning).
* A lot of its libraries are written in C (performance).
* Easy to read and learn.
* Most FOSS FPGA tools are written in Python, or C/C++ with a Python binding/wrapper.
* There are several HDL languages based on Python.
* Is also being used as verification language.
</script></section><section  data-markdown><script type="text/template"><!-- ###################################################################### -->
## Simulation
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->

[⌂](#/1)
</script></section><section  data-markdown><script type="text/template">
### VHDL simulator

|   |   |
|---|---|
| ![GHDL](images/logos/ghdl.png) | Analyzer, compiler, simulator and (experimental) synthesizer for VHDL |
|   |   |

* Full support for IEEE 1076 standard 1987, 1993, 2002 and partial for 2008.
* It generates binaries to perform a simulation.
* Can dump waveforms to VCD or GHW (recommended for VHDL) files.
</script></section><section  data-markdown><script type="text/template">
### Verilog simulators

|   |   |
|---|---|
| ![iVerilog](images/logos/iverilog.png) | IEEE-1364 simulator</br>It generates an intermediate file format wich is then interpreted |
|   |   |

|   |   |
|---|---|
| Verilog/SystemVerilog simulator</br>Compiles into multithreaded C++</br>Performs lint code-quality checks | ![Verilator](images/logos/verilator.png) |
|   |   |
</script></section><section  data-markdown><script type="text/template">
### Waveforms viewer

|   |   |
|---|---|
| A fully featured wave viewer which reads</br>LXT, LXT2, VZT, FST, and GHW files as</br>well as standard Verilog VCD/EVCD | ![GTKwave](images/screens/gtkwave.png) |
|   |   |
</script></section><section  data-markdown><script type="text/template"><!-- ###################################################################### -->
## Testing and Verification
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->

[⌂](#/1)
</script></section><section  data-markdown><script type="text/template">
### HDL based frameworks/methodologies

* **OSVVM:** Open Source VHDL Verification Methodology
* **UVVM:** Universal VHDL Verification Methodology
* **VUnit:** unit testing framework for VHDL/SystemVerilog
* **SVUnit:** unit testing framework for Verilog/SystemVerilog

|   |   |   |   |
|---|---|---|---|
| ![OSVVM](images/logos/osvvm.png) | ![UVVM](images/logos/uvvm.png) | ![VUnit](images/logos/vunit.png) | ![SVUnit](images/logos/svunit.png) |
|   |   |   |   |
</script></section><section ><section data-markdown><script type="text/template">
### Python based testbenches

![cocotb](images/logos/cocotb.png)

* **cocotb:** Coroutine Co-simulation Test Bench
* A coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
* Supported simulators: ghdl, iverilog, verilator, Synopsys VCS, Aldec Riviera-PRO, Aldec Active-HDL, Mentor Questa, Mentor ModelSim, Cadence Incisive, Cadence Xcelium, Tachyon DA CVC.
</script></section><section data-markdown><script type="text/template">
#### How does cocotb work?

![cocotb overview](images/diagrams/cocotb_overview.png)

**Source:** https://docs.cocotb.org/en/stable
</script></section></section><section  data-markdown><script type="text/template">
### Formal verification

The act of proving the correctness of intended algorithms underlying a system with respect to a certain formal specification or property, using formal methods of mathematics (assumptions and assertions).
* **SymbiYosys (sby):** front-end driver program for Yosys-based formal hardware verification flows.
* Supports Verilog (free), VHDL and SystemVerilog (through verific with a license).

![YosysHQ](images/logos/yosys-hq.png)
</script></section><section  data-markdown><script type="text/template">
### Verification trends

![Verification trends](images/diagrams/verification-trends.png)

**Source:** [ The 2020 Wilson Research Group Functional Verification Study](https://blogs.sw.siemens.com/verificationhorizons/2020/12/16/part-6-the-2020-wilson-research-group-functional-verification-study/) - SIEMENS
</script></section><section  data-markdown><script type="text/template"><!-- ###################################################################### -->
## Implementation
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->

[⌂](#/1)
</script></section><section  data-markdown><script type="text/template">
### HDL-to-Bitstream

![Implementation](images/diagrams/implementation.png)

**Source:** https://github.com/hdl/awesome/issues/98
</script></section><section  data-markdown><script type="text/template">
### Languages

|   |   |
|---|---|
| ![Python](images/logos/python.png) | * nMigen</br>* migen</br> * MyHDL                       |
| ![Scala](images/logos/scala.png)   | * SpinalHDL</br>* Chisel                                |
| Others                             | * Bluespec</br>* Silice</br> * Synthesijer</br> * Clash |
|   |   |
</script></section><section ><section data-markdown><script type="text/template">
### Synthesis

Is to convert an abstract specification of a circuit (being an HDL a common input) into a design implementation in terms of the basic blocks supported by the chosen technology (being a netlist the output)
</script></section><section data-markdown><script type="text/template">
#### Yosys

* Is a framework for RTL synthesis tools
* It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains
* It was the first useful FOSS synthesizer
* Supports devices from Lattice (iCE40 and ECP5), Xilinx (Series 7, Ultrascale, and others), Gowin, Achronix, Intel, Microsemi, etc

![Yosys](images/logos/yosys.png)
</script></section><section data-markdown><script type="text/template">
#### GHDL

* Analyzer, compiler, simulator and (experimental) synthesizer for VHDL
* Generates a generic (technology independent) synthesized VHDL (and recently, also Verilog)

* **ghdl-yosys-plugin:** VHDL synthesis, based on GHDL and Yosys.

![GHDL](images/logos/ghdl.png)
</script></section></section><section  data-markdown><script type="text/template">
### Place & Route

|   |   |
|---|---|
| ![NextPnR](images/screens/nextpnr.png) | The stage where the logic elements are placed and interconnected on the FPGA |
|   |   |

* NextPnR (Arachne-pnr)
* VPR (part of VTR)
</script></section><section  data-markdown><script type="text/template">
### Bitstream Generation

|   |   |
|---|---|
| Is to pack the result</br>of the P&R into a</br>FPGA configuration</br>file | ![Bitstream](images/diagrams/bitstream.png) |
|   |   |

<!--http://www.fabienm.eu/flf/materiel/liberation-des-fpga/-->
</script></section><section  data-markdown><script type="text/template">
### Programming

* **OpenOCD:** **Open** **O**n-**C**hip **D**ebugging, In-System Programming and Boundary-Scan Testing
* **UrJTAG:** universal JTAG library, server and tools
* **iceprog:** programmer of the IceStorm project (FTDI-based programmers)
* **ecpprog:** programmer for the Lattice ECP5 series  (FTDI-based programmers)
* **openFPGALoader:** universal utility for programming FPGA
* **dfu-util:** **D**evice **F**irmware **U**pgrade **Uti**lities (USB)
</script></section><section  data-markdown><script type="text/template"><!-- ###################################################################### -->
## Others
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->

[⌂](#/1)
</script></section><section  data-markdown><script type="text/template">
### Project Managers

* **HDLmake:** tool for generating multi-purpose Makefiles for FPGA projects
* **edalize:** a Python Library for interacting with EDA tools (was part of FuseSoC, now its build backend).
* **PyFPGA:** A Python package to use FPGA development tools programmatically

|   |   |   |   |
|---|---|---|---|
| ![PyFPGA](images/logos/pyfpga.png) | Synthesis</br>Implementation</br>Bitstream</br>Programming | ISE, Vivado</br>Quartus</br>Libero-SoC</br>FOSS | **Helpers**</br>hdl2bit</br>prj2bit</br>bitprog |
|   |   |   |   |
</script></section><section  data-markdown><script type="text/template">
### Libraries, Collections, IP Cores

* **PoC (Pile of Cores Library):** a library of free, open-source and platform independent IP cores.
* **FuseSoC:** package manager and build abstraction tool (edalize) for FPGA/ASIC development.
* **Litex:** a Migen/MiSoC based SoC builder to easily create Cores/SoCs
* **OpenCores** and **LibreCores:** collections of IPs.
* Several FOSS projects at GitHub and GitLab.

![LiteX](images/logos/litex.png)&nbsp;&nbsp;&nbsp;&nbsp;![OpenCores](images/logos/opencores.png)&nbsp;&nbsp;&nbsp;&nbsp;![LibreCores](images/logos/librecores.png)
</script></section><section ><section data-markdown><script type="text/template">
### Softcores
</script></section><section data-markdown><script type="text/template">
#### Legacy

**Leon 3** (Gaisler)
* 32-bit VHDL processor compliant with the SPARC V8 architecture
* GNU GPL license for research and education
* Part of the GRLIB

**OpenRISC**
* Specification OpenRISC 1000 (32/64 bits)
* The flagship implementation, the OR1200, is written in Verilog
* Part of OpenRISC Reference Platform System-on-Chip (ORPSoC)
</script></section><section data-markdown><script type="text/template">
#### RISC V

![RISC-V](images/diagrams/risc-v.png)
</script></section></section><section ><section data-markdown><script type="text/template">
### Miscellaneous
</script></section><section data-markdown><script type="text/template">
#### TerosHDL

|   |   |
|---|---|
| ![TerosHDL](images/screens/teroshdl.png) | Atom & VS code</br></br>Suports:</br>GHDL, VUnit & GTKwave</br></br>Coming soon:</br>Verilator, cocotb, edalize |
|   |   |
</script></section><section data-markdown><script type="text/template">
#### Icestudio

![Icestudio](images/screens/icestudio.png)

https://github.com/FPGAwars/icestudio
https://github.com/juanmard/icestudio
</script></section></section><section  data-markdown><script type="text/template"><!-- ###################################################################### -->
## Open Hardware
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->

[⌂](#/1)
</script></section><section  data-markdown><script type="text/template">
### Kicad

![Kicad](images/screens/kicad.png)
</script></section><section  data-markdown><script type="text/template">
### Some ICE40 based boards

|   |   |   |
|---|---|---|
| Fomu</br>![Fomu](images/boards/fomu.png) | iCEBreaker</br>![iCEBreaker](images/boards/icebreaker.png) | iCESugar</br>![iCESugar](images/boards/icesugar.png) |

|   |   |
|---|---|
| TinyFPGA BX</br>![TinyFPGA BX](images/boards/tinyfpga-bx.png) | EDU CIAA FPGA</br>![EDU-CIAA-FPGA](images/boards/edu-ciaa-fpga.png) |
</script></section><section  data-markdown><script type="text/template">
### Some ECP5 based boards

|   |   |   |
|---|---|---|
| ULX3S</br>![ULX3S](images/boards/ulx3s.png) |OrangeCrab</br>![OrangeCrab](images/boards/orangecrab.png) | TinyFPGA EX</br>![TinyFPGA EX](images/boards/tinyfpga-ex.png) |
|   |   |   |
</script></section><section  data-markdown><script type="text/template">
### Some EOS S3 based boards

|   |   |
|---|---|
| Qomu</br>![Qomu](images/boards/qomu.png) | Quickfeather</br>![QuickFeather](images/boards/quickfeather.png) |
|   |   |
</script></section><section  data-markdown><script type="text/template"><!-- ###################################################################### -->
## Final words
<!-- .slide: data-background="#581845" -->
<!-- ###################################################################### -->

[⌂](#/1)
</script></section><section ><section data-markdown><script type="text/template">
### How to be updated?
</script></section><section data-markdown><script type="text/template">
#### Projects - Organizations

![SymbiFlow](images/logos/symbiflow.png)&nbsp;&nbsp;&nbsp;&nbsp;![GHDL](images/logos/ghdl.png)

![FOSSi](images/logos/fossi.png)&nbsp;&nbsp;&nbsp;&nbsp;![OSFPGA](images/logos/osfpga.png)
</script></section><section data-markdown><script type="text/template">
#### People

|   |   |   |
|---|---|---|
| Tim 'mithro' Ansell                      | ![GitHub icon](images/icons/github.png)   |  [mithro](https://github.com/mithro) |
| ![Symbiflow](images/logos/symbiflow.png) | ![Twitter icon](images/icons/twitter.png) | [mithro](https://twitter.com/mithro) |
<!--| Verilog | Synthesis | Yosys |-->

|   |   |   |
|---|---|---|
| ![GitHub icon](images/icons/github.png)   | [umarcor](https://github.com/umarcor)        | Unai Martinez-Corral                                            |
| ![Twitter icon](images/icons/twitter.png) | [unaimarcor](https://twitter.com/unaimarcor) | ![GHDL](images/logos/ghdl.png) ![VUnit](images/logos/vunit.png) |
<!--| Verilog | Synthesis | Yosys |-->
</script></section><section data-markdown><script type="text/template">
#### hdl/awesome

|   |   |
|---|---|
| ![HDL awesome](images/screens/hdl-awesome.png) | ![GHDL in HDL awesome](images/screens/hdl-awesome-ghdl.png) |
|   |   |

https://hdl.github.io/awesome
</script></section></section><section  data-markdown><script type="text/template"><!-- ###################################################################### -->
# Questions?
<!-- .slide: data-background="#1F618D" -->
<!-- ###################################################################### -->

|   |   |
|---|---|
| ![GitHub icon](images/icons/github.png) | [rodrigomelo9](https://github.com/rodrigomelo9) |
| ![Twitter icon](images/icons/twitter.png) | [rodrigomelo9ok](https://twitter.com/rodrigomelo9ok) |
| ![LinkedIn icon](images/icons/linkedin.png) | [rodrigoalejandromelo](https://www.linkedin.com/in/rodrigoalejandromelo/) |
|   |   |
</script></section></div>
    </div>

    <script src="./dist/reveal.js"></script>

    <script src="./plugin/markdown/markdown.js"></script>
    <script src="./plugin/highlight/highlight.js"></script>
    <script src="./plugin/zoom/zoom.js"></script>
    <script src="./plugin/notes/notes.js"></script>
    <script src="./plugin/math/math.js"></script>
    <script>
      function extend() {
        var target = {};
        for (var i = 0; i < arguments.length; i++) {
          var source = arguments[i];
          for (var key in source) {
            if (source.hasOwnProperty(key)) {
              target[key] = source[key];
            }
          }
        }
        return target;
      }

      // default options to init reveal.js
      var defaultOptions = {
        controls: true,
        progress: true,
        history: true,
        center: true,
        transition: 'default', // none/fade/slide/convex/concave/zoom
        plugins: [
          RevealMarkdown,
          RevealHighlight,
          RevealZoom,
          RevealNotes,
          RevealMath
        ]
      };

      // options from URL query string
      var queryOptions = Reveal().getQueryHash() || {};

      var options = extend(defaultOptions, {}, queryOptions);
    </script>


    <script>
      Reveal.initialize(options);
    </script>
  </body>
</html>
