{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "galois_field_circuits"}, {"score": 0.004301834610818624, "phrase": "hierarchical_method"}, {"score": 0.004066076430818046, "phrase": "formal_hardware_verification"}, {"score": 0.003916098498242888, "phrase": "galois_field_architecture_circuits"}, {"score": 0.0035648266669315943, "phrase": "functional_decision_diagram"}, {"score": 0.0031845067058084583, "phrase": "proposed_method"}, {"score": 0.0027916287357898544, "phrase": "significant_gains"}, {"score": 0.0021049977753042253, "phrase": "theoretical_claims"}], "paper_keywords": ["composite field", " formal verification", " functional decision diagrams (DDs)", " Galois fields", " hierarchical", " multipliers"], "paper_abstract": "This paper proposes a hierarchical method for the formal hardware verification of Galois field architecture circuits. The reduced ordered functional decision diagram has been explored. The proposed method has been found to lead to significant gains in time and space, depending on the resources that are available. The theoretical claims that were made have been supported by experiments.", "paper_title": "Hierarchical verification of Galois field circuits", "paper_id": "WOS:000258768200017"}