// Seed: 414876272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
  supply1 id_5 = 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    output tri   id_2
    , id_12,
    output wand  id_3,
    input  wire  id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    input  uwire id_7,
    output wor   id_8
    , id_13,
    input  wor   id_9,
    input  tri   id_10
);
  assign id_8 = 1;
  assign id_3 = 1;
  uwire id_14 = id_10;
  module_0(
      id_13, id_13, id_13, id_13
  );
endmodule
