Info: Starting: Create simulation model
Info: ip-generate --project-directory=/share/jinz/Altera/Arria10/XAUI --output-directory=/share/jinz/Altera/Arria10/XAUI/atxpll --file-set=SIM_VERILOG --report-file=html:/share/jinz/Altera/Arria10/XAUI/atxpll/atxpll.html --report-file=sopcinfo:/share/jinz/Altera/Arria10/XAUI/atxpll.sopcinfo --report-file=csv:/share/jinz/Altera/Arria10/XAUI/atxpll/atxpll.csv --report-file=spd:/share/jinz/Altera/Arria10/XAUI/atxpll/atxpll.spd --report-file=cmp:/share/jinz/Altera/Arria10/XAUI/atxpll/atxpll.cmp --report-file=sip:/share/jinz/Altera/Arria10/XAUI/atxpll/atxpll.sip --system-info=DEVICE_FAMILY="Arria 10" --system-info=DEVICE=10AX115R4F40I3SG --system-info=DEVICE_SPEEDGRADE=3 --component-file=/share/jinz/Altera/Arria10/XAUI/atxpll.qsys --generator=extensible --remove-qsys-generate-warning
Progress: Loading XAUI/atxpll.qsys
Progress: Reading input file
Progress: Adding xcvr_atx_pll_a10_0 [altera_xcvr_atx_pll_a10 14.1]
Progress: Parameterizing module xcvr_atx_pll_a10_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: atxpll.xcvr_atx_pll_a10_0: For the selected device(10AX115R4F40I3SG), PLL speed grade is 4.
Info: atxpll.xcvr_atx_pll_a10_0: A valid setting for the specified output frequency (3125.0 MHz) is available in fractional mode.
Info: atxpll: "Transforming system: atxpll"
Info: atxpll: Running transform generation_view_transform
Info: atxpll: Running transform generation_view_transform took 0.002s
Info: xcvr_atx_pll_a10_0: Running transform generation_view_transform
Info: xcvr_atx_pll_a10_0: Running transform generation_view_transform took 0.000s
Info: atxpll: Running transform merlin_avalon_transform
Info: atxpll: Running transform merlin_avalon_transform took 0.150s
Info: atxpll: "Naming system components in system: atxpll"
Info: atxpll: "Processing generation queue"
Info: atxpll: "Generating: atxpll"
Info: atxpll: "Generating: altera_xcvr_atx_pll_a10"
Info: xcvr_atx_pll_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_avmm.sv MENTOR_SPECIFIC
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/a10_avmm_h.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/mentor/a10_avmm_h.sv MENTOR_SPECIFIC
Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/mentor/alt_xcvr_native_avmm_nf.sv MENTOR_SPECIFIC
Info: xcvr_atx_pll_a10_0: add_fileset_file ./altera_xcvr_atx_pll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_atx_pll_a10.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/altera_xcvr_atx_pll_a10.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/altera_xcvr_atx_pll_a10.sv MENTOR_SPECIFIC
Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/a10_xcvr_atx_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/a10_xcvr_atx_pll.sv MENTOR_SPECIFIC
Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/alt_xcvr_pll_embedded_debug.sv MENTOR_SPECIFIC
Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/alt_xcvr_pll_avmm_csr.sv MENTOR_SPECIFIC
Info: atxpll: Done "atxpll" with 2 modules, 22 files
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/share/jinz/Altera/Arria10/XAUI/atxpll/atxpll.spd --output-directory=/share/jinz/Altera/Arria10/XAUI/atxpll/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/share/jinz/Altera/Arria10/XAUI/atxpll/atxpll.spd --output-directory=/share/jinz/Altera/Arria10/XAUI/atxpll/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /share/jinz/Altera/Arria10/XAUI/atxpll/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /share/jinz/Altera/Arria10/XAUI/atxpll/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /share/jinz/Altera/Arria10/XAUI/atxpll/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /share/jinz/Altera/Arria10/XAUI/atxpll/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /share/jinz/Altera/Arria10/XAUI/atxpll/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
