

================================================================
== Synthesis Summary Report of 'cordiccart2pol'
================================================================
+ General Information: 
    * Date:           Fri Oct 21 21:16:41 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        cordic_optimized1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |                   Modules                  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |                   & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ cordiccart2pol                            |     -|  1.55|      104|  1.040e+03|         -|      105|     -|        no|     -|   3 (1%)|  170 (~0%)|  388 (~0%)|    -|
    | + cordiccart2pol_Pipeline_VITIS_LOOP_43_1  |     -|  1.55|       99|    990.000|         -|       99|     -|        no|     -|  2 (~0%)|  131 (~0%)|  236 (~0%)|    -|
    |  o VITIS_LOOP_43_1                         |    II|  7.30|       97|    970.000|         5|        3|    32|       yes|     -|        -|          -|          -|    -|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| r         | ap_none | 16       |
| theta     | ap_none | 16       |
| x         | ap_none | 16       |
| y         | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| x        | in        | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>  |
| y        | in        | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>  |
| r        | out       | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>& |
| theta    | out       | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>& |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| x        | x            | port    |
| y        | y            | port    |
| r        | r            | port    |
| r        | r_ap_vld     | port    |
| theta    | theta        | port    |
| theta    | theta_ap_vld | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                       | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + cordiccart2pol                           | 3   |        |             |     |        |         |
|   x_V_fu_106_p2                            | -   |        | x_V         | sub | fabric | 0       |
|   y_V_fu_112_p2                            | -   |        | y_V         | sub | fabric | 0       |
|   theta                                    | -   |        | add_ln712   | add | fabric | 0       |
|   mul_mul_16s_12ns_28_4_1_U11              | 1   |        | mul_ln1168  | mul | dsp    | 3       |
|  + cordiccart2pol_Pipeline_VITIS_LOOP_43_1 | 2   |        |             |     |        |         |
|    add_ln43_fu_157_p2                      | -   |        | add_ln43    | add | fabric | 0       |
|    sub_ln1171_fu_192_p2                    | -   |        | sub_ln1171  | sub | fabric | 0       |
|    mac_mulsub_14s_16s_28ns_28_4_1_U1       | 1   |        | mul_ln1246  | mul | dsp    | 3       |
|    mac_mulsub_14s_16s_28ns_28_4_1_U1       | 1   |        | ret_V       | sub | dsp    | 3       |
|    mac_muladd_14s_16s_28ns_28_4_1_U2       | 1   |        | mul_ln1245  | mul | dsp    | 3       |
|    mac_muladd_14s_16s_28ns_28_4_1_U2       | 1   |        | ret_V_1     | add | dsp    | 3       |
|    sub_ln712_1_fu_228_p2                   | -   |        | sub_ln712_1 | sub | fabric | 0       |
|    sub_ln712_fu_245_p2                     | -   |        | sub_ln712   | sub | fabric | 0       |
+--------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------------+------+------+--------+-----------+---------+------+---------+
| Name                                       | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+--------------------------------------------+------+------+--------+-----------+---------+------+---------+
| + cordiccart2pol                           | 0    | 0    |        |           |         |      |         |
|  + cordiccart2pol_Pipeline_VITIS_LOOP_43_1 | 0    | 0    |        |           |         |      |         |
|    Kvalues_V_U                             | -    | -    |        | Kvalues_V | rom_1p  | auto | 1       |
|    angles_V_U                              | -    | -    |        | angles_V  | rom_1p  | auto | 1       |
+--------------------------------------------+------+------+--------+-----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
  No pragmas found

