<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="video_effects_0_avalon_slave_translator" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm_0_m0_translator" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/video_ip.v"
   type="VERILOG"
   library="video_effects_0" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_slave_interface.v"
   type="VERILOG"
   library="video_effects_0" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/avalon_st_sink_interface.v"
   type="VERILOG"
   library="video_effects_0" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/avalon_st_source_interface.v"
   type="VERILOG"
   library="video_effects_0" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/video_effects.v"
   type="VERILOG"
   library="video_effects_0" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_source_bfm.sv"
   type="SYSTEM_VERILOG"
   library="st_source_bfm_0" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv"
   type="SYSTEM_VERILOG"
   library="st_sink_bfm_0" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm_0" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="interrupt_sink_0" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="video_ip_sim_qsys_inst_reset_bfm" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="video_ip_sim_qsys_inst_clk_bfm" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v"
   type="VERILOG"
   library="video_ip_sim_qsys_inst" />
 <file
   path="video_ip_sim_dual_sink_qsys/testbench/video_ip_sim_qsys_tb/simulation/video_ip_sim_qsys_tb.v"
   type="VERILOG" />
 <topLevel name="video_ip_sim_qsys_tb" />
 <deviceFamily name="cycloneive" />
</simPackage>
