;redcode
;assert 1
	SPL 0, <92
	CMP -207, <-120
	MOV -1, <-24
	MOV -7, <-20
	DJN -1, @-20
	MOV @-127, 109
	ADD #72, @260
	ADD #72, @440
	ADD #72, @440
	ADD #412, 6
	JMP 0, #0
	JMP 0, #0
	SUB #12, 0
	JMN 9, 700
	DJN <121, 103
	JMP <-127, 100
	SLT #30, 9
	ADD #412, 6
	ADD #412, 6
	SUB 90, 0
	SPL 2, #10
	SLT 120, 68
	JMN 2, #10
	SUB 12, @10
	MOV 2, @10
	JMP 30, 9
	ADD -412, 8
	JMP 30, 9
	JMN 2, #10
	SUB @127, 106
	SUB #412, 6
	SUB @127, 106
	ADD #412, 6
	JMZ @-127, 109
	SUB @127, 106
	JMZ 721, -800
	SUB 0, 0
	SUB 0, 0
	ADD 210, 30
	DJN @412, 6
	ADD 210, 30
	MOV -7, <-20
	SPL 2, #10
	ADD 210, 30
	JMN 9, 700
	DJN -1, @-20
	SUB #12, 0
	SPL 0, <92
	CMP -207, <-120
	MOV -1, <-24
