FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"MAX_COUNT<1>";
2"MAX_COUNT<2>";
3"MAX_COUNT<3>";
4"MAX_COUNT<4>";
5"MAX_COUNT<5>";
6"MAX_COUNT<6>";
7"MAX_COUNT<7>";
8"COUNT";
9"RESTART_COUNT";
10"TC";
11"CHANGE_CLK_P";
12"VEE\G";
13"CLK_BAD_P";
14"CLK_BAD_N";
15"BCKP_CLK_BUFD_P";
16"BCKP_CLK_BUFD_N";
17"FUZZD_CLK_N";
18"GND\G";
19"VCC\G";
20"DEF_CLK_DIVD_P";
21"DEF_CLK_DIVD_N";
22"UN$1$MC10E116$I1$Q0$1";
23"VEE\G";
24"GND\G";
25"GND\G";
26"VCC\G";
27"VEE\G";
28"CLK_RESET_TTL";
29"VTT\G";
30"UN$1$MC10E116$I1$Q0";
31"DEFAULT_CLK";
32"CLK_RESET_ECL";
33"GND\G";
34"UN$1$MC10E116$I1$D0";
35"BCKP_CLK";
36"VEE\G";
37"GND\G";
38"GND\G";
39"DEF_CLK_DIV8_P";
40"DEF_CLK_DIV8_N";
41"DIVD_CLK_TTL";
42"MAX_COUNT<0>";
43"DATA_RDY";
44"VEE\G";
45"CLK_STATE";
46"VCC\G";
47"CHANGE_CLK_N";
48"GND\G";
49"VTT\G";
50"VEE\G";
51"GND\G";
52"VEE\G";
53"GND\G";
54"VCC\G";
55"DEF_CLK_DIV4_N";
56"DEF_CLK_DIV2_P";
57"DEF_CLK_DIV2_N";
58"DEF_CLK_DIV4_P";
59"VEE\G";
60"GND\G";
61"UN$1$HCT123$I29$CEXT1";
62"GND\G";
63"FUZZD_CLK_P";
64"VCC\G";
65"CLK_MISSED";
66"UN$1$LEDL$I33$A";
67"GND\G";
68"GND\G";
69"VCC\G";
70"VCC\G";
71"GND\G";
72"GND\G";
73"UN$1$LEDL$I32$A";
%"MC10E116"
"1","(-1600,3700)","0","ecl","I1";
;
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275"
CDS_LIB"ecl";
"VEE"36;
"GND0"38;
"VBB"34;
"D0"31;
"D1"35;
"D2"0;
"D3"0;
"D4"0;
"D0* \B"34;
"D1* \B"34;
"D2* \B"0;
"D3* \B"0;
"D4* \B"0;
"Q0"30;
"Q1"15;
"Q2"0;
"Q3"0;
"Q4"0;
"Q0* \B"22;
"Q1* \B"16;
"Q2* \B"0;
"Q3* \B"0;
"Q4* \B"0;
"GND1"38;
"GND2"38;
"GND3"38;
"GND4"38;
"GND5"38;
%"SIP_HEADER_2PIN"
"1","(75,3500)","0","misc","I10";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"21;
"1 \B"40;
%"RSMD0805"
"1","(-1950,3325)","1","resistors","I12";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"29;
"B<0>"35;
%"RSMD0805"
"1","(-1900,3325)","1","resistors","I13";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"29;
"B<0>"31;
%"RSMD0805"
"1","(-950,3325)","1","resistors","I14";
;
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"29;
"B<0>"30;
%"RSMD0805"
"1","(-900,3325)","1","resistors","I15";
;
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"29;
"B<0>"22;
%"RSMD0805"
"1","(-275,3300)","1","resistors","I16";
;
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"29;
"B<0>"40;
%"RSMD0805"
"1","(-250,3300)","1","resistors","I17";
;
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"29;
"B<0>"39;
%"RSMD0805"
"1","(-225,3300)","1","resistors","I18";
;
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"29;
"B<0>"55;
%"RSMD0805"
"1","(-200,3300)","1","resistors","I19";
;
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"29;
"B<0>"58;
%"INPORT"
"1","(-2650,3850)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"RSMD0805"
"1","(-175,3300)","1","resistors","I20";
;
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"29;
"B<0>"57;
%"RSMD0805"
"1","(-150,3300)","1","resistors","I21";
;
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"29;
"B<0>"56;
%"RSMD0805"
"1","(200,3350)","1","resistors","I22";
;
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"29;
"B<0>"21;
%"RSMD0805"
"1","(325,3325)","1","resistors","I23";
;
VALUE"50"
$LOCATION"?"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"29;
"B<0>"20;
%"MC10H125"
"1","(1500,3725)","0","ecl","I24";
;
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl";
"VCC"26;
"GND"24;
"VEE"23;
"Q4"0;
"Q3"0;
"Q2"0;
"Q1"41;
"D4* \B"0;
"D3* \B"0;
"D2* \B"0;
"D1* \B"20;
"D4"0;
"D3"0;
"D2"0;
"D1"21;
"VBB"0;
%"RSMD0805"
"1","(875,3325)","1","resistors","I25";
;
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"29;
"B<0>"21;
%"RSMD0805"
"1","(1175,3325)","1","resistors","I26";
;
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"29;
"B<0>"20;
%"CSMD0603"
"1","(1300,4275)","0","capacitors","I27";
;
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"24;
"A<0>"23;
%"CSMD0603"
"1","(1600,4275)","0","capacitors","I28";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%";
"B<0>"26;
"A<0>"24;
%"HCT123"
"1","(2425,3700)","0","misc","I29";
;
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250"
VLOG_PARAM1"pulse_width:integer"
PULSE_WIDTH"10000"
CDS_LIB"misc";
"GND"18;
"VCC"19;
"IN_B2"0;
"IN_B1"41;
"IN_A2* \B"0;
"IN_A1* \B"25;
"REXT/CEXT2"0;
"REXT/CEXT1"68;
"CEXT2"0;
"CEXT1"61;
"Q2* \B"0;
"Q1* \B"17;
"Q2"0;
"Q1"63;
"RD2* \B"0;
"RD1* \B"62;
%"INPORT"
"1","(-2650,3950)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"CSMD0603"
"1","(2475,3250)","0","capacitors","I30";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"18;
"A<0>"19;
%"74HCT273"
"1","(3250,3675)","0","ttl","I31";
;
CDS_LMAN_SYM_OUTLINE"-125,350,125,-250"
CDS_LIB"ttl";
"MR* \B"28;
"GND"71;
"VCC"70;
"CP"17;
"D7"0;
"D6"0;
"D5"0;
"D4"0;
"D3"0;
"D2"0;
"D1"0;
"D0"64;
"Q7"0;
"Q6"0;
"Q5"0;
"Q4"0;
"Q3"0;
"Q2"0;
"Q1"0;
"Q0"65;
%"LED_L"
"1","(2750,4475)","0","misc","I32";
;
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE";
"A\NAC"73;
"B\NAC"72;
%"LED_L"
"1","(3650,4175)","0","misc","I33";
;
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE";
"A\NAC"66;
"B\NAC"67;
%"RSMD0805"
"1","(3650,4000)","1","resistors","I34";
;
$LOCATION"?"
VALUE"100"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"65;
"B<0>"66;
%"RSMD0805"
"1","(2750,4275)","1","resistors","I35";
;
$LOCATION"?"
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"63;
"B<0>"73;
%"CSMD0603"
"1","(3175,4225)","0","capacitors","I36";
;
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%";
"B<0>"71;
"A<0>"70;
%"RSMD0805"
"1","(2125,4525)","0","resistors","I37";
;
$LOCATION"?"
VALUE"2K"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"69;
"B<0>"61;
%"CSMD0805"
"1","(2350,4375)","1","capacitors","I38";
;
VALUE"15PF"
PACKTYPE"0805"
VOLTAGE"25V"
PART_NAME"CSMD0805"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"61;
"A<0>"68;
%"MC10H124"
"1","(1875,2600)","2","ecl","I39";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200";
"COMMON"46;
"GND"60;
"VCC"54;
"VEE"59;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"0;
"A_OUT* \B"14;
"D_OUT"0;
"C_OUT"0;
"B_OUT"0;
"A_OUT"13;
"D_IN"0;
"C_IN"0;
"B_IN"0;
"A_IN"17;
%"SY100EL34L"
"1","(-475,3800)","0","misc","I4";
;
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175"
CDS_LIB"misc";
"Q0"56;
"Q1"58;
"Q2"39;
"Q0* \B"57;
"Q1* \B"55;
"Q2* \B"40;
"VEE"27;
"EN* \B"0;
"CLK* \B"22;
"CLK"30;
"VBB"0;
"MR"0;
"GND0"37;
"GND1"37;
"GND2"37;
%"CSMD0603"
"1","(2125,2150)","0","capacitors","I40";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%";
"B<0>"54;
"A<0>"60;
%"CSMD0603"
"1","(1625,2150)","0","capacitors","I41";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"60;
"A<0>"59;
%"SY100EL05"
"1","(-1650,2600)","2","ttl","I42";
;
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125"
CDS_LIB"ttl";
"Q* \B"0;
"Q"8;
"VEE"12;
"GND"53;
"D_B* \B"16;
"D_B"15;
"D_A* \B"14;
"D_A"13;
%"CSMD0603"
"1","(-1625,2975)","0","capacitors","I43";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"53;
"A<0>"12;
%"RSMD0805"
"1","(1075,3050)","1","resistors","I44";
;
$LOCATION"?"
VALUE"50"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"14;
"B<0>"29;
%"RSMD0805"
"1","(950,3050)","1","resistors","I45";
;
$LOCATION"?"
VALUE"50"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"13;
"B<0>"29;
%"RSMD0805"
"1","(-1200,3350)","1","resistors","I46";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"29;
"B<0>"15;
%"RSMD0805"
"1","(-1300,3350)","1","resistors","I47";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"29;
"B<0>"16;
%"MC10E016"
"1","(-1625,1725)","0","ecl","I48";
;
CDS_LMAN_SYM_OUTLINE"-125,450,125,-325"
CDS_LIB"ecl";
"GND3"33;
"GND2"33;
"GND1"33;
"GND0"33;
"TCLD"0;
"TC* \B"10;
"CLK"8;
"MR"32;
"PE* \B"43;
"CE* \B"9;
"Q7"0;
"Q6"0;
"Q5"0;
"Q4"0;
"Q3"0;
"Q2"0;
"Q1"0;
"Q0"0;
"P7"7;
"P6"6;
"P5"5;
"P4"4;
"P3"3;
"P2"2;
"P1"1;
"P0"42;
"VEE"44;
%"INPORT"
"1","(-2800,2025)","0","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"SIP_HEADER_2PIN"
"1","(75,4000)","0","misc","I5";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"20;
"1 \B"56;
%"INPORT"
"1","(-2800,1975)","0","standard","I50";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-2800,1925)","0","standard","I51";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"2;
%"INPORT"
"1","(-2800,1875)","0","standard","I52";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"INPORT"
"1","(-2800,1825)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"INPORT"
"1","(-2800,1775)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"INPORT"
"1","(-2800,1725)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"INPORT"
"1","(-2800,1675)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"INPORT"
"1","(-2800,1575)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(-2800,1525)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"32;
%"MC10H131"
"1","(-500,1775)","0","ecl","I59";
;
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225"
CDS_LIB"ecl";
"VEE"50;
"CC"0;
"D2"0;
"D1"0;
"CE2* \B"10;
"CE1* \B"8;
"S2"0;
"S1"0;
"R2"0;
"R1"10;
"Q2* \B"47;
"Q1* \B"45;
"Q2"11;
"Q1"0;
"GND2"51;
"GND1"51;
%"SIP_HEADER_2PIN"
"1","(75,3900)","0","misc","I6";
;
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"21;
"1 \B"57;
%"MC10H104"
"1","(-1050,800)","2","ecl","I60";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200";
"VEE"52;
"GND2"48;
"GND1"48;
"Q4* \B"0;
"Q4"0;
"Q3"0;
"Q2"0;
"Q1"9;
"B4"0;
"B3"0;
"B2"0;
"B1"45;
"A4"0;
"A3"0;
"A2"0;
"A1"10;
%"RSMD0805"
"1","(-2700,3025)","1","resistors","I61";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"42;
"B<0>"29;
%"RSMD0805"
"1","(-2675,2975)","1","resistors","I62";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"1;
"B<0>"29;
%"RSMD0805"
"1","(-2650,2950)","1","resistors","I63";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"2;
"B<0>"29;
%"RSMD0805"
"1","(-2625,2925)","1","resistors","I64";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"3;
"B<0>"29;
%"RSMD0805"
"1","(-2600,2900)","1","resistors","I65";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"4;
"B<0>"29;
%"RSMD0805"
"1","(-2575,2875)","1","resistors","I66";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"5;
"B<0>"29;
%"RSMD0805"
"1","(-2550,2850)","1","resistors","I67";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"6;
"B<0>"29;
%"RSMD0805"
"1","(-2525,2825)","1","resistors","I68";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"7;
"B<0>"29;
%"RSMD0805"
"1","(-2400,3000)","1","resistors","I69";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"43;
"B<0>"29;
%"SIP_HEADER_2PIN"
"1","(75,3800)","0","misc","I7";
;
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"20;
"1 \B"58;
%"RSMD0805"
"1","(-2300,3000)","1","resistors","I70";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"32;
"B<0>"29;
%"RSMD0805"
"1","(-2175,2975)","1","resistors","I71";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"8;
"B<0>"29;
%"CSMD0603"
"1","(-1650,2400)","0","capacitors","I72";
;
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%";
"B<0>"33;
"A<0>"44;
%"CSMD0603"
"1","(-475,2325)","0","capacitors","I73";
;
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"50;
"A<0>"51;
%"OUTPORT"
"1","(275,1725)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(250,1650)","0","standard","I75";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"47;
%"CSMD0603"
"1","(-1075,1275)","0","capacitors","I76";
;
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%";
"B<0>"48;
"A<0>"52;
%"RSMD0805"
"1","(-2275,650)","1","resistors","I77";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"49;
"B<0>"9;
%"RSMD0805"
"1","(-825,600)","1","resistors","I78";
;
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$LOCATION"?"
CDS_LIB"resistors";
"A<0>"49;
"B<0>"10;
%"RSMD0805"
"1","(575,650)","1","resistors","I79";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"49;
"B<0>"45;
%"SIP_HEADER_2PIN"
"1","(75,3700)","0","misc","I8";
;
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"21;
"1 \B"55;
%"INPORT"
"1","(2900,3100)","0","standard","I80";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"CSMD0603"
"1","(-1600,4350)","0","capacitors","I81";
;
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%";
"B<0>"38;
"A<0>"36;
%"CSMD0603"
"1","(-475,4350)","0","capacitors","I82";
;
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"27;
"A<0>"37;
%"SIP_HEADER_2PIN"
"1","(75,3600)","0","misc","I9";
;
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"20;
"1 \B"39;
END.
