{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718194767332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718194767334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 14:19:27 2024 " "Processing started: Wed Jun 12 14:19:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718194767334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718194767334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718194767334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718194767508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718194767509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "N64_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file N64_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 N64_controller " "Found entity 1: N64_controller" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718194773876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718194773876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/async_trap_and_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718194773877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718194773877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../PLL.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718194773878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718194773878 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano.v 1 1 " "Using design file DE0_Nano.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718194773922 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718194773922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano " "Elaborating entity \"DE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718194773923 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED DE0_Nano.v(43) " "Output port \"LED\" at DE0_Nano.v(43) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718194773925 "|DE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "DE0_Nano.v" "PLL_inst" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718194773934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "../PLL.v" "altpll_component" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/PLL.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718194773965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "../PLL.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/PLL.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718194773967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 21 " "Parameter \"clk0_multiply_by\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 42 " "Parameter \"clk1_multiply_by\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 21 " "Parameter \"clk2_multiply_by\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718194773967 ""}  } { { "../PLL.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/PLL.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718194773967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/db/PLL_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718194774002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718194774002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718194774003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N64_controller N64_controller:N64_controller_inst " "Elaborating entity \"N64_controller\" for hierarchy \"N64_controller:N64_controller_inst\"" {  } { { "DE0_Nano.v" "N64_controller_inst" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718194774005 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counting_data N64_controller.v(60) " "Verilog HDL or VHDL warning at N64_controller.v(60): object \"counting_data\" assigned a value but never read" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718194774006 "|DE0_Nano|N64_controller:N64_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_buttons N64_controller.v(62) " "Verilog HDL or VHDL warning at N64_controller.v(62): object \"buffer_buttons\" assigned a value but never read" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718194774006 "|DE0_Nano|N64_controller:N64_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counting_data_clk N64_controller.v(67) " "Verilog HDL or VHDL warning at N64_controller.v(67): object \"counting_data_clk\" assigned a value but never read" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718194774006 "|DE0_Nano|N64_controller:N64_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "real_in N64_controller.v(70) " "Verilog HDL or VHDL warning at N64_controller.v(70): object \"real_in\" assigned a value but never read" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718194774006 "|DE0_Nano|N64_controller:N64_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_counter N64_controller.v(71) " "Verilog HDL or VHDL warning at N64_controller.v(71): object \"start_counter\" assigned a value but never read" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718194774006 "|DE0_Nano|N64_controller:N64_controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset N64_controller:N64_controller_inst\|async_trap_and_reset:async_trap_and_reset_inst " "Elaborating entity \"async_trap_and_reset\" for hierarchy \"N64_controller:N64_controller_inst\|async_trap_and_reset:async_trap_and_reset_inst\"" {  } { { "N64_controller.v" "async_trap_and_reset_inst" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718194774007 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync1 async_trap_and_reset.v(10) " "Verilog HDL or VHDL warning at async_trap_and_reset.v(10): object \"sync1\" assigned a value but never read" {  } { { "async_trap_and_reset.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/async_trap_and_reset.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718194774007 "|DE0_Nano|N64_controller:N64_controller_inst|async_trap_and_reset:async_trap_and_reset_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718194774478 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1718194774484 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1718194774484 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718194774549 "|DE0_Nano|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718194774549 "|DE0_Nano|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718194774549 "|DE0_Nano|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718194774549 "|DE0_Nano|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718194774549 "|DE0_Nano|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718194774549 "|DE0_Nano|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718194774549 "|DE0_Nano|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718194774549 "|DE0_Nano|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718194774549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718194774622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718194775180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718194775180 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/PLL_altpll.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/db/PLL_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../PLL.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/PLL.v" 112 0 0 } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 83 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1718194775205 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/PLL_altpll.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/db/PLL_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../PLL.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/PLL.v" 112 0 0 } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 83 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1718194775205 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718194775227 "|DE0_Nano|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718194775227 "|DE0_Nano|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718194775227 "|DE0_Nano|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718194775227 "|DE0_Nano|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718194775227 "|DE0_Nano|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718194775227 "|DE0_Nano|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718194775227 "|DE0_Nano|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[0\] " "No output dependent on input pin \"GPIO_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718194775227 "|DE0_Nano|GPIO_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[1\] " "No output dependent on input pin \"GPIO_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718194775227 "|DE0_Nano|GPIO_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718194775227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718194775228 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718194775228 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1718194775228 ""} { "Info" "ICUT_CUT_TM_LCELLS" "203 " "Implemented 203 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718194775228 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1718194775228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718194775228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1038 " "Peak virtual memory: 1038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718194775236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 14:19:35 2024 " "Processing ended: Wed Jun 12 14:19:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718194775236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718194775236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718194775236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718194775236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1718194776023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718194776025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 14:19:35 2024 " "Processing started: Wed Jun 12 14:19:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718194776025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1718194776025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1718194776025 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1718194776059 ""}
{ "Info" "0" "" "Project  = DE0_Nano" {  } {  } 0 0 "Project  = DE0_Nano" 0 0 "Fitter" 0 0 1718194776059 ""}
{ "Info" "0" "" "Revision = DE0_Nano" {  } {  } 0 0 "Revision = DE0_Nano" 0 0 "Fitter" 0 0 1718194776059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1718194776147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1718194776147 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"DE0_Nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718194776151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718194776194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718194776194 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clock2 " "Compensate clock of PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has been set to clock2" {  } { { "db/PLL_altpll.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/db/PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1718194776244 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 21 5 0 0 " "Implementing clock multiplication of 21, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/db/PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718194776251 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/db/PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1718194776251 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718194776323 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718194776327 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1718194776373 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718194776374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718194776374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718194776374 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1718194776374 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718194776377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718194776377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718194776377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718194776377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718194776377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718194776377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718194776377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718194776377 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1718194776377 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718194776377 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718194776377 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718194776377 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718194776377 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1718194776379 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 61 " "No exact pin location assignment(s) for 51 pins of 61 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1718194776514 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_Nano.SDC " "Synopsys Design Constraints File file not found: 'DE0_Nano.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1718194776941 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1718194776941 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1718194776943 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1718194776945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1718194776945 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1718194776946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718194776974 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/db/PLL_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718194776974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N64_controller:N64_controller_inst\|state\[0\]  " "Automatically promoted node N64_controller:N64_controller_inst\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718194776974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO\[0\]~output " "Destination node GPIO\[0\]~output" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718194776974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector2~0 " "Destination node N64_controller:N64_controller_inst\|Selector2~0" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718194776974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector36~4 " "Destination node N64_controller:N64_controller_inst\|Selector36~4" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718194776974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector5~1 " "Destination node N64_controller:N64_controller_inst\|Selector5~1" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718194776974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector4~0 " "Destination node N64_controller:N64_controller_inst\|Selector4~0" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718194776974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector4~1 " "Destination node N64_controller:N64_controller_inst\|Selector4~1" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718194776974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|counter_delay\[20\]~1 " "Destination node N64_controller:N64_controller_inst\|counter_delay\[20\]~1" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718194776974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|counter_delay\[4\]~4 " "Destination node N64_controller:N64_controller_inst\|counter_delay\[4\]~4" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718194776974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector35~2 " "Destination node N64_controller:N64_controller_inst\|Selector35~2" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718194776974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector35~3 " "Destination node N64_controller:N64_controller_inst\|Selector35~3" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718194776974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1718194776974 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1718194776974 ""}  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718194776974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N64_controller:N64_controller_inst\|data_in  " "Automatically promoted node N64_controller:N64_controller_inst\|data_in " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718194776974 ""}  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718194776974 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718194777313 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718194777313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718194777313 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718194777315 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718194777315 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1718194777316 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1718194777316 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718194777317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718194777332 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1718194777333 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718194777333 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 3.3V 9 8 34 " "Number of I/O pins in group: 51 (unused VREF, 3.3V VCCIO, 9 input, 8 output, 34 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1718194777335 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1718194777335 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1718194777335 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718194777336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718194777336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718194777336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718194777336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718194777336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 22 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718194777336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 13 15 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718194777336 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1718194777336 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1718194777336 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718194777376 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1718194777378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718194777974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718194778042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718194778054 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718194779062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718194779062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718194779529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X25_Y20 X37_Y30 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y20 to location X37_Y30" {  } { { "loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y20 to location X37_Y30"} { { 12 { 0 ""} 25 20 13 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1718194780122 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718194780122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1718194780478 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718194780478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718194780480 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1718194780636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718194780642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718194780930 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718194780930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718194781327 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718194781810 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "45 MAX 10 " "45 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL N2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at N2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M9 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M13 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M13" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL E10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL N3 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL L3 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL L1 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_IN\[0\] 3.3-V LVTTL K7 " "Pin GPIO_IN\[0\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO_IN[0] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_IN\[1\] 3.3-V LVTTL L2 " "Pin GPIO_IN\[1\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO_IN[1] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL A7 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL F9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL M5 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL J2 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL M12 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL B7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL C12 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL B5 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL N9 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL F13 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL M3 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL M11 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at M11" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL B13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL F1 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL G12 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at G12" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL A2 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL F10 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL B11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL H4 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL N5 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL A4 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL M8 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL J5 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL E8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL J8 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at J8" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL N7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at N7" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL H2 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL K11 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at K11" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL N12 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL A6 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL K8 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at K8" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL M4 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL B6 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL C1 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at C1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_rst 3.3 V Schmitt Trigger E6 " "Pin in_rst uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { in_rst } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "in_rst" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk 3.3-V LVTTL H6 " "Pin i_clk uses I/O standard 3.3-V LVTTL at H6" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_clk } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_clk" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718194781937 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1718194781937 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "33 " "Following 33 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718194781938 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1718194781938 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.fit.smsg " "Generated suppressed messages file /home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718194781983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1612 " "Peak virtual memory: 1612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718194782286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 14:19:42 2024 " "Processing ended: Wed Jun 12 14:19:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718194782286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718194782286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718194782286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718194782286 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1718194783023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718194783024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 14:19:42 2024 " "Processing started: Wed Jun 12 14:19:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718194783025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1718194783024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1718194783025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1718194783196 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1718194783726 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1718194783746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718194784042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 14:19:44 2024 " "Processing ended: Wed Jun 12 14:19:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718194784042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718194784042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718194784042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1718194784042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1718194784709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718194784711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 14:19:44 2024 " "Processing started: Wed Jun 12 14:19:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718194784711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1718194784711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_pow --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1718194784711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1718194784881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1718194784883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1718194784883 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_Nano.SDC " "Synopsys Design Constraints File file not found: 'DE0_Nano.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1718194785210 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_clk " "Node: i_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register N64_controller:N64_controller_inst\|counter\[0\] i_clk " "Register N64_controller:N64_controller_inst\|counter\[0\] is being clocked by i_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718194785210 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1718194785210 "|DE0_Nano|i_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "N64_controller:N64_controller_inst\|data_in " "Node: N64_controller:N64_controller_inst\|data_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register N64_controller:N64_controller_inst\|async_trap_and_reset:async_trap_and_reset_inst\|async_trap N64_controller:N64_controller_inst\|data_in " "Register N64_controller:N64_controller_inst\|async_trap_and_reset:async_trap_and_reset_inst\|async_trap is being clocked by N64_controller:N64_controller_inst\|data_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718194785211 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1718194785211 "|DE0_Nano|N64_controller:N64_controller_inst|data_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "N64_controller:N64_controller_inst\|state\[0\] " "Node: N64_controller:N64_controller_inst\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register N64_controller:N64_controller_inst\|counter_polling\[3\] N64_controller:N64_controller_inst\|state\[0\] " "Register N64_controller:N64_controller_inst\|counter_polling\[3\] is being clocked by N64_controller:N64_controller_inst\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718194785211 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1718194785211 "|DE0_Nano|N64_controller:N64_controller_inst|state[0]"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1718194785211 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718194785213 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1718194785213 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1718194785219 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1718194785220 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1718194785223 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1718194785433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1718194785465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1718194785872 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1718194786268 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "271.93 mW " "Total thermal power estimate for the design is 271.93 mW" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/opt/intelFPGA/19.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1718194786296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1262 " "Peak virtual memory: 1262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718194786444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 14:19:46 2024 " "Processing ended: Wed Jun 12 14:19:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718194786444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718194786444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718194786444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1718194786444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1718194787119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718194787121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 14:19:46 2024 " "Processing started: Wed Jun 12 14:19:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718194787121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1718194787121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_Nano -c DE0_Nano " "Command: quartus_sta DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718194787121 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1718194787156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1718194787240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1718194787240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787289 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_Nano.SDC " "Synopsys Design Constraints File file not found: 'DE0_Nano.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1718194787457 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787457 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name i_clk i_clk " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name i_clk i_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1718194787459 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 21 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 21 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1718194787459 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718194787459 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787459 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name N64_controller:N64_controller_inst\|data_in N64_controller:N64_controller_inst\|data_in " "create_clock -period 1.000 -name N64_controller:N64_controller_inst\|data_in N64_controller:N64_controller_inst\|data_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718194787459 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name N64_controller:N64_controller_inst\|state\[0\] N64_controller:N64_controller_inst\|state\[0\] " "create_clock -period 1.000 -name N64_controller:N64_controller_inst\|state\[0\] N64_controller:N64_controller_inst\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718194787459 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718194787459 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1718194787461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718194787461 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1718194787462 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718194787465 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1718194787468 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718194787469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.628 " "Worst-case setup slack is -6.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.628            -132.305 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -6.628            -132.305 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -0.671 N64_controller:N64_controller_inst\|state\[0\]  " "   -0.333              -0.671 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.205 " "Worst-case hold slack is -0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -0.205 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.205              -0.205 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 N64_controller:N64_controller_inst\|state\[0\]  " "    0.363               0.000 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.744 " "Worst-case recovery slack is -5.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.744             -22.976 N64_controller:N64_controller_inst\|state\[0\]  " "   -5.744             -22.976 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.964              -9.853 N64_controller:N64_controller_inst\|data_in  " "   -4.964              -9.853 N64_controller:N64_controller_inst\|data_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.123 " "Worst-case removal slack is 3.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.123               0.000 N64_controller:N64_controller_inst\|data_in  " "    3.123               0.000 N64_controller:N64_controller_inst\|data_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.774               0.000 N64_controller:N64_controller_inst\|state\[0\]  " "    3.774               0.000 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 N64_controller:N64_controller_inst\|state\[0\]  " "   -1.487              -5.948 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 N64_controller:N64_controller_inst\|data_in  " "   -1.487              -2.974 N64_controller:N64_controller_inst\|data_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.631               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.631               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.530               0.000 i_clk  " "   41.530               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787472 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1718194787473 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718194787487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718194787511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718194787930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718194787989 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718194787992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.139 " "Worst-case setup slack is -6.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.139            -121.949 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -6.139            -121.949 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218              -0.433 N64_controller:N64_controller_inst\|state\[0\]  " "   -0.218              -0.433 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.272 " "Worst-case hold slack is -0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272              -0.272 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.272              -0.272 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 N64_controller:N64_controller_inst\|state\[0\]  " "    0.324               0.000 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.582 " "Worst-case recovery slack is -5.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.582             -22.328 N64_controller:N64_controller_inst\|state\[0\]  " "   -5.582             -22.328 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.883              -9.741 N64_controller:N64_controller_inst\|data_in  " "   -4.883              -9.741 N64_controller:N64_controller_inst\|data_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.756 " "Worst-case removal slack is 2.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.756               0.000 N64_controller:N64_controller_inst\|data_in  " "    2.756               0.000 N64_controller:N64_controller_inst\|data_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.344               0.000 N64_controller:N64_controller_inst\|state\[0\]  " "    3.344               0.000 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 N64_controller:N64_controller_inst\|state\[0\]  " "   -1.487              -5.948 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 N64_controller:N64_controller_inst\|data_in  " "   -1.487              -2.974 N64_controller:N64_controller_inst\|data_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.596               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.596               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.384               0.000 i_clk  " "   41.384               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194787996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194787996 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1718194787996 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718194788008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718194788135 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718194788136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.941 " "Worst-case setup slack is -2.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.941             -61.974 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.941             -61.974 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 N64_controller:N64_controller_inst\|state\[0\]  " "    0.444               0.000 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194788137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.112 " "Worst-case hold slack is -0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -0.112 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.112              -0.112 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 N64_controller:N64_controller_inst\|state\[0\]  " "    0.153               0.000 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194788138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.698 " "Worst-case recovery slack is -2.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.698             -10.792 N64_controller:N64_controller_inst\|state\[0\]  " "   -2.698             -10.792 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.215              -4.417 N64_controller:N64_controller_inst\|data_in  " "   -2.215              -4.417 N64_controller:N64_controller_inst\|data_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194788139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.035 " "Worst-case removal slack is 1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 N64_controller:N64_controller_inst\|data_in  " "    1.035               0.000 N64_controller:N64_controller_inst\|data_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.413               0.000 N64_controller:N64_controller_inst\|state\[0\]  " "    1.413               0.000 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194788140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 N64_controller:N64_controller_inst\|state\[0\]  " "   -1.000              -4.000 N64_controller:N64_controller_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 N64_controller:N64_controller_inst\|data_in  " "   -1.000              -2.000 N64_controller:N64_controller_inst\|data_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.673               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.184               0.000 i_clk  " "   41.184               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718194788140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718194788140 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1718194788140 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718194788892 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718194788893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "873 " "Peak virtual memory: 873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718194788914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 14:19:48 2024 " "Processing ended: Wed Jun 12 14:19:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718194788914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718194788914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718194788914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718194788914 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 92 s " "Quartus Prime Full Compilation was successful. 0 errors, 92 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718194789016 ""}
