#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Jan 20 14:35:25 2026
# Process ID         : 19780
# Current directory  : C:/Users/MahmoudHc/Desktop/temp/riky/riky.runs/design_2_ri5cy_axi_wrapper_0_1_synth_1
# Command line       : vivado.exe -log design_2_ri5cy_axi_wrapper_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_ri5cy_axi_wrapper_0_1.tcl
# Log file           : C:/Users/MahmoudHc/Desktop/temp/riky/riky.runs/design_2_ri5cy_axi_wrapper_0_1_synth_1/design_2_ri5cy_axi_wrapper_0_1.vds
# Journal file       : C:/Users/MahmoudHc/Desktop/temp/riky/riky.runs/design_2_ri5cy_axi_wrapper_0_1_synth_1\vivado.jou
# Running On         : DESKTOP-E8CT5SI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) Ultra 5 125U
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 14
# Host memory        : 16605 MB
# Swap memory        : 15569 MB
# Total Virtual      : 32174 MB
# Available Virtual  : 11625 MB
#-----------------------------------------------------------
source design_2_ri5cy_axi_wrapper_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MahmoudHc/Desktop/temp/riky/riky.ip_user_files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MahmoudHc/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MahmoudHc/Desktop/temp/riky/riky.srcs/sources_1/imports/MahmoudHc/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ri5cy_axi_wrapper:1.0'. The one found in IP location 'c:/Users/MahmoudHc/Desktop/temp/riky/riky.ip_user_files' will take precedence over the same IP in location c:/Users/MahmoudHc/Desktop/temp/riky/riky.srcs/sources_1/imports/MahmoudHc/AppData/Roaming/Xilinx/ip_repo
Command: synth_design -top design_2_ri5cy_axi_wrapper_0_1 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22224
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1479.453 ; gain = 540.273
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'OPCODE_SYSTEM' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:37]
WARNING: [Synth 8-11067] parameter 'OPCODE_FENCE' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:38]
WARNING: [Synth 8-11067] parameter 'OPCODE_OP' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:39]
WARNING: [Synth 8-11067] parameter 'OPCODE_OPIMM' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:40]
WARNING: [Synth 8-11067] parameter 'OPCODE_STORE' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:41]
WARNING: [Synth 8-11067] parameter 'OPCODE_LOAD' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:42]
WARNING: [Synth 8-11067] parameter 'OPCODE_BRANCH' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:43]
WARNING: [Synth 8-11067] parameter 'OPCODE_JALR' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:44]
WARNING: [Synth 8-11067] parameter 'OPCODE_JAL' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:45]
WARNING: [Synth 8-11067] parameter 'OPCODE_AUIPC' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:46]
WARNING: [Synth 8-11067] parameter 'OPCODE_LUI' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:47]
WARNING: [Synth 8-11067] parameter 'OPCODE_LOAD_POST' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:54]
WARNING: [Synth 8-11067] parameter 'OPCODE_STORE_POST' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:55]
WARNING: [Synth 8-11067] parameter 'OPCODE_PULP_OP' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:56]
WARNING: [Synth 8-11067] parameter 'OPCODE_VECOP' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:57]
WARNING: [Synth 8-11067] parameter 'OPCODE_HWLOOP' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:58]
WARNING: [Synth 8-11067] parameter 'REGC_S1' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:60]
WARNING: [Synth 8-11067] parameter 'REGC_RD' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:61]
WARNING: [Synth 8-11067] parameter 'REGC_ZERO' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:62]
WARNING: [Synth 8-11067] parameter 'ALU_OP_WIDTH' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:74]
WARNING: [Synth 8-11067] parameter 'ALU_ADD' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:76]
WARNING: [Synth 8-11067] parameter 'ALU_SUB' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:77]
WARNING: [Synth 8-11067] parameter 'ALU_ADDU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:78]
WARNING: [Synth 8-11067] parameter 'ALU_SUBU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:79]
WARNING: [Synth 8-11067] parameter 'ALU_ADDR' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:80]
WARNING: [Synth 8-11067] parameter 'ALU_SUBR' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:81]
WARNING: [Synth 8-11067] parameter 'ALU_ADDUR' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:82]
WARNING: [Synth 8-11067] parameter 'ALU_SUBUR' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:83]
WARNING: [Synth 8-11067] parameter 'ALU_XOR' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:85]
WARNING: [Synth 8-11067] parameter 'ALU_OR' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:86]
WARNING: [Synth 8-11067] parameter 'ALU_AND' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:87]
WARNING: [Synth 8-11067] parameter 'ALU_SRA' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:90]
WARNING: [Synth 8-11067] parameter 'ALU_SRL' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:91]
WARNING: [Synth 8-11067] parameter 'ALU_ROR' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:92]
WARNING: [Synth 8-11067] parameter 'ALU_SLL' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:93]
WARNING: [Synth 8-11067] parameter 'ALU_BEXT' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:96]
WARNING: [Synth 8-11067] parameter 'ALU_BEXTU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:97]
WARNING: [Synth 8-11067] parameter 'ALU_BINS' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:98]
WARNING: [Synth 8-11067] parameter 'ALU_BCLR' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:99]
WARNING: [Synth 8-11067] parameter 'ALU_BSET' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:100]
WARNING: [Synth 8-11067] parameter 'ALU_FF1' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:103]
WARNING: [Synth 8-11067] parameter 'ALU_FL1' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:104]
WARNING: [Synth 8-11067] parameter 'ALU_CNT' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:105]
WARNING: [Synth 8-11067] parameter 'ALU_CLB' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:106]
WARNING: [Synth 8-11067] parameter 'ALU_EXTS' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:109]
WARNING: [Synth 8-11067] parameter 'ALU_EXT' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:110]
WARNING: [Synth 8-11067] parameter 'ALU_LTS' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:113]
WARNING: [Synth 8-11067] parameter 'ALU_LTU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:114]
WARNING: [Synth 8-11067] parameter 'ALU_LES' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:115]
WARNING: [Synth 8-11067] parameter 'ALU_LEU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:116]
WARNING: [Synth 8-11067] parameter 'ALU_GTS' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:117]
WARNING: [Synth 8-11067] parameter 'ALU_GTU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:118]
WARNING: [Synth 8-11067] parameter 'ALU_GES' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:119]
WARNING: [Synth 8-11067] parameter 'ALU_GEU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:120]
WARNING: [Synth 8-11067] parameter 'ALU_EQ' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:121]
WARNING: [Synth 8-11067] parameter 'ALU_NE' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:122]
WARNING: [Synth 8-11067] parameter 'ALU_SLTS' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:125]
WARNING: [Synth 8-11067] parameter 'ALU_SLTU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:126]
WARNING: [Synth 8-11067] parameter 'ALU_SLETS' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:127]
WARNING: [Synth 8-11067] parameter 'ALU_SLETU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:128]
WARNING: [Synth 8-11067] parameter 'ALU_ABS' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:131]
WARNING: [Synth 8-11067] parameter 'ALU_CLIP' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:132]
WARNING: [Synth 8-11067] parameter 'ALU_CLIPU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:133]
WARNING: [Synth 8-11067] parameter 'ALU_INS' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:136]
WARNING: [Synth 8-11067] parameter 'ALU_MIN' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:139]
WARNING: [Synth 8-11067] parameter 'ALU_MINU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:140]
WARNING: [Synth 8-11067] parameter 'ALU_MAX' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:141]
WARNING: [Synth 8-11067] parameter 'ALU_MAXU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:142]
WARNING: [Synth 8-11067] parameter 'ALU_DIVU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:145]
WARNING: [Synth 8-11067] parameter 'ALU_DIV' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:146]
WARNING: [Synth 8-11067] parameter 'ALU_REMU' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:147]
WARNING: [Synth 8-11067] parameter 'ALU_REM' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:148]
WARNING: [Synth 8-11067] parameter 'ALU_SHUF' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:150]
WARNING: [Synth 8-11067] parameter 'ALU_SHUF2' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:151]
WARNING: [Synth 8-11067] parameter 'ALU_PCKLO' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:152]
WARNING: [Synth 8-11067] parameter 'ALU_PCKHI' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:153]
WARNING: [Synth 8-11067] parameter 'MUL_MAC32' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:156]
WARNING: [Synth 8-11067] parameter 'MUL_MSU32' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:157]
WARNING: [Synth 8-11067] parameter 'MUL_I' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:158]
WARNING: [Synth 8-11067] parameter 'MUL_IR' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:159]
WARNING: [Synth 8-11067] parameter 'MUL_DOT8' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:160]
WARNING: [Synth 8-11067] parameter 'MUL_DOT16' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:161]
WARNING: [Synth 8-11067] parameter 'MUL_H' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:162]
WARNING: [Synth 8-11067] parameter 'VEC_MODE32' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:165]
WARNING: [Synth 8-11067] parameter 'VEC_MODE16' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:166]
WARNING: [Synth 8-11067] parameter 'VEC_MODE8' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:167]
WARNING: [Synth 8-11067] parameter 'CSR_OP_NONE' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:180]
WARNING: [Synth 8-11067] parameter 'CSR_OP_WRITE' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:181]
WARNING: [Synth 8-11067] parameter 'CSR_OP_SET' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:182]
WARNING: [Synth 8-11067] parameter 'CSR_OP_CLEAR' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:183]
WARNING: [Synth 8-11067] parameter 'SP_DVR0' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:187]
WARNING: [Synth 8-11067] parameter 'SP_DCR0' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:188]
WARNING: [Synth 8-11067] parameter 'SP_DMR1' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:189]
WARNING: [Synth 8-11067] parameter 'SP_DMR2' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:190]
WARNING: [Synth 8-11067] parameter 'SP_DVR_MSB' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:192]
WARNING: [Synth 8-11067] parameter 'SP_DCR_MSB' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:193]
WARNING: [Synth 8-11067] parameter 'SP_DMR_MSB' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:194]
WARNING: [Synth 8-11067] parameter 'SP_DSR_MSB' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:195]
WARNING: [Synth 8-11067] parameter 'SEL_REGFILE' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:208]
WARNING: [Synth 8-11067] parameter 'SEL_FW_EX' declared inside package 'riscv_defines' shall be treated as localparam [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_defines.sv:209]
INFO: [Common 17-14] Message 'Synth 8-11067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'design_2_ri5cy_axi_wrapper_0_1' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ip/design_2_ri5cy_axi_wrapper_0_1/synth/design_2_ri5cy_axi_wrapper_0_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'ri5cy_axi_wrapper' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/ri5cy_axi_wrapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ri5cy_fpga_top' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/ri5cy_fpga_top.sv:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_core' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_core.sv:31]
INFO: [Synth 8-6157] synthesizing module 'cluster_clock_gating' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/cluster_clock_gating.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cluster_clock_gating' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/cluster_clock_gating.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_if_stage' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/if_stage.sv:31]
INFO: [Synth 8-6157] synthesizing module 'riscv_prefetch_buffer' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/prefetch_buffer.sv:268]
INFO: [Synth 8-6157] synthesizing module 'riscv_fetch_fifo' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/prefetch_buffer.sv:26]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/prefetch_buffer.sv:261]
INFO: [Synth 8-6155] done synthesizing module 'riscv_fetch_fifo' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/prefetch_buffer.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/prefetch_buffer.sv:363]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/prefetch_buffer.sv:363]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/prefetch_buffer.sv:433]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/prefetch_buffer.sv:433]
INFO: [Synth 8-6155] done synthesizing module 'riscv_prefetch_buffer' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/prefetch_buffer.sv:268]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/if_stage.sv:383]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/if_stage.sv:388]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/if_stage.sv:124]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/if_stage.sv:124]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/if_stage.sv:140]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/if_stage.sv:238]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/if_stage.sv:238]
INFO: [Synth 8-6157] synthesizing module 'riscv_hwloop_controller' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/hwloop_controller.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'riscv_hwloop_controller' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/hwloop_controller.sv:25]
INFO: [Synth 8-6157] synthesizing module 'riscv_compressed_decoder' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/compressed_decoder.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/compressed_decoder.sv:48]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/compressed_decoder.sv:51]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/compressed_decoder.sv:76]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/compressed_decoder.sv:76]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/compressed_decoder.sv:110]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/compressed_decoder.sv:126]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/compressed_decoder.sv:174]
INFO: [Synth 8-6155] done synthesizing module 'riscv_compressed_decoder' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/compressed_decoder.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'riscv_if_stage' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/if_stage.sv:31]
INFO: [Synth 8-6157] synthesizing module 'riscv_id_stage' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:37]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:1198]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:1202]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:399]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:498]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:523]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:534]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:534]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:566]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:665]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:665]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:673]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:673]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:687]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:687]
INFO: [Synth 8-6157] synthesizing module 'riscv_register_file' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'riscv_register_file' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:27]
INFO: [Synth 8-6157] synthesizing module 'riscv_decoder' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:29]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:186]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:238]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:238]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:303]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:338]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:355]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:410]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:410]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:448]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:479]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:615]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:711]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:838]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:885]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:908]
INFO: [Synth 8-6155] done synthesizing module 'riscv_decoder' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/decoder.sv:29]
INFO: [Synth 8-6157] synthesizing module 'riscv_controller' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/controller.sv:29]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/controller.sv:593]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/controller.sv:188]
INFO: [Synth 8-6155] done synthesizing module 'riscv_controller' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/controller.sv:29]
INFO: [Synth 8-6157] synthesizing module 'riscv_exc_controller' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/exc_controller.sv:27]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/exc_controller.sv:169]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/exc_controller.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'riscv_exc_controller' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/exc_controller.sv:27]
INFO: [Synth 8-6157] synthesizing module 'riscv_hwloop_regs' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/hwloop_regs.sv:25]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/hwloop_regs.sv:132]
INFO: [Synth 8-6155] done synthesizing module 'riscv_hwloop_regs' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/hwloop_regs.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'riscv_id_stage' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/id_stage.sv:37]
INFO: [Synth 8-6157] synthesizing module 'riscv_ex_stage' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/ex_stage.sv:32]
INFO: [Synth 8-6157] synthesizing module 'riscv_alu' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:28]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:133]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:147]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:334]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:406]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:481]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:514]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:533]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:536]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:536]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:572]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:575]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:596]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:617]
INFO: [Synth 8-6157] synthesizing module 'alu_popcnt' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:1005]
INFO: [Synth 8-6155] done synthesizing module 'alu_popcnt' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:1005]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:718]
INFO: [Synth 8-6157] synthesizing module 'alu_ff' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:929]
INFO: [Synth 8-6155] done synthesizing module 'alu_ff' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:929]
INFO: [Synth 8-6157] synthesizing module 'riscv_alu_div' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu_div.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'riscv_alu_div' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu_div.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:867]
INFO: [Synth 8-6155] done synthesizing module 'riscv_alu' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/alu.sv:28]
INFO: [Synth 8-6157] synthesizing module 'riscv_mult' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/mult.sv:28]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/mult.sv:291]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/mult.sv:297]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/mult.sv:303]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/mult.sv:127]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/mult.sv:270]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mult' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/mult.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'riscv_ex_stage' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/ex_stage.sv:32]
INFO: [Synth 8-6157] synthesizing module 'riscv_load_store_unit' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/load_store_unit.sv:27]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/load_store_unit.sv:476]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/load_store_unit.sv:480]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/load_store_unit.sv:484]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/load_store_unit.sv:487]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/load_store_unit.sv:345]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/load_store_unit.sv:447]
INFO: [Synth 8-6155] done synthesizing module 'riscv_load_store_unit' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/load_store_unit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'riscv_cs_registers' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/cs_registers.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/cs_registers.sv:149]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/cs_registers.sv:188]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/cs_registers.sv:241]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/cs_registers.sv:241]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/cs_registers.sv:336]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/cs_registers.sv:380]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/cs_registers.sv:419]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/cs_registers.sv:428]
INFO: [Synth 8-6155] done synthesizing module 'riscv_cs_registers' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/cs_registers.sv:34]
INFO: [Synth 8-6157] synthesizing module 'riscv_debug_unit' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:25]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:526]
WARNING: [Synth 8-2898] ignoring concurrent assertion [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:534]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:161]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:165]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:199]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:232]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:273]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:303]
INFO: [Synth 8-226] default block is never used [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:303]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:321]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:353]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:421]
INFO: [Synth 8-6155] done synthesizing module 'riscv_debug_unit' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/debug_unit.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/riscv_core.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ri5cy_fpga_top' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/ri5cy_fpga_top.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ri5cy_to_axi_bridge' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/ri5cy_to_axi_bridge.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ri5cy_to_axi_bridge' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/ri5cy_to_axi_bridge.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ri5cy_axi_wrapper' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/ri5cy_axi_wrapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'design_2_ri5cy_axi_wrapper_0_1' (0#1) [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ip/design_2_ri5cy_axi_wrapper_0_1/synth/design_2_ri5cy_axi_wrapper_0_1.sv:53]
WARNING: [Synth 8-6014] Unused sequential element addr_Q_reg[2] was removed.  [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/prefetch_buffer.sv:234]
WARNING: [Synth 8-6014] Unused sequential element addr_Q_reg[3] was removed.  [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/prefetch_buffer.sv:234]
WARNING: [Synth 8-90] always_latch on 'mem_reg[0]' did not result in a latch [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-6014] Unused sequential element we_reg_reg was removed.  [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/ri5cy_to_axi_bridge.sv:70]
WARNING: [Synth 8-6014] Unused sequential element req_pending_reg was removed.  [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/ri5cy_to_axi_bridge.sv:71]
INFO: [Synth 8-7129] Port ext_counters_i[-1] in module riscv_cs_registers is either unconnected or has no load
INFO: [Synth 8-7129] Port ext_counters_i[0] in module riscv_cs_registers is either unconnected or has no load
INFO: [Synth 8-7129] Port eret_insn_i in module riscv_exc_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port rega_used_i in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regb_used_i in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regc_used_i in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[31] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[30] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[29] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[28] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[27] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[26] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[25] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[24] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[23] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[22] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[21] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[20] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[19] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[18] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[17] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[16] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[15] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[14] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[13] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[12] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[11] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[10] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[9] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[8] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[7] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[6] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[5] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[4] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[3] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[2] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[1] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[0] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_waddr_ex_i[4] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_waddr_ex_i[3] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_waddr_ex_i[2] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_waddr_ex_i[1] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_waddr_ex_i[0] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_waddr_wb_i[4] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_waddr_wb_i[3] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_waddr_wb_i[2] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_waddr_wb_i[1] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_waddr_wb_i[0] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_alu_waddr_fw_i[4] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_alu_waddr_fw_i[3] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_alu_waddr_fw_i[2] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_alu_waddr_fw_i[1] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regfile_alu_waddr_fw_i[0] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port if_valid_i in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port wb_valid_i in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port if_ready_i in module riscv_id_stage is either unconnected or has no load
INFO: [Synth 8-7129] Port boot_addr_i[7] in module riscv_if_stage is either unconnected or has no load
INFO: [Synth 8-7129] Port boot_addr_i[6] in module riscv_if_stage is either unconnected or has no load
INFO: [Synth 8-7129] Port boot_addr_i[5] in module riscv_if_stage is either unconnected or has no load
INFO: [Synth 8-7129] Port boot_addr_i[4] in module riscv_if_stage is either unconnected or has no load
INFO: [Synth 8-7129] Port boot_addr_i[3] in module riscv_if_stage is either unconnected or has no load
INFO: [Synth 8-7129] Port boot_addr_i[2] in module riscv_if_stage is either unconnected or has no load
INFO: [Synth 8-7129] Port boot_addr_i[1] in module riscv_if_stage is either unconnected or has no load
INFO: [Synth 8-7129] Port boot_addr_i[0] in module riscv_if_stage is either unconnected or has no load
INFO: [Synth 8-7129] Port dbg_jump_req_i in module riscv_if_stage is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1653.844 ; gain = 714.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1653.844 ; gain = 714.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1653.844 ; gain = 714.664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1653.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ip/design_2_ri5cy_axi_wrapper_0_1/src/constrs.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ip/design_2_ri5cy_axi_wrapper_0_1/src/constrs.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ip/design_2_ri5cy_axi_wrapper_0_1/src/constrs.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ip/design_2_ri5cy_axi_wrapper_0_1/src/constrs.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ip/design_2_ri5cy_axi_wrapper_0_1/src/constrs.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ip/design_2_ri5cy_axi_wrapper_0_1/src/constrs.xdc] for cell 'inst'
Parsing XDC File [C:/Users/MahmoudHc/Desktop/temp/riky/riky.runs/design_2_ri5cy_axi_wrapper_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/MahmoudHc/Desktop/temp/riky/riky.runs/design_2_ri5cy_axi_wrapper_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1749.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1749.453 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1749.453 ; gain = 810.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1749.453 ; gain = 810.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1749.453 ; gain = 810.273
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'riscv_prefetch_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'hwlp_CS_reg' in module 'riscv_prefetch_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_cs_reg' in module 'riscv_controller'
INFO: [Synth 8-802] inferred FSM for state register 'State_SP_reg' in module 'riscv_alu_div'
INFO: [Synth 8-802] inferred FSM for state register 'mulh_CS_reg' in module 'riscv_mult'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'riscv_load_store_unit'
INFO: [Synth 8-802] inferred FSM for state register 'stall_cs_reg' in module 'riscv_debug_unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ri5cy_to_axi_bridge'
WARNING: [Synth 8-327] inferring latch for variable 'clk_en_reg' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/cluster_clock_gating.sv:20]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               HWLP_NONE |                               00 |                               00
                 HWLP_IN |                               01 |                               01
           HWLP_FETCHING |                               10 |                               10
               HWLP_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hwlp_CS_reg' using encoding 'sequential' in module 'riscv_prefetch_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                WAIT_GNT |                               01 |                               01
             WAIT_RVALID |                               10 |                               10
            WAIT_ABORTED |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'riscv_prefetch_buffer'
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[1]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[2]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[3]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[4]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[5]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[6]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[7]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[8]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[9]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[10]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[11]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[12]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[13]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[14]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[15]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[16]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[17]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[18]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[19]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[20]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[21]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[22]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[23]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[24]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[25]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[26]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[27]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[28]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[29]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[30]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[31]' [c:/Users/MahmoudHc/Desktop/temp/riky/riky.gen/sources_1/bd/design_2/ipshared/f579/src/register_file.sv:85]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                             0000 |                             0000
                BOOT_SET |                             0001 |                             0001
              DBG_SIGNAL |                             0010 |                             0111
                DBG_WAIT |                             0011 |                             1001
                  DECODE |                             0100 |                             0100
                FLUSH_EX |                             0101 |                             0101
                FLUSH_WB |                             0110 |                             0110
                   SLEEP |                             0111 |                             0010
        DBG_SIGNAL_SLEEP |                             1000 |                             1000
          DBG_WAIT_SLEEP |                             1001 |                             1011
             FIRST_FETCH |                             1010 |                             0011
         DBG_WAIT_BRANCH |                             1011 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_cs_reg' using encoding 'sequential' in module 'riscv_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                  DIVIDE |                              010 |                               01
                  FINISH |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_SP_reg' using encoding 'one-hot' in module 'riscv_alu_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   STEP0 |                              001 |                              001
                   STEP1 |                              010 |                              010
                   STEP2 |                              011 |                              011
                  FINISH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mulh_CS_reg' using encoding 'sequential' in module 'riscv_mult'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
    WAIT_RVALID_EX_STALL |                               01 |                               10
           IDLE_EX_STALL |                               10 |                               11
             WAIT_RVALID |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'riscv_load_store_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RUNNING |                              001 |                               00
                HALT_REQ |                              010 |                               01
                    HALT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stall_cs_reg' using encoding 'one-hot' in module 'riscv_debug_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
              WRITE_ADDR |                           000010 |                              001
              WRITE_DATA |                           000100 |                              010
              WRITE_RESP |                           001000 |                              011
               READ_ADDR |                           010000 |                              100
               READ_DATA |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ri5cy_to_axi_bridge'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1749.453 ; gain = 810.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   36 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 16    
	   3 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 37    
	               31 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 35    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   36 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 144   
	   4 Input   32 Bit        Muxes := 26    
	   3 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 8     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 36    
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 17    
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 11    
	   4 Input    5 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 27    
	   4 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 2     
	  40 Input    4 Bit        Muxes := 1     
	  29 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 22    
	   6 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 67    
	   7 Input    2 Bit        Muxes := 3     
	  12 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 7     
	  40 Input    2 Bit        Muxes := 3     
	   8 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 124   
	   4 Input    1 Bit        Muxes := 28    
	   3 Input    1 Bit        Muxes := 11    
	   6 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 6     
	  40 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult_i/short_mac1, operation Mode is: A*B.
DSP Report: operator mult_i/short_mac1 is absorbed into DSP mult_i/short_mac1.
DSP Report: Generating DSP mult_i/short_mac, operation Mode is: PCIN+A:B+C.
DSP Report: operator mult_i/short_mac is absorbed into DSP mult_i/short_mac.
DSP Report: Generating DSP mult_i/int_result0, operation Mode is: A*B.
DSP Report: operator mult_i/int_result0 is absorbed into DSP mult_i/int_result0.
DSP Report: operator mult_i/int_result0 is absorbed into DSP mult_i/int_result0.
DSP Report: Generating DSP mult_i/int_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_i/int_result0 is absorbed into DSP mult_i/int_result0.
DSP Report: operator mult_i/int_result0 is absorbed into DSP mult_i/int_result0.
DSP Report: Generating DSP mult_i/int_result0, operation Mode is: A*B.
DSP Report: operator mult_i/int_result0 is absorbed into DSP mult_i/int_result0.
DSP Report: operator mult_i/int_result0 is absorbed into DSP mult_i/int_result0.
DSP Report: Generating DSP mult_i/int_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_i/int_result0 is absorbed into DSP mult_i/int_result0.
DSP Report: operator mult_i/int_result0 is absorbed into DSP mult_i/int_result0.
DSP Report: Generating DSP mult_i/dot_short_mul[1], operation Mode is: A*B.
DSP Report: operator mult_i/dot_short_mul[1] is absorbed into DSP mult_i/dot_short_mul[1].
DSP Report: Generating DSP mult_i/dot_short_result, operation Mode is: C+A*B.
DSP Report: operator mult_i/dot_short_result is absorbed into DSP mult_i/dot_short_result.
DSP Report: operator mult_i/dot_short_mul[0] is absorbed into DSP mult_i/dot_short_result.
INFO: [Synth 8-7129] Port ext_counters_i[-1] in module riscv_cs_registers is either unconnected or has no load
INFO: [Synth 8-7129] Port ext_counters_i[0] in module riscv_cs_registers is either unconnected or has no load
INFO: [Synth 8-7129] Port eret_insn_i in module riscv_exc_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port rega_used_i in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regb_used_i in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port regc_used_i in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[31] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[30] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[29] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[28] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[27] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[26] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[25] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[24] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[23] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[22] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[21] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[20] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[19] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[18] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[17] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[16] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[15] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[14] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[13] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[12] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[11] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[10] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[9] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[8] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[7] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[6] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[5] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[4] in module riscv_controller is either unconnected or has no load
INFO: [Synth 8-7129] Port instr_rdata_i[3] in module riscv_controller is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (core_clock_gate_i/clk_en_reg) is unused and will be removed from module riscv_core.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_stall_cs_reg[2]) is unused and will be removed from module riscv_debug_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_stall_cs_reg[1]) is unused and will be removed from module riscv_debug_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_stall_cs_reg[0]) is unused and will be removed from module riscv_debug_unit.
WARNING: [Synth 8-3332] Sequential element (instr_bridge/FSM_onehot_state_reg[1]) is unused and will be removed from module ri5cy_axi_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:03:01 . Memory (MB): peak = 2167.715 ; gain = 1228.535
---------------------------------------------------------------------------------
 Sort Area is  mult_i/int_result0_6 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is  mult_i/int_result0_6 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is  mult_i/int_result0_9 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is  mult_i/int_result0_9 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is  mult_i/short_mac1_0 : 0 0 : 2264 2525 : Used 1 time 0
 Sort Area is  mult_i/short_mac1_0 : 0 1 : 261 2525 : Used 1 time 0
 Sort Area is  mult_i/dot_short_result_4 : 0 0 : 2359 2359 : Used 1 time 0
 Sort Area is  mult_i/dot_short_mul[1]_3 : 0 0 : 2264 2264 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+----------------+---------------+----------------+
|Module Name   | RTL Object     | Depth x Width | Implemented As | 
+--------------+----------------+---------------+----------------+
|riscv_decoder | alu_operator_o | 256x6         | LUT            | 
|riscv_decoder | alu_operator_o | 64x6          | LUT            | 
|riscv_decoder | alu_operator_o | 256x6         | LUT            | 
|riscv_decoder | alu_operator_o | 64x6          | LUT            | 
+--------------+----------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|riscv_mult     | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_ex_stage | PCIN+A:B+C     | 14     | 18     | 33     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|riscv_ex_stage | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_ex_stage | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_ex_stage | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_ex_stage | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult     | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult     | C+A*B          | 17     | 17     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:01 ; elapsed = 00:03:09 . Memory (MB): peak = 2167.715 ; gain = 1228.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 2167.715 ; gain = 1228.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:18 ; elapsed = 00:03:26 . Memory (MB): peak = 2179.785 ; gain = 1240.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:23 ; elapsed = 00:03:31 . Memory (MB): peak = 2230.336 ; gain = 1291.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:23 ; elapsed = 00:03:31 . Memory (MB): peak = 2230.336 ; gain = 1291.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:23 ; elapsed = 00:03:32 . Memory (MB): peak = 2230.336 ; gain = 1291.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:23 ; elapsed = 00:03:32 . Memory (MB): peak = 2230.336 ; gain = 1291.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:23 ; elapsed = 00:03:32 . Memory (MB): peak = 2230.336 ; gain = 1291.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:24 ; elapsed = 00:03:32 . Memory (MB): peak = 2230.336 ; gain = 1291.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|riscv_mult     | A*B          | 30     | 18     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_ex_stage | PCIN+A:B+C   | 13     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_ex_stage | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_ex_stage | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_ex_stage | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult     | A*B          | 30     | 18     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult     | C+A*B        | 30     | 18     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   234|
|2     |DSP48E1 |     7|
|5     |LUT1    |    72|
|6     |LUT2    |   738|
|7     |LUT3    |  1616|
|8     |LUT4    |   694|
|9     |LUT5    |  1186|
|10    |LUT6    |  3291|
|11    |MUXF7   |   475|
|12    |MUXF8   |    78|
|13    |FDCE    |  1343|
|14    |FDPE    |     8|
|15    |LD      |  1024|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:24 ; elapsed = 00:03:32 . Memory (MB): peak = 2230.336 ; gain = 1291.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:09 ; elapsed = 00:03:28 . Memory (MB): peak = 2230.336 ; gain = 1195.547
Synthesis Optimization Complete : Time (s): cpu = 00:03:24 ; elapsed = 00:03:32 . Memory (MB): peak = 2230.336 ; gain = 1291.156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2244.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1818 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2248.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  LD => LDCE: 1023 instances
  LD => LDCE (inverted pins: G): 1 instance 

Synth Design complete | Checksum: 8b5508f9
INFO: [Common 17-83] Releasing license: Synthesis
273 Infos, 161 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2248.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MahmoudHc/Desktop/temp/riky/riky.runs/design_2_ri5cy_axi_wrapper_0_1_synth_1/design_2_ri5cy_axi_wrapper_0_1.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 54 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2248.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MahmoudHc/Desktop/temp/riky/riky.runs/design_2_ri5cy_axi_wrapper_0_1_synth_1/design_2_ri5cy_axi_wrapper_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_2_ri5cy_axi_wrapper_0_1_utilization_synth.rpt -pb design_2_ri5cy_axi_wrapper_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 14:40:16 2026...
