/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.9
Hash     : f0b240f
Date     : Dec 12 2023
Type     : Engineering
Log Time   : Tue Dec 12 10:12:30 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 6
# Timing Graph Levels: 12

#Path 1
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[18].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.000     2.230
| (OPIN:313832 side: (TOP,) (52,2,0)0))                                                        0.000     2.230
| (CHANX:2074594 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.349
| (IPIN:314024 side: (TOP,) (53,2,0)0))                                                        0.101     2.449
| (intra 'clb' routing)                                                                        0.085     2.534
out[18].in[0] (.names at (53,2))                                                               0.000     2.534
| (primitive '.names' combinational delay)                                                     0.197     2.731
out[18].out[0] (.names at (53,2))                                                              0.000     2.731
| (intra 'clb' routing)                                                                        0.000     2.731
| (OPIN:313980 side: (TOP,) (53,2,0)0))                                                        0.000     2.731
| (CHANX:2074477 L4 length:4 (53,2,0)-> (50,2,0))                                              0.119     2.850
| (CHANY:2746145 L1 length:1 (50,2,0)-> (50,2,0))                                              0.061     2.911
| (CHANX:2067746 L1 length:1 (51,1,0)-> (51,1,0))                                              0.061     2.972
| (CHANY:2750433 L1 length:1 (51,1,0)-> (51,1,0))                                              0.061     3.033
| (CHANX:2061058 L1 length:1 (52,0,0)-> (52,0,0))                                              0.061     3.094
| (CHANY:2755014 L4 length:3 (52,1,0)-> (52,3,0))                                              0.119     3.213
| (CHANX:2067882 L1 length:1 (53,1,0)-> (53,1,0))                                              0.061     3.274
| (IPIN:151387 side: (TOP,) (53,1,0)0))                                                        0.101     3.375
| (intra 'io' routing)                                                                         0.733     4.107
out:out[18].outpad[0] (.output at (53,1))                                                      0.000     4.107
data arrival time                                                                                        4.107

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -4.107
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -4.107


#Path 2
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[21].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.000     2.230
| (OPIN:313832 side: (TOP,) (52,2,0)0))                                                        0.000     2.230
| (CHANX:2074594 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.349
| (IPIN:314024 side: (TOP,) (53,2,0)0))                                                        0.101     2.449
| (intra 'clb' routing)                                                                        0.085     2.534
out[21].in[0] (.names at (53,2))                                                               0.000     2.534
| (primitive '.names' combinational delay)                                                     0.197     2.731
out[21].out[0] (.names at (53,2))                                                              0.000     2.731
| (intra 'clb' routing)                                                                        0.000     2.731
| (OPIN:313995 side: (RIGHT,) (53,2,0)0))                                                      0.000     2.731
| (CHANY:2759471 L4 length:2 (53,2,0)-> (53,1,0))                                              0.119     2.850
| (CHANX:2067950 L1 length:1 (54,1,0)-> (54,1,0))                                              0.061     2.911
| (CHANY:2763962 L4 length:4 (54,2,0)-> (54,5,0))                                              0.119     3.030
| (CHANX:2088203 L1 length:1 (54,4,0)-> (54,4,0))                                              0.061     3.091
| (CHANY:2759379 L4 length:4 (53,4,0)-> (53,1,0))                                              0.119     3.210
| (CHANX:2067883 L1 length:1 (53,1,0)-> (53,1,0))                                              0.061     3.271
| (IPIN:151371 side: (TOP,) (53,1,0)0))                                                        0.101     3.372
| (intra 'io' routing)                                                                         0.733     4.104
out:out[21].outpad[0] (.output at (53,1))                                                      0.000     4.104
data arrival time                                                                                        4.104

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -4.104
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -4.104


#Path 3
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[24].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.000     2.230
| (OPIN:313832 side: (TOP,) (52,2,0)0))                                                        0.000     2.230
| (CHANX:2074594 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.349
| (IPIN:314024 side: (TOP,) (53,2,0)0))                                                        0.101     2.449
| (intra 'clb' routing)                                                                        0.085     2.534
out[24].in[0] (.names at (53,2))                                                               0.000     2.534
| (primitive '.names' combinational delay)                                                     0.197     2.731
out[24].out[0] (.names at (53,2))                                                              0.000     2.731
| (intra 'clb' routing)                                                                        0.000     2.731
| (OPIN:313986 side: (TOP,) (53,2,0)0))                                                        0.000     2.731
| (CHANX:2074632 L1 length:1 (53,2,0)-> (53,2,0))                                              0.061     2.792
| (CHANY:2759495 L1 length:1 (53,2,0)-> (53,2,0))                                              0.061     2.853
| (CHANX:2067944 L1 length:1 (54,1,0)-> (54,1,0))                                              0.061     2.914
| (CHANY:2763783 L1 length:1 (54,1,0)-> (54,1,0))                                              0.061     2.975
| (CHANX:2061027 L4 length:4 (54,0,0)-> (51,0,0))                                              0.119     3.094
| (CHANY:2759358 L4 length:3 (53,1,0)-> (53,3,0))                                              0.119     3.213
| (IPIN:151405 side: (RIGHT,) (53,1,0)0))                                                      0.101     3.314
| (intra 'io' routing)                                                                         0.733     4.046
out:out[24].outpad[0] (.output at (53,1))                                                      0.000     4.046
data arrival time                                                                                        4.046

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -4.046
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -4.046


#Path 4
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[22].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.000     2.230
| (OPIN:313832 side: (TOP,) (52,2,0)0))                                                        0.000     2.230
| (CHANX:2074594 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.349
| (IPIN:314024 side: (TOP,) (53,2,0)0))                                                        0.101     2.449
| (intra 'clb' routing)                                                                        0.085     2.534
out[22].in[0] (.names at (53,2))                                                               0.000     2.534
| (primitive '.names' combinational delay)                                                     0.197     2.731
out[22].out[0] (.names at (53,2))                                                              0.000     2.731
| (intra 'clb' routing)                                                                        0.000     2.731
| (OPIN:313994 side: (RIGHT,) (53,2,0)0))                                                      0.000     2.731
| (CHANY:2759489 L1 length:1 (53,2,0)-> (53,2,0))                                              0.061     2.792
| (CHANX:2067938 L1 length:1 (54,1,0)-> (54,1,0))                                              0.061     2.853
| (CHANY:2763777 L1 length:1 (54,1,0)-> (54,1,0))                                              0.061     2.914
| (CHANX:2061033 L4 length:4 (54,0,0)-> (51,0,0))                                              0.119     3.033
| (CHANY:2759376 L4 length:2 (53,1,0)-> (53,2,0))                                              0.119     3.152
| (IPIN:151406 side: (RIGHT,) (53,1,0)0))                                                      0.101     3.253
| (intra 'io' routing)                                                                         0.733     3.985
out:out[22].outpad[0] (.output at (53,1))                                                      0.000     3.985
data arrival time                                                                                        3.985

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.985
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.985


#Path 5
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[20].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.000     2.230
| (OPIN:313832 side: (TOP,) (52,2,0)0))                                                        0.000     2.230
| (CHANX:2074594 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.349
| (IPIN:314024 side: (TOP,) (53,2,0)0))                                                        0.101     2.449
| (intra 'clb' routing)                                                                        0.085     2.534
out[20].in[0] (.names at (53,2))                                                               0.000     2.534
| (primitive '.names' combinational delay)                                                     0.197     2.731
out[20].out[0] (.names at (53,2))                                                              0.000     2.731
| (intra 'clb' routing)                                                                        0.000     2.731
| (OPIN:313982 side: (TOP,) (53,2,0)0))                                                        0.000     2.731
| (CHANX:2074625 L1 length:1 (53,2,0)-> (53,2,0))                                              0.061     2.792
| (CHANY:2754967 L4 length:2 (52,2,0)-> (52,1,0))                                              0.119     2.911
| (CHANX:2061075 L1 length:1 (52,0,0)-> (52,0,0))                                              0.061     2.972
| (CHANY:2750448 L1 length:1 (51,1,0)-> (51,1,0))                                              0.061     3.033
| (CHANX:2067828 L4 length:4 (52,1,0)-> (55,1,0))                                              0.119     3.152
| (IPIN:151377 side: (TOP,) (53,1,0)0))                                                        0.101     3.253
| (intra 'io' routing)                                                                         0.733     3.985
out:out[20].outpad[0] (.output at (53,1))                                                      0.000     3.985
data arrival time                                                                                        3.985

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.985
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.985


#Path 6
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[16].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.000     2.230
| (OPIN:313832 side: (TOP,) (52,2,0)0))                                                        0.000     2.230
| (CHANX:2074594 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.349
| (IPIN:314024 side: (TOP,) (53,2,0)0))                                                        0.101     2.449
| (intra 'clb' routing)                                                                        0.085     2.534
out[16].in[0] (.names at (53,2))                                                               0.000     2.534
| (primitive '.names' combinational delay)                                                     0.136     2.670
out[16].out[0] (.names at (53,2))                                                              0.000     2.670
| (intra 'clb' routing)                                                                        0.000     2.670
| (OPIN:313976 side: (TOP,) (53,2,0)0))                                                        0.000     2.670
| (CHANX:2074660 L4 length:4 (53,2,0)-> (56,2,0))                                              0.119     2.789
| (CHANY:2772751 L4 length:2 (56,2,0)-> (56,1,0))                                              0.119     2.908
| (CHANX:2061147 L4 length:4 (56,0,0)-> (53,0,0))                                              0.119     3.027
| (CHANY:2759338 L1 length:1 (53,1,0)-> (53,1,0))                                              0.061     3.088
| (CHANX:2067885 L1 length:1 (53,1,0)-> (53,1,0))                                              0.061     3.149
| (IPIN:151388 side: (TOP,) (53,1,0)0))                                                        0.101     3.249
| (intra 'io' routing)                                                                         0.733     3.982
out:out[16].outpad[0] (.output at (53,1))                                                      0.000     3.982
data arrival time                                                                                        3.982

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.982
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.982


#Path 7
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[19].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.000     2.230
| (OPIN:313832 side: (TOP,) (52,2,0)0))                                                        0.000     2.230
| (CHANX:2074594 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.349
| (IPIN:314024 side: (TOP,) (53,2,0)0))                                                        0.101     2.449
| (intra 'clb' routing)                                                                        0.085     2.534
out[19].in[0] (.names at (53,2))                                                               0.000     2.534
| (primitive '.names' combinational delay)                                                     0.197     2.731
out[19].out[0] (.names at (53,2))                                                              0.000     2.731
| (intra 'clb' routing)                                                                        0.000     2.731
| (OPIN:313983 side: (TOP,) (53,2,0)0))                                                        0.000     2.731
| (CHANX:2074674 L4 length:4 (53,2,0)-> (56,2,0))                                              0.119     2.850
| (CHANY:2768403 L1 length:1 (55,2,0)-> (55,2,0))                                              0.061     2.911
| (CHANX:2067831 L4 length:4 (55,1,0)-> (52,1,0))                                              0.119     3.030
| (CHANY:2759325 L1 length:1 (53,1,0)-> (53,1,0))                                              0.061     3.091
| (IPIN:151396 side: (RIGHT,) (53,1,0)0))                                                      0.101     3.192
| (intra 'io' routing)                                                                         0.733     3.924
out:out[19].outpad[0] (.output at (53,1))                                                      0.000     3.924
data arrival time                                                                                        3.924

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.924
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.924


#Path 8
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[17].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.000     2.230
| (OPIN:313832 side: (TOP,) (52,2,0)0))                                                        0.000     2.230
| (CHANX:2074594 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.349
| (IPIN:314024 side: (TOP,) (53,2,0)0))                                                        0.101     2.449
| (intra 'clb' routing)                                                                        0.085     2.534
out[17].in[0] (.names at (53,2))                                                               0.000     2.534
| (primitive '.names' combinational delay)                                                     0.197     2.731
out[17].out[0] (.names at (53,2))                                                              0.000     2.731
| (intra 'clb' routing)                                                                        0.000     2.731
| (OPIN:313979 side: (TOP,) (53,2,0)0))                                                        0.000     2.731
| (CHANX:2074619 L1 length:1 (53,2,0)-> (53,2,0))                                              0.061     2.792
| (CHANY:2754991 L4 length:2 (52,2,0)-> (52,1,0))                                              0.119     2.911
| (CHANX:2067862 L1 length:1 (53,1,0)-> (53,1,0))                                              0.061     2.972
| (CHANY:2759317 L1 length:1 (53,1,0)-> (53,1,0))                                              0.061     3.033
| (IPIN:151408 side: (RIGHT,) (53,1,0)0))                                                      0.101     3.134
| (intra 'io' routing)                                                                         0.733     3.867
out:out[17].outpad[0] (.output at (53,1))                                                      0.000     3.867
data arrival time                                                                                        3.867

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.867
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.867


#Path 9
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[23].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.000     2.230
| (OPIN:313832 side: (TOP,) (52,2,0)0))                                                        0.000     2.230
| (CHANX:2074594 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.349
| (IPIN:314024 side: (TOP,) (53,2,0)0))                                                        0.101     2.449
| (intra 'clb' routing)                                                                        0.085     2.534
out[23].in[0] (.names at (53,2))                                                               0.000     2.534
| (primitive '.names' combinational delay)                                                     0.197     2.731
out[23].out[0] (.names at (53,2))                                                              0.000     2.731
| (intra 'clb' routing)                                                                        0.000     2.731
| (OPIN:313985 side: (TOP,) (53,2,0)0))                                                        0.000     2.731
| (CHANX:2074646 L4 length:4 (53,2,0)-> (56,2,0))                                              0.119     2.850
| (CHANY:2763933 L1 length:1 (54,2,0)-> (54,2,0))                                              0.061     2.911
| (CHANX:2067789 L4 length:4 (54,1,0)-> (51,1,0))                                              0.119     3.030
| (IPIN:151369 side: (TOP,) (53,1,0)0))                                                        0.101     3.131
| (intra 'io' routing)                                                                         0.733     3.864
out:out[23].outpad[0] (.output at (53,1))                                                      0.000     3.864
data arrival time                                                                                        3.864

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.864
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.864


#Path 10
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[26].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.085     2.315
out[26].in[0] (.names at (52,2))                                                               0.000     2.315
| (primitive '.names' combinational delay)                                                     0.197     2.512
out[26].out[0] (.names at (52,2))                                                              0.000     2.512
| (intra 'clb' routing)                                                                        0.000     2.512
| (OPIN:313847 side: (RIGHT,) (52,2,0)0))                                                      0.000     2.512
| (CHANY:2754983 L4 length:2 (52,2,0)-> (52,1,0))                                              0.119     2.631
| (CHANX:2067920 L4 length:4 (53,1,0)-> (56,1,0))                                              0.119     2.749
| (CHANY:2768237 L1 length:1 (55,1,0)-> (55,1,0))                                              0.061     2.810
| (CHANX:2061085 L4 length:4 (55,0,0)-> (52,0,0))                                              0.119     2.929
| (CHANY:2754896 L1 length:1 (52,1,0)-> (52,1,0))                                              0.061     2.990
| (IPIN:148526 side: (RIGHT,) (52,1,0)0))                                                      0.101     3.091
| (intra 'io' routing)                                                                         0.733     3.824
out:out[26].outpad[0] (.output at (52,1))                                                      0.000     3.824
data arrival time                                                                                        3.824

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.824
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.824


#Path 11
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[25].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.000     2.230
| (OPIN:313832 side: (TOP,) (52,2,0)0))                                                        0.000     2.230
| (CHANX:2074594 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.349
| (IPIN:314024 side: (TOP,) (53,2,0)0))                                                        0.101     2.449
| (intra 'clb' routing)                                                                        0.085     2.534
out[25].in[0] (.names at (53,2))                                                               0.000     2.534
| (primitive '.names' combinational delay)                                                     0.136     2.670
out[25].out[0] (.names at (53,2))                                                              0.000     2.670
| (intra 'clb' routing)                                                                        0.000     2.670
| (OPIN:313977 side: (TOP,) (53,2,0)0))                                                        0.000     2.670
| (CHANX:2074615 L1 length:1 (53,2,0)-> (53,2,0))                                              0.061     2.731
| (CHANY:2755007 L4 length:2 (52,2,0)-> (52,1,0))                                              0.119     2.850
| (CHANX:2067874 L1 length:1 (53,1,0)-> (53,1,0))                                              0.061     2.911
| (IPIN:151367 side: (TOP,) (53,1,0)0))                                                        0.101     3.011
| (intra 'io' routing)                                                                         0.733     3.744
out:out[25].outpad[0] (.output at (53,1))                                                      0.000     3.744
data arrival time                                                                                        3.744

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.744
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.744


#Path 12
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[27].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.085     2.315
out[27].in[0] (.names at (52,2))                                                               0.000     2.315
| (primitive '.names' combinational delay)                                                     0.197     2.512
out[27].out[0] (.names at (52,2))                                                              0.000     2.512
| (intra 'clb' routing)                                                                        0.000     2.512
| (OPIN:313846 side: (RIGHT,) (52,2,0)0))                                                      0.000     2.512
| (CHANY:2755078 L4 length:4 (52,2,0)-> (52,5,0))                                              0.119     2.631
| (CHANX:2074411 L4 length:4 (52,2,0)-> (49,2,0))                                              0.119     2.749
| (CHANY:2750583 L1 length:1 (51,2,0)-> (51,2,0))                                              0.061     2.810
| (CHANX:2067800 L1 length:1 (52,1,0)-> (52,1,0))                                              0.061     2.871
| (IPIN:148482 side: (TOP,) (52,1,0)0))                                                        0.101     2.972
| (intra 'io' routing)                                                                         0.733     3.705
out:out[27].outpad[0] (.output at (52,1))                                                      0.000     3.705
data arrival time                                                                                        3.705

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.705
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.705


#Path 13
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[29].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.085     2.315
out[29].in[0] (.names at (52,2))                                                               0.000     2.315
| (primitive '.names' combinational delay)                                                     0.197     2.512
out[29].out[0] (.names at (52,2))                                                              0.000     2.512
| (intra 'clb' routing)                                                                        0.000     2.512
| (OPIN:313835 side: (TOP,) (52,2,0)0))                                                        0.000     2.512
| (CHANX:2074584 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.631
| (CHANY:2759491 L1 length:1 (53,2,0)-> (53,2,0))                                              0.061     2.692
| (CHANX:2067719 L4 length:4 (53,1,0)-> (50,1,0))                                              0.119     2.810
| (IPIN:148477 side: (TOP,) (52,1,0)0))                                                        0.101     2.911
| (intra 'io' routing)                                                                         0.733     3.644
out:out[29].outpad[0] (.output at (52,1))                                                      0.000     3.644
data arrival time                                                                                        3.644

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.644
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.644


#Path 14
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[28].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.085     2.315
out[28].in[0] (.names at (52,2))                                                               0.000     2.315
| (primitive '.names' combinational delay)                                                     0.197     2.512
out[28].out[0] (.names at (52,2))                                                              0.000     2.512
| (intra 'clb' routing)                                                                        0.000     2.512
| (OPIN:313834 side: (TOP,) (52,2,0)0))                                                        0.000     2.512
| (CHANX:2074582 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.631
| (CHANY:2763935 L1 length:1 (54,2,0)-> (54,2,0))                                              0.061     2.692
| (CHANX:2067787 L4 length:4 (54,1,0)-> (51,1,0))                                              0.119     2.810
| (IPIN:148486 side: (TOP,) (52,1,0)0))                                                        0.101     2.911
| (intra 'io' routing)                                                                         0.733     3.644
out:out[28].outpad[0] (.output at (52,1))                                                      0.000     3.644
data arrival time                                                                                        3.644

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.644
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.644


#Path 15
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[30].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.085     2.315
out[30].in[0] (.names at (52,2))                                                               0.000     2.315
| (primitive '.names' combinational delay)                                                     0.197     2.512
out[30].out[0] (.names at (52,2))                                                              0.000     2.512
| (intra 'clb' routing)                                                                        0.000     2.512
| (OPIN:313831 side: (TOP,) (52,2,0)0))                                                        0.000     2.512
| (CHANX:2074592 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.631
| (CHANY:2754919 L4 length:2 (52,2,0)-> (52,1,0))                                              0.119     2.749
| (IPIN:148513 side: (RIGHT,) (52,1,0)0))                                                      0.101     2.850
| (intra 'io' routing)                                                                         0.733     3.583
out:out[30].outpad[0] (.output at (52,1))                                                     -0.000     3.583
data arrival time                                                                                        3.583

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.583
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.583


#Path 16
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out:out[31].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.000     2.230
| (OPIN:313832 side: (TOP,) (52,2,0)0))                                                        0.000     2.230
| (CHANX:2074610 L4 length:4 (52,2,0)-> (55,2,0))                                              0.119     2.349
| (CHANY:2755055 L1 length:1 (52,2,0)-> (52,2,0))                                              0.061     2.410
| (CHANX:2067888 L1 length:1 (53,1,0)-> (53,1,0))                                              0.061     2.470
| (CHANY:2759343 L1 length:1 (53,1,0)-> (53,1,0))                                              0.061     2.531
| (CHANX:2060955 L4 length:4 (53,0,0)-> (50,0,0))                                              0.119     2.650
| (CHANY:2754886 L1 length:1 (52,1,0)-> (52,1,0))                                              0.061     2.711
| (IPIN:148521 side: (RIGHT,) (52,1,0)0))                                                      0.101     2.812
| (intra 'io' routing)                                                                         0.733     3.545
out:out[31].outpad[0] (.output at (52,1))                                                      0.000     3.545
data arrival time                                                                                        3.545

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -3.545
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.545


#Path 17
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[10].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.085     1.437
out[10].in[1] (.names at (52,2))                                                              0.000     1.437
| (primitive '.names' combinational delay)                                                    0.218     1.655
out[10].out[0] (.names at (52,2))                                                             0.000     1.655
| (intra 'clb' routing)                                                                       0.000     1.655
| (OPIN:313828 side: (TOP,) (52,2,0)0))                                                       0.000     1.655
| (CHANX:2074602 L4 length:4 (52,2,0)-> (55,2,0))                                             0.119     1.774
| (CHANY:2768327 L4 length:2 (55,2,0)-> (55,1,0))                                             0.119     1.893
| (CHANX:2067857 L4 length:4 (55,1,0)-> (52,1,0))                                             0.119     2.012
| (CHANY:2750421 L1 length:1 (51,1,0)-> (51,1,0))                                             0.061     2.072
| (CHANX:2061046 L1 length:1 (52,0,0)-> (52,0,0))                                             0.061     2.133
| (CHANY:2755026 L4 length:1 (52,1,0)-> (52,1,0))                                             0.119     2.252
| (IPIN:148519 side: (RIGHT,) (52,1,0)0))                                                     0.101     2.353
| (intra 'io' routing)                                                                        0.733     3.086
out:out[10].outpad[0] (.output at (52,1))                                                    -0.000     3.086
data arrival time                                                                                       3.086

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -3.086
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.086


#Path 18
Startpoint: out[15].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[13].outpad[0] (.output at (51,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
out[15].C[0] (dffre at (52,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
out[15].Q[0] (dffre at (52,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:313843 side: (RIGHT,) (52,2,0)0))                        0.000     1.048
| (CHANY:2755072 L4 length:4 (52,2,0)-> (52,5,0))                0.119     1.167
| (CHANX:2074393 L4 length:4 (52,2,0)-> (49,2,0))                0.119     1.286
| (IPIN:313702 side: (TOP,) (51,2,0)0))                          0.101     1.387
| (intra 'clb' routing)                                          0.085     1.472
out[13].in[0] (.names at (51,2))                                 0.000     1.472
| (primitive '.names' combinational delay)                       0.218     1.690
out[13].out[0] (.names at (51,2))                                0.000     1.690
| (intra 'clb' routing)                                          0.000     1.690
| (OPIN:313675 side: (TOP,) (51,2,0)0))                          0.000     1.690
| (CHANX:2074343 L4 length:4 (51,2,0)-> (48,2,0))                0.119     1.809
| (CHANY:2741655 L4 length:2 (49,2,0)-> (49,1,0))                0.119     1.928
| (CHANX:2060920 L1 length:1 (50,0,0)-> (50,0,0))                0.061     1.989
| (CHANY:2746128 L4 length:2 (50,1,0)-> (50,2,0))                0.119     2.108
| (CHANX:2067762 L1 length:1 (51,1,0)-> (51,1,0))                0.061     2.169
| (IPIN:145615 side: (TOP,) (51,1,0)0))                          0.101     2.269
| (intra 'io' routing)                                           0.733     3.002
out:out[13].outpad[0] (.output at (51,1))                       -0.000     3.002
data arrival time                                                          3.002

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.002
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.002


#Path 19
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[3].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.000     1.352
| (OPIN:313826 side: (TOP,) (52,2,0)0))                                                       0.000     1.352
| (CHANX:2074550 L1 length:1 (52,2,0)-> (52,2,0))                                             0.061     1.413
| (CHANY:2755029 L1 length:1 (52,2,0)-> (52,2,0))                                             0.061     1.473
| (IPIN:313880 side: (RIGHT,) (52,2,0)0))                                                     0.101     1.574
| (intra 'clb' routing)                                                                       0.085     1.659
out[3].in[0] (.names at (52,2))                                                              -0.000     1.659
| (primitive '.names' combinational delay)                                                    0.148     1.807
out[3].out[0] (.names at (52,2))                                                              0.000     1.807
| (intra 'clb' routing)                                                                       0.000     1.807
| (OPIN:313840 side: (RIGHT,) (52,2,0)0))                                                     0.000     1.807
| (CHANY:2755066 L4 length:4 (52,2,0)-> (52,5,0))                                             0.119     1.926
| (CHANX:2074630 L1 length:1 (53,2,0)-> (53,2,0))                                             0.061     1.987
| (CHANY:2759493 L1 length:1 (53,2,0)-> (53,2,0))                                             0.061     2.048
| (CHANX:2067717 L4 length:4 (53,1,0)-> (50,1,0))                                             0.119     2.167
| (IPIN:148481 side: (TOP,) (52,1,0)0))                                                       0.101     2.268
| (intra 'io' routing)                                                                        0.733     3.000
out:out[3].outpad[0] (.output at (52,1))                                                      0.000     3.000
data arrival time                                                                                       3.000

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -3.000
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.000


#Path 20
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[8].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.085     1.437
out[10].in[1] (.names at (52,2))                                                              0.000     1.437
| (primitive '.names' combinational delay)                                                    0.218     1.655
out[10].out[0] (.names at (52,2))                                                             0.000     1.655
| (intra 'clb' routing)                                                                       0.085     1.740
out[8].in[0] (.names at (52,2))                                                               0.000     1.740
| (primitive '.names' combinational delay)                                                    0.218     1.958
out[8].out[0] (.names at (52,2))                                                              0.000     1.958
| (intra 'clb' routing)                                                                       0.000     1.958
| (OPIN:313841 side: (RIGHT,) (52,2,0)0))                                                     0.000     1.958
| (CHANY:2754999 L4 length:2 (52,2,0)-> (52,1,0))                                             0.119     2.077
| (CHANX:2067805 L1 length:1 (52,1,0)-> (52,1,0))                                             0.061     2.138
| (IPIN:148500 side: (TOP,) (52,1,0)0))                                                       0.101     2.239
| (intra 'io' routing)                                                                        0.733     2.971
out:out[8].outpad[0] (.output at (52,1))                                                      0.000     2.971
data arrival time                                                                                       2.971

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -2.971
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.971


#Path 21
Startpoint: out[15].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[12].outpad[0] (.output at (51,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
out[15].C[0] (dffre at (52,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
out[15].Q[0] (dffre at (52,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:313843 side: (RIGHT,) (52,2,0)0))                        0.000     1.048
| (CHANY:2755072 L4 length:4 (52,2,0)-> (52,5,0))                0.119     1.167
| (CHANX:2074393 L4 length:4 (52,2,0)-> (49,2,0))                0.119     1.286
| (IPIN:313702 side: (TOP,) (51,2,0)0))                          0.101     1.387
| (intra 'clb' routing)                                          0.085     1.472
out[12].in[0] (.names at (51,2))                                 0.000     1.472
| (primitive '.names' combinational delay)                       0.218     1.690
out[12].out[0] (.names at (51,2))                                0.000     1.690
| (intra 'clb' routing)                                          0.000     1.690
| (OPIN:313678 side: (TOP,) (51,2,0)0))                          0.000     1.690
| (CHANX:2074493 L1 length:1 (51,2,0)-> (51,2,0))                0.061     1.751
| (CHANY:2746087 L4 length:2 (50,2,0)-> (50,1,0))                0.119     1.870
| (CHANX:2060931 L1 length:1 (50,0,0)-> (50,0,0))                0.061     1.931
| (CHANY:2741536 L1 length:1 (49,1,0)-> (49,1,0))                0.061     1.992
| (CHANX:2067716 L4 length:4 (50,1,0)-> (53,1,0))                0.119     2.111
| (IPIN:145617 side: (TOP,) (51,1,0)0))                          0.101     2.211
| (intra 'io' routing)                                           0.733     2.944
out:out[12].outpad[0] (.output at (51,1))                        0.000     2.944
data arrival time                                                          2.944

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.944
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.944


#Path 22
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[1].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.085     1.437
out[1].in[0] (.names at (52,2))                                                               0.000     1.437
| (primitive '.names' combinational delay)                                                    0.218     1.655
out[1].out[0] (.names at (52,2))                                                              0.000     1.655
| (intra 'clb' routing)                                                                       0.000     1.655
| (OPIN:313837 side: (RIGHT,) (52,2,0)0))                                                     0.000     1.655
| (CHANY:2755060 L4 length:4 (52,2,0)-> (52,5,0))                                             0.119     1.774
| (CHANX:2088057 L1 length:1 (52,4,0)-> (52,4,0))                                             0.061     1.835
| (CHANY:2750555 L4 length:4 (51,4,0)-> (51,1,0))                                             0.119     1.954
| (CHANX:2067808 L1 length:1 (52,1,0)-> (52,1,0))                                             0.061     2.015
| (CHANY:2754879 L1 length:1 (52,1,0)-> (52,1,0))                                             0.061     2.075
| (IPIN:148517 side: (RIGHT,) (52,1,0)0))                                                     0.101     2.176
| (intra 'io' routing)                                                                        0.733     2.909
out:out[1].outpad[0] (.output at (52,1))                                                     -0.000     2.909
data arrival time                                                                                       2.909

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -2.909
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.909


#Path 23
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[0].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.085     1.437
out[0].in[0] (.names at (52,2))                                                               0.000     1.437
| (primitive '.names' combinational delay)                                                    0.218     1.655
out[0].out[0] (.names at (52,2))                                                              0.000     1.655
| (intra 'clb' routing)                                                                       0.000     1.655
| (OPIN:313844 side: (RIGHT,) (52,2,0)0))                                                     0.000     1.655
| (CHANY:2755042 L1 length:1 (52,2,0)-> (52,2,0))                                             0.061     1.716
| (CHANX:2074565 L1 length:1 (52,2,0)-> (52,2,0))                                             0.061     1.777
| (CHANY:2750503 L4 length:2 (51,2,0)-> (51,1,0))                                             0.119     1.896
| (CHANX:2061064 L1 length:1 (52,0,0)-> (52,0,0))                                             0.061     1.957
| (CHANY:2755008 L4 length:2 (52,1,0)-> (52,2,0))                                             0.119     2.075
| (IPIN:148518 side: (RIGHT,) (52,1,0)0))                                                     0.101     2.176
| (intra 'io' routing)                                                                        0.733     2.909
out:out[0].outpad[0] (.output at (52,1))                                                      0.000     2.909
data arrival time                                                                                       2.909

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -2.909
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.909


#Path 24
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[2].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.085     1.437
out[2].in[0] (.names at (52,2))                                                               0.000     1.437
| (primitive '.names' combinational delay)                                                    0.218     1.655
out[2].out[0] (.names at (52,2))                                                              0.000     1.655
| (intra 'clb' routing)                                                                       0.000     1.655
| (OPIN:313838 side: (RIGHT,) (52,2,0)0))                                                     0.000     1.655
| (CHANY:2755030 L1 length:1 (52,2,0)-> (52,2,0))                                             0.061     1.716
| (CHANX:2074670 L4 length:4 (53,2,0)-> (56,2,0))                                             0.119     1.835
| (CHANY:2768391 L1 length:1 (55,2,0)-> (55,2,0))                                             0.061     1.896
| (CHANX:2067843 L4 length:4 (55,1,0)-> (52,1,0))                                             0.119     2.015
| (IPIN:148471 side: (TOP,) (52,1,0)0))                                                       0.101     2.115
| (intra 'io' routing)                                                                        0.733     2.848
out:out[2].outpad[0] (.output at (52,1))                                                     -0.000     2.848
data arrival time                                                                                       2.848

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -2.848
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.848


#Path 25
Startpoint: out[15].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[14].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
out[15].C[0] (dffre at (52,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
out[15].Q[0] (dffre at (52,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:313843 side: (RIGHT,) (52,2,0)0))                        0.000     1.048
| (CHANY:2755072 L4 length:4 (52,2,0)-> (52,5,0))                0.119     1.167
| (CHANX:2074648 L4 length:4 (53,2,0)-> (56,2,0))                0.119     1.286
| (IPIN:314003 side: (TOP,) (53,2,0)0))                          0.101     1.387
| (intra 'clb' routing)                                          0.085     1.472
out[14].in[0] (.names at (53,2))                                 0.000     1.472
| (primitive '.names' combinational delay)                       0.148     1.620
out[14].out[0] (.names at (53,2))                                0.000     1.620
| (intra 'clb' routing)                                          0.000     1.620
| (OPIN:313991 side: (RIGHT,) (53,2,0)0))                        0.000     1.620
| (CHANY:2759375 L4 length:2 (53,2,0)-> (53,1,0))                0.119     1.739
| (CHANX:2061115 L1 length:1 (53,0,0)-> (53,0,0))                0.061     1.800
| (CHANY:2754872 L1 length:1 (52,1,0)-> (52,1,0))                0.061     1.861
| (CHANX:2067916 L4 length:4 (53,1,0)-> (56,1,0))                0.119     1.979
| (IPIN:151376 side: (TOP,) (53,1,0)0))                          0.101     2.080
| (intra 'io' routing)                                           0.733     2.813
out:out[14].outpad[0] (.output at (53,1))                        0.000     2.813
data arrival time                                                          2.813

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.813
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.813


#Path 26
Startpoint: out[15].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[11].outpad[0] (.output at (51,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
out[15].C[0] (dffre at (52,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
out[15].Q[0] (dffre at (52,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:313843 side: (RIGHT,) (52,2,0)0))                        0.000     1.048
| (CHANY:2755072 L4 length:4 (52,2,0)-> (52,5,0))                0.119     1.167
| (CHANX:2074393 L4 length:4 (52,2,0)-> (49,2,0))                0.119     1.286
| (IPIN:313702 side: (TOP,) (51,2,0)0))                          0.101     1.387
| (intra 'clb' routing)                                          0.085     1.472
out[11].in[0] (.names at (51,2))                                 0.000     1.472
| (primitive '.names' combinational delay)                       0.218     1.690
out[11].out[0] (.names at (51,2))                                0.000     1.690
| (intra 'clb' routing)                                          0.000     1.690
| (OPIN:313674 side: (TOP,) (51,2,0)0))                          0.000     1.690
| (CHANX:2074325 L4 length:4 (51,2,0)-> (48,2,0))                0.119     1.809
| (CHANY:2746133 L1 length:1 (50,2,0)-> (50,2,0))                0.061     1.870
| (CHANX:2067734 L1 length:1 (51,1,0)-> (51,1,0))                0.061     1.931
| (IPIN:145601 side: (TOP,) (51,1,0)0))                          0.101     2.032
| (intra 'io' routing)                                           0.733     2.764
out:out[11].outpad[0] (.output at (51,1))                        0.000     2.764
data arrival time                                                          2.764

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.764
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.764


#Path 27
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[7].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre at (52,2))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre at (52,2)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                       0.085     1.133
out[7].in[1] (.names at (52,2))                                                               0.000     1.133
| (primitive '.names' combinational delay)                                                    0.218     1.352
out[7].out[0] (.names at (52,2))                                                              0.000     1.352
| (intra 'clb' routing)                                                                       0.000     1.352
| (OPIN:313826 side: (TOP,) (52,2,0)0))                                                       0.000     1.352
| (CHANX:2074391 L4 length:4 (52,2,0)-> (49,2,0))                                             0.119     1.470
| (CHANY:2746204 L1 length:1 (50,3,0)-> (50,3,0))                                             0.061     1.531
| (CHANX:2081288 L4 length:4 (51,3,0)-> (54,3,0))                                             0.119     1.650
| (CHANY:2755025 L4 length:3 (52,3,0)-> (52,1,0))                                             0.119     1.769
| (CHANX:2067825 L1 length:1 (52,1,0)-> (52,1,0))                                             0.061     1.830
| (IPIN:148494 side: (TOP,) (52,1,0)0))                                                       0.101     1.931
| (intra 'io' routing)                                                                        0.733     2.664
out:out[7].outpad[0] (.output at (52,1))                                                      0.000     2.664
data arrival time                                                                                       2.664

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -2.664
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.664


#Path 28
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance20.data_out[22].D[0] (dffre at (54,17) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
input external delay                                                                           0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                        0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                              0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                              0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                              0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                              0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                              0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                             0.119     1.434
| (CHANX:2135410 L1 length:1 (53,11,0)-> (53,11,0))                                            0.061     1.495
| (CHANY:2760150 L4 length:4 (53,12,0)-> (53,15,0))                                            0.119     1.614
| (CHANX:2162478 L1 length:1 (54,15,0)-> (54,15,0))                                            0.061     1.675
| (CHANY:2764858 L4 length:4 (54,16,0)-> (54,19,0))                                            0.119     1.794
| (CHANX:2169223 L1 length:1 (54,16,0)-> (54,16,0))                                            0.061     1.855
| (IPIN:621895 side: (TOP,) (54,16,0)0))                                                       0.101     1.955
| (intra 'clb' routing)                                                                        0.085     2.040
$abc$30802$new_new_n316__.in[5] (.names at (54,16))                                            0.000     2.040
| (primitive '.names' combinational delay)                                                     0.173     2.213
$abc$30802$new_new_n316__.out[0] (.names at (54,16))                                           0.000     2.213
| (intra 'clb' routing)                                                                        0.000     2.213
| (OPIN:621879 side: (RIGHT,) (54,16,0)0))                                                     0.000     2.213
| (CHANY:2764836 L1 length:1 (54,16,0)-> (54,16,0))                                            0.061     2.274
| (IPIN:621922 side: (RIGHT,) (54,16,0)0))                                                     0.101     2.375
| (intra 'clb' routing)                                                                        0.085     2.460
$abc$30802$new_new_n318__.in[0] (.names at (54,16))                                            0.000     2.460
| (primitive '.names' combinational delay)                                                     0.197     2.657
$abc$30802$new_new_n318__.out[0] (.names at (54,16))                                           0.000     2.657
| (intra 'clb' routing)                                                                        0.085     2.742
$abc$30802$new_new_n319__.in[0] (.names at (54,16))                                            0.000     2.742
| (primitive '.names' combinational delay)                                                     0.197     2.939
$abc$30802$new_new_n319__.out[0] (.names at (54,16))                                           0.000     2.939
| (intra 'clb' routing)                                                                        0.000     2.939
| (OPIN:621860 side: (TOP,) (54,16,0)0))                                                       0.000     2.939
| (CHANX:2169238 L4 length:4 (54,16,0)-> (57,16,0))                                            0.119     3.058
| (CHANY:2764890 L1 length:1 (54,17,0)-> (54,17,0))                                            0.061     3.119
| (CHANX:2175965 L1 length:1 (54,17,0)-> (54,17,0))                                            0.061     3.179
| (IPIN:645684 side: (TOP,) (54,17,0)0))                                                       0.101     3.280
| (intra 'clb' routing)                                                                        0.085     3.365
$abc$22564$li183_li183.in[0] (.names at (54,17))                                               0.000     3.365
| (primitive '.names' combinational delay)                                                     0.136     3.501
$abc$22564$li183_li183.out[0] (.names at (54,17))                                              0.000     3.501
| (intra 'clb' routing)                                                                        0.000     3.501
design1_5_5_inst.encoder_instance20.data_out[22].D[0] (dffre at (54,17))                       0.000     3.501
data arrival time                                                                                        3.501

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance20.data_out[22].C[0] (dffre at (54,17))                       0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.032     0.863
data required time                                                                                       0.863
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.863
data arrival time                                                                                       -3.501
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -2.638


#Path 29
Startpoint: out[15].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[9].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
out[15].C[0] (dffre at (52,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
out[15].Q[0] (dffre at (52,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:313843 side: (RIGHT,) (52,2,0)0))                        0.000     1.048
| (CHANY:2755072 L4 length:4 (52,2,0)-> (52,5,0))                0.119     1.167
| (CHANX:2074648 L4 length:4 (53,2,0)-> (56,2,0))                0.119     1.286
| (IPIN:314003 side: (TOP,) (53,2,0)0))                          0.101     1.387
| (intra 'clb' routing)                                          0.085     1.472
out[9].in[0] (.names at (53,2))                                  0.000     1.472
| (primitive '.names' combinational delay)                       0.148     1.620
out[9].out[0] (.names at (53,2))                                 0.000     1.620
| (intra 'clb' routing)                                          0.000     1.620
| (OPIN:313992 side: (RIGHT,) (53,2,0)0))                        0.000     1.620
| (CHANY:2759447 L4 length:2 (53,2,0)-> (53,1,0))                0.119     1.739
| (CHANX:2067869 L1 length:1 (53,1,0)-> (53,1,0))                0.061     1.800
| (IPIN:151348 side: (TOP,) (53,1,0)0))                          0.101     1.900
| (intra 'io' routing)                                           0.733     2.633
out:out[9].outpad[0] (.output at (53,1))                         0.000     2.633
data arrival time                                                          2.633

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.633
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.633


#Path 30
Startpoint: d_in1[26].Q[0] (dffre at (51,17) clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance11.data_out[22].D[0] (dffre at (52,19) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
d_in1[26].C[0] (dffre at (51,17))                                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
d_in1[26].Q[0] (dffre at (51,17)) [clock-to-output]                                            0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:645206 side: (RIGHT,) (51,17,0)0))                                                     0.000     1.048
| (CHANY:2751576 L4 length:4 (51,17,0)-> (51,20,0))                                            0.119     1.167
| (CHANX:2175840 L1 length:1 (52,17,0)-> (52,17,0))                                            0.061     1.228
| (CHANY:2756104 L4 length:4 (52,18,0)-> (52,21,0))                                            0.119     1.347
| (IPIN:669168 side: (RIGHT,) (52,18,0)0))                                                     0.101     1.448
| (intra 'clb' routing)                                                                        0.085     1.533
$abc$30802$new_new_n341__.in[4] (.names at (52,18))                                            0.000     1.533
| (primitive '.names' combinational delay)                                                     0.152     1.685
$abc$30802$new_new_n341__.out[0] (.names at (52,18))                                           0.000     1.685
| (intra 'clb' routing)                                                                        0.000     1.685
| (OPIN:669136 side: (RIGHT,) (52,18,0)0))                                                     0.000     1.685
| (CHANY:2756074 L1 length:1 (52,18,0)-> (52,18,0))                                            0.061     1.746
| (IPIN:669179 side: (RIGHT,) (52,18,0)0))                                                     0.101     1.846
| (intra 'clb' routing)                                                                        0.085     1.931
$abc$30802$new_new_n342__.in[2] (.names at (52,18))                                            0.000     1.931
| (primitive '.names' combinational delay)                                                     0.197     2.128
$abc$30802$new_new_n342__.out[0] (.names at (52,18))                                           0.000     2.128
| (intra 'clb' routing)                                                                        0.000     2.128
| (OPIN:669126 side: (RIGHT,) (52,18,0)0))                                                     0.000     2.128
| (CHANY:2756102 L4 length:4 (52,18,0)-> (52,21,0))                                            0.119     2.247
| (CHANX:2182443 L4 length:4 (52,18,0)-> (49,18,0))                                            0.119     2.366
| (CHANY:2751607 L1 length:1 (51,18,0)-> (51,18,0))                                            0.061     2.427
| (IPIN:669018 side: (RIGHT,) (51,18,0)0))                                                     0.101     2.528
| (intra 'clb' routing)                                                                        0.085     2.613
$abc$30802$new_new_n354__.in[3] (.names at (51,18))                                            0.000     2.613
| (primitive '.names' combinational delay)                                                     0.025     2.638
$abc$30802$new_new_n354__.out[0] (.names at (51,18))                                           0.000     2.638
| (intra 'clb' routing)                                                                        0.000     2.638
| (OPIN:668979 side: (RIGHT,) (51,18,0)0))                                                     0.000     2.638
| (CHANY:2751662 L4 length:4 (51,18,0)-> (51,21,0))                                            0.119     2.757
| (CHANX:2189348 L1 length:1 (52,19,0)-> (52,19,0))                                            0.061     2.818
| (CHANY:2756131 L1 length:1 (52,19,0)-> (52,19,0))                                            0.061     2.879
| (IPIN:687921 side: (RIGHT,) (52,19,0)0))                                                     0.101     2.980
| (intra 'clb' routing)                                                                        0.085     3.065
$abc$22564$li174_li174.in[0] (.names at (52,19))                                               0.000     3.065
| (primitive '.names' combinational delay)                                                     0.197     3.262
$abc$22564$li174_li174.out[0] (.names at (52,19))                                              0.000     3.262
| (intra 'clb' routing)                                                                        0.000     3.262
design1_5_5_inst.encoder_instance11.data_out[22].D[0] (dffre at (52,19))                       0.000     3.262
data arrival time                                                                                        3.262

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance11.data_out[22].C[0] (dffre at (52,19))                       0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.032     0.863
data required time                                                                                       0.863
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.863
data arrival time                                                                                       -3.262
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -2.399


#Path 31
Startpoint: d_in1[26].Q[0] (dffre at (51,17) clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance11.data_out[2].D[0] (dffre at (52,19) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
d_in1[26].C[0] (dffre at (51,17))                                                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                 0.154     1.048
d_in1[26].Q[0] (dffre at (51,17)) [clock-to-output]                                           0.000     1.048
| (intra 'clb' routing)                                                                       0.000     1.048
| (OPIN:645206 side: (RIGHT,) (51,17,0)0))                                                    0.000     1.048
| (CHANY:2751576 L4 length:4 (51,17,0)-> (51,20,0))                                           0.119     1.167
| (CHANX:2175840 L1 length:1 (52,17,0)-> (52,17,0))                                           0.061     1.228
| (CHANY:2756104 L4 length:4 (52,18,0)-> (52,21,0))                                           0.119     1.347
| (IPIN:669168 side: (RIGHT,) (52,18,0)0))                                                    0.101     1.448
| (intra 'clb' routing)                                                                       0.085     1.533
$abc$30802$new_new_n341__.in[4] (.names at (52,18))                                           0.000     1.533
| (primitive '.names' combinational delay)                                                    0.152     1.685
$abc$30802$new_new_n341__.out[0] (.names at (52,18))                                          0.000     1.685
| (intra 'clb' routing)                                                                       0.000     1.685
| (OPIN:669136 side: (RIGHT,) (52,18,0)0))                                                    0.000     1.685
| (CHANY:2756074 L1 length:1 (52,18,0)-> (52,18,0))                                           0.061     1.746
| (IPIN:669179 side: (RIGHT,) (52,18,0)0))                                                    0.101     1.846
| (intra 'clb' routing)                                                                       0.085     1.931
$abc$30802$new_new_n342__.in[2] (.names at (52,18))                                           0.000     1.931
| (primitive '.names' combinational delay)                                                    0.197     2.128
$abc$30802$new_new_n342__.out[0] (.names at (52,18))                                          0.000     2.128
| (intra 'clb' routing)                                                                       0.000     2.128
| (OPIN:669126 side: (RIGHT,) (52,18,0)0))                                                    0.000     2.128
| (CHANY:2756102 L4 length:4 (52,18,0)-> (52,21,0))                                           0.119     2.247
| (CHANX:2182443 L4 length:4 (52,18,0)-> (49,18,0))                                           0.119     2.366
| (CHANY:2751607 L1 length:1 (51,18,0)-> (51,18,0))                                           0.061     2.427
| (IPIN:669018 side: (RIGHT,) (51,18,0)0))                                                    0.101     2.528
| (intra 'clb' routing)                                                                       0.085     2.613
$abc$30802$new_new_n354__.in[3] (.names at (51,18))                                           0.000     2.613
| (primitive '.names' combinational delay)                                                    0.025     2.638
$abc$30802$new_new_n354__.out[0] (.names at (51,18))                                          0.000     2.638
| (intra 'clb' routing)                                                                       0.000     2.638
| (OPIN:668979 side: (RIGHT,) (51,18,0)0))                                                    0.000     2.638
| (CHANY:2751662 L4 length:4 (51,18,0)-> (51,21,0))                                           0.119     2.757
| (CHANX:2189348 L1 length:1 (52,19,0)-> (52,19,0))                                           0.061     2.818
| (CHANY:2756131 L1 length:1 (52,19,0)-> (52,19,0))                                           0.061     2.879
| (IPIN:687921 side: (RIGHT,) (52,19,0)0))                                                    0.101     2.980
| (intra 'clb' routing)                                                                       0.085     3.065
$abc$22564$li168_li168.in[0] (.names at (52,19))                                              0.000     3.065
| (primitive '.names' combinational delay)                                                    0.197     3.262
$abc$22564$li168_li168.out[0] (.names at (52,19))                                             0.000     3.262
| (intra 'clb' routing)                                                                       0.000     3.262
design1_5_5_inst.encoder_instance11.data_out[2].D[0] (dffre at (52,19))                       0.000     3.262
data arrival time                                                                                       3.262

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance11.data_out[2].C[0] (dffre at (52,19))                       0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -3.262
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.399


#Path 32
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance20.data_out[2].D[0] (dffre at (54,16) clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input at (52,1))                                                               0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                       0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                             0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                             0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                             0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                             0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                             0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                            0.119     1.434
| (CHANX:2135410 L1 length:1 (53,11,0)-> (53,11,0))                                           0.061     1.495
| (CHANY:2760150 L4 length:4 (53,12,0)-> (53,15,0))                                           0.119     1.614
| (CHANX:2162478 L1 length:1 (54,15,0)-> (54,15,0))                                           0.061     1.675
| (CHANY:2764858 L4 length:4 (54,16,0)-> (54,19,0))                                           0.119     1.794
| (CHANX:2169223 L1 length:1 (54,16,0)-> (54,16,0))                                           0.061     1.855
| (IPIN:621895 side: (TOP,) (54,16,0)0))                                                      0.101     1.955
| (intra 'clb' routing)                                                                       0.085     2.040
$abc$30802$new_new_n316__.in[5] (.names at (54,16))                                           0.000     2.040
| (primitive '.names' combinational delay)                                                    0.173     2.213
$abc$30802$new_new_n316__.out[0] (.names at (54,16))                                          0.000     2.213
| (intra 'clb' routing)                                                                       0.000     2.213
| (OPIN:621879 side: (RIGHT,) (54,16,0)0))                                                    0.000     2.213
| (CHANY:2764836 L1 length:1 (54,16,0)-> (54,16,0))                                           0.061     2.274
| (IPIN:621922 side: (RIGHT,) (54,16,0)0))                                                    0.101     2.375
| (intra 'clb' routing)                                                                       0.085     2.460
$abc$30802$new_new_n318__.in[0] (.names at (54,16))                                           0.000     2.460
| (primitive '.names' combinational delay)                                                    0.197     2.657
$abc$30802$new_new_n318__.out[0] (.names at (54,16))                                          0.000     2.657
| (intra 'clb' routing)                                                                       0.085     2.742
$abc$30802$new_new_n319__.in[0] (.names at (54,16))                                           0.000     2.742
| (primitive '.names' combinational delay)                                                    0.197     2.939
$abc$30802$new_new_n319__.out[0] (.names at (54,16))                                          0.000     2.939
| (intra 'clb' routing)                                                                       0.085     3.024
$abc$22564$li177_li177.in[0] (.names at (54,16))                                              0.000     3.024
| (primitive '.names' combinational delay)                                                    0.218     3.242
$abc$22564$li177_li177.out[0] (.names at (54,16))                                             0.000     3.242
| (intra 'clb' routing)                                                                       0.000     3.242
design1_5_5_inst.encoder_instance20.data_out[2].D[0] (dffre at (54,16))                       0.000     3.242
data arrival time                                                                                       3.242

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
design1_5_5_inst.encoder_instance20.data_out[2].C[0] (dffre at (54,16))                       0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -3.242
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.379


#Path 33
Startpoint: out[15].Q[0] (dffre at (52,2) clocked by clk)
Endpoint  : out:out[15].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
out[15].C[0] (dffre at (52,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
out[15].Q[0] (dffre at (52,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:313843 side: (RIGHT,) (52,2,0)0))                        0.000     1.048
| (CHANY:2755072 L4 length:4 (52,2,0)-> (52,5,0))                0.119     1.167
| (CHANX:2094659 L4 length:4 (52,5,0)-> (49,5,0))                0.119     1.286
| (CHANY:2746177 L4 length:4 (50,5,0)-> (50,2,0))                0.119     1.405
| (CHANX:2067778 L4 length:4 (51,1,0)-> (54,1,0))                0.119     1.524
| (IPIN:148501 side: (TOP,) (52,1,0)0))                          0.101     1.625
| (intra 'io' routing)                                           0.733     2.357
out:out[15].outpad[0] (.output at (52,1))                        0.000     2.357
data arrival time                                                          2.357

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.357
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.357


#Path 34
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance31.data_out[31].D[0] (dffre at (52,13) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
input external delay                                                                           0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                        0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                              0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                              0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                              0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                              0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                              0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                             0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                            0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                            0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                            0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                       0.101     1.775
| (intra 'clb' routing)                                                                        0.085     1.861
$abc$30802$new_new_n289__.in[5] (.names at (52,15))                                            0.000     1.861
| (primitive '.names' combinational delay)                                                     0.090     1.951
$abc$30802$new_new_n289__.out[0] (.names at (52,15))                                           0.000     1.951
| (intra 'clb' routing)                                                                        0.000     1.951
| (OPIN:602813 side: (TOP,) (52,15,0)0))                                                       0.000     1.951
| (CHANX:2162328 L1 length:1 (52,15,0)-> (52,15,0))                                            0.061     2.012
| (CHANY:2755984 L4 length:4 (52,16,0)-> (52,19,0))                                            0.119     2.131
| (IPIN:645407 side: (RIGHT,) (52,17,0)0))                                                     0.101     2.231
| (intra 'clb' routing)                                                                        0.085     2.317
$abc$30802$new_new_n291__.in[3] (.names at (52,17))                                            0.000     2.317
| (primitive '.names' combinational delay)                                                     0.136     2.452
$abc$30802$new_new_n291__.out[0] (.names at (52,17))                                           0.000     2.452
| (intra 'clb' routing)                                                                        0.000     2.452
| (OPIN:645353 side: (RIGHT,) (52,17,0)0))                                                     0.000     2.452
| (CHANY:2755857 L4 length:4 (52,17,0)-> (52,14,0))                                            0.119     2.571
| (CHANX:2155597 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     2.632
| (CHANY:2751193 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     2.751
| (CHANX:2148832 L1 length:1 (52,13,0)-> (52,13,0))                                            0.061     2.812
| (CHANY:2755743 L1 length:1 (52,13,0)-> (52,13,0))                                            0.061     2.873
| (IPIN:555315 side: (RIGHT,) (52,13,0)0))                                                     0.101     2.973
| (intra 'clb' routing)                                                                        0.085     3.059
$abc$22564$li187_li187.in[0] (.names at (52,13))                                               0.000     3.059
| (primitive '.names' combinational delay)                                                     0.148     3.206
$abc$22564$li187_li187.out[0] (.names at (52,13))                                              0.000     3.206
| (intra 'clb' routing)                                                                        0.000     3.206
design1_5_5_inst.encoder_instance31.data_out[31].D[0] (dffre at (52,13))                       0.000     3.206
data arrival time                                                                                        3.206

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre at (52,13))                       0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.032     0.863
data required time                                                                                       0.863
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.863
data arrival time                                                                                       -3.206
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -2.344


#Path 35
Startpoint: d_in3[9].Q[0] (dffre at (52,16) clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance31.data_out[10].D[0] (dffre at (52,14) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
d_in3[9].C[0] (dffre at (52,16))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
d_in3[9].Q[0] (dffre at (52,16)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:621561 side: (TOP,) (52,16,0)0))                                                       0.000     1.048
| (CHANX:2169085 L1 length:1 (52,16,0)-> (52,16,0))                                            0.061     1.109
| (CHANY:2751337 L4 length:4 (51,16,0)-> (51,13,0))                                            0.119     1.228
| (CHANX:2155634 L4 length:4 (52,14,0)-> (55,14,0))                                            0.119     1.347
| (IPIN:579072 side: (TOP,) (52,14,0)0))                                                       0.101     1.448
| (intra 'clb' routing)                                                                        0.085     1.533
$abc$30802$new_new_n290__.in[0] (.names at (52,14))                                            0.000     1.533
| (primitive '.names' combinational delay)                                                     0.197     1.730
$abc$30802$new_new_n290__.out[0] (.names at (52,14))                                           0.000     1.730
| (intra 'clb' routing)                                                                        0.085     1.815
$abc$30802$new_new_n295__.in[0] (.names at (52,14))                                            0.000     1.815
| (primitive '.names' combinational delay)                                                     0.172     1.987
$abc$30802$new_new_n295__.out[0] (.names at (52,14))                                           0.000     1.987
| (intra 'clb' routing)                                                                        0.000     1.987
| (OPIN:579056 side: (RIGHT,) (52,14,0)0))                                                     0.000     1.987
| (CHANY:2755818 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     2.048
| (IPIN:579099 side: (RIGHT,) (52,14,0)0))                                                     0.101     2.149
| (intra 'clb' routing)                                                                        0.085     2.234
$abc$30802$new_new_n299__.in[0] (.names at (52,14))                                            0.000     2.234
| (primitive '.names' combinational delay)                                                     0.197     2.431
$abc$30802$new_new_n299__.out[0] (.names at (52,14))                                           0.000     2.431
| (intra 'clb' routing)                                                                        0.085     2.516
$abc$22564$li186_li186.in[3] (.names at (52,14))                                               0.000     2.516
| (primitive '.names' combinational delay)                                                     0.152     2.668
$abc$22564$li186_li186.out[0] (.names at (52,14))                                              0.000     2.668
| (intra 'clb' routing)                                                                        0.000     2.668
design1_5_5_inst.encoder_instance31.data_out[10].D[0] (dffre at (52,14))                       0.000     2.668
data arrival time                                                                                        2.668

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.032     0.863
data required time                                                                                       0.863
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.863
data arrival time                                                                                       -2.668
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -1.805


#Path 36
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[115].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[115].R[0] (dffre at (56,17))                                                                         0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[115].C[0] (dffre at (56,17))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 37
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[8].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[8].R[0] (dffre at (56,17))                                                                           0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[8].C[0] (dffre at (56,17))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 38
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[108].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[108].R[0] (dffre at (56,17))                                                                         0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[108].C[0] (dffre at (56,17))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 39
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[104].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[104].R[0] (dffre at (56,17))                                                                         0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[104].C[0] (dffre at (56,17))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 40
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[86].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[86].R[0] (dffre at (56,17))                                                                          0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[86].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 41
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[76].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[76].R[0] (dffre at (56,17))                                                                          0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[76].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 42
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[72].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[72].R[0] (dffre at (56,17))                                                                          0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[72].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 43
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[54].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[54].R[0] (dffre at (56,17))                                                                          0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[54].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 44
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[51].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[51].R[0] (dffre at (56,17))                                                                          0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[51].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 45
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[44].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[44].R[0] (dffre at (56,17))                                                                          0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[44].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 46
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[40].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[40].R[0] (dffre at (56,17))                                                                          0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[40].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 47
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[22].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[22].R[0] (dffre at (56,17))                                                                          0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[22].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 48
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[19].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[19].R[0] (dffre at (56,17))                                                                          0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[19].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 49
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[12].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[12].R[0] (dffre at (56,17))                                                                          0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[12].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 50
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[83].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[83].R[0] (dffre at (56,17))                                                                          0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[83].C[0] (dffre at (56,17))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 51
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[118].R[0] (dffre at (56,17) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162376 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2769280 L1 length:1 (55,16,0)-> (55,16,0))                                                      0.061     2.237
| (CHANX:2169380 L4 length:4 (56,16,0)-> (59,16,0))                                                      0.119     2.356
| (CHANY:2773828 L4 length:4 (56,17,0)-> (56,20,0))                                                      0.119     2.475
| (IPIN:646748 side: (RIGHT,) (56,17,0)0))                                                               0.101     2.576
| (intra 'clb' routing)                                                                                  0.085     2.661
tmp[118].R[0] (dffre at (56,17))                                                                         0.000     2.661
data arrival time                                                                                                  2.661

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[118].C[0] (dffre at (56,17))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.661
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.798


#Path 52
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[0].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[0].R[0] (dffre at (51,16))                                                                           0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[0].C[0] (dffre at (51,16))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 53
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[32].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[32].R[0] (dffre at (51,16))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[32].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 54
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[41].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[41].R[0] (dffre at (51,16))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[41].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 55
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[42].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[42].R[0] (dffre at (51,16))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[42].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 56
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[43].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[43].R[0] (dffre at (51,16))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[43].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 57
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[64].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[64].R[0] (dffre at (51,16))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[64].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 58
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[73].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[73].R[0] (dffre at (51,16))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[73].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 59
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[74].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[74].R[0] (dffre at (51,16))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[74].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 60
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[75].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[75].R[0] (dffre at (51,16))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[75].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 61
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[11].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[11].R[0] (dffre at (51,16))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[11].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 62
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[10].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[10].R[0] (dffre at (51,16))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[10].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 63
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[9].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[9].R[0] (dffre at (51,16))                                                                           0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[9].C[0] (dffre at (51,16))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 64
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[96].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[96].R[0] (dffre at (51,16))                                                                          0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[96].C[0] (dffre at (51,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 65
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[106].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[106].R[0] (dffre at (51,16))                                                                         0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[106].C[0] (dffre at (51,16))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 66
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[105].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[105].R[0] (dffre at (51,16))                                                                         0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[105].C[0] (dffre at (51,16))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 67
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[107].R[0] (dffre at (51,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2168921 L4 length:4 (52,16,0)-> (49,16,0))                                                      0.119     2.356
| (IPIN:621458 side: (TOP,) (51,16,0)0))                                                                 0.101     2.457
| (intra 'clb' routing)                                                                                  0.085     2.542
tmp[107].R[0] (dffre at (51,16))                                                                         0.000     2.542
data arrival time                                                                                                  2.542

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[107].C[0] (dffre at (51,16))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.542
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.679


#Path 68
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14) clocked by clk)
Endpoint  : out[15].D[0] (dffre at (52,2) clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre at (52,14))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre at (52,14)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:579040 side: (TOP,) (52,14,0)0))                                                       0.000     1.048
| (CHANX:2155587 L1 length:1 (52,14,0)-> (52,14,0))                                            0.061     1.109
| (CHANY:2751203 L4 length:4 (51,14,0)-> (51,11,0))                                            0.119     1.228
| (CHANX:2128519 L1 length:1 (51,10,0)-> (51,10,0))                                            0.061     1.289
| (CHANY:2746495 L4 length:4 (50,10,0)-> (50,7,0))                                             0.119     1.408
| (CHANX:2101536 L4 length:4 (51,6,0)-> (54,6,0))                                              0.119     1.527
| (CHANY:2759581 L4 length:4 (53,6,0)-> (53,3,0))                                              0.119     1.646
| (CHANX:2081393 L1 length:1 (53,3,0)-> (53,3,0))                                              0.061     1.707
| (CHANY:2754905 L4 length:3 (52,3,0)-> (52,1,0))                                              0.119     1.826
| (IPIN:313897 side: (RIGHT,) (52,2,0)0))                                                      0.101     1.926
| (intra 'clb' routing)                                                                        0.085     2.012
out[31].in[1] (.names at (52,2))                                                               0.000     2.012
| (primitive '.names' combinational delay)                                                     0.218     2.230
out[31].out[0] (.names at (52,2))                                                              0.000     2.230
| (intra 'clb' routing)                                                                        0.085     2.315
$abc$22564$li200_li200.in[0] (.names at (52,2))                                                0.000     2.315
| (primitive '.names' combinational delay)                                                     0.197     2.512
$abc$22564$li200_li200.out[0] (.names at (52,2))                                               0.000     2.512
| (intra 'clb' routing)                                                                        0.000     2.512
out[15].D[0] (dffre at (52,2))                                                                 0.000     2.512
data arrival time                                                                                        2.512

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                 0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
out[15].C[0] (dffre at (52,2))                                                                 0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.032     0.863
data required time                                                                                       0.863
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.863
data arrival time                                                                                       -2.512
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -1.649


#Path 69
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[60].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760323 L1 length:1 (53,15,0)-> (53,15,0))                                                      0.061     2.237
| (CHANX:2155716 L1 length:1 (54,14,0)-> (54,14,0))                                                      0.061     2.298
| (IPIN:579386 side: (TOP,) (54,14,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[60].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[60].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 70
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[49].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2189412 L1 length:1 (53,19,0)-> (53,19,0))                                                      0.061     2.298
| (IPIN:688061 side: (TOP,) (53,19,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[49].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[49].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 71
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[125].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760323 L1 length:1 (53,15,0)-> (53,15,0))                                                      0.061     2.237
| (CHANX:2155716 L1 length:1 (54,14,0)-> (54,14,0))                                                      0.061     2.298
| (IPIN:579386 side: (TOP,) (54,14,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[125].R[0] (dffre at (54,14))                                                                         0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[125].C[0] (dffre at (54,14))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 72
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[124].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760323 L1 length:1 (53,15,0)-> (53,15,0))                                                      0.061     2.237
| (CHANX:2155716 L1 length:1 (54,14,0)-> (54,14,0))                                                      0.061     2.298
| (IPIN:579386 side: (TOP,) (54,14,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[124].R[0] (dffre at (54,14))                                                                         0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[124].C[0] (dffre at (54,14))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 73
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[59].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760323 L1 length:1 (53,15,0)-> (53,15,0))                                                      0.061     2.237
| (CHANX:2155716 L1 length:1 (54,14,0)-> (54,14,0))                                                      0.061     2.298
| (IPIN:579386 side: (TOP,) (54,14,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[59].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[59].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 74
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[70].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760386 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.237
| (CHANX:2169157 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.298
| (IPIN:621759 side: (TOP,) (53,16,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[70].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[70].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 75
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[61].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760323 L1 length:1 (53,15,0)-> (53,15,0))                                                      0.061     2.237
| (CHANX:2155716 L1 length:1 (54,14,0)-> (54,14,0))                                                      0.061     2.298
| (IPIN:579386 side: (TOP,) (54,14,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[61].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[61].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 76
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[63].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760386 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.237
| (CHANX:2169157 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.298
| (IPIN:621759 side: (TOP,) (53,16,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[63].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[63].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 77
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[65].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2189412 L1 length:1 (53,19,0)-> (53,19,0))                                                      0.061     2.298
| (IPIN:688061 side: (TOP,) (53,19,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[65].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[65].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 78
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[103].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760323 L1 length:1 (53,15,0)-> (53,15,0))                                                      0.061     2.237
| (CHANX:2155716 L1 length:1 (54,14,0)-> (54,14,0))                                                      0.061     2.298
| (IPIN:579386 side: (TOP,) (54,14,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[103].R[0] (dffre at (54,14))                                                                         0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[103].C[0] (dffre at (54,14))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 79
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[67].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2189412 L1 length:1 (53,19,0)-> (53,19,0))                                                      0.061     2.298
| (IPIN:688061 side: (TOP,) (53,19,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[67].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[67].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 80
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[68].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760386 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.237
| (CHANX:2169157 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.298
| (IPIN:621759 side: (TOP,) (53,16,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[68].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[68].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 81
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[69].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760386 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.237
| (CHANX:2169157 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.298
| (IPIN:621759 side: (TOP,) (53,16,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[69].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[69].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 82
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[17].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2189412 L1 length:1 (53,19,0)-> (53,19,0))                                                      0.061     2.298
| (IPIN:688061 side: (TOP,) (53,19,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[17].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[17].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 83
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[48].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2189412 L1 length:1 (53,19,0)-> (53,19,0))                                                      0.061     2.298
| (IPIN:688061 side: (TOP,) (53,19,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[48].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[48].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 84
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[112].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2189412 L1 length:1 (53,19,0)-> (53,19,0))                                                      0.061     2.298
| (IPIN:688061 side: (TOP,) (53,19,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[112].R[0] (dffre at (53,19))                                                                         0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[112].C[0] (dffre at (53,19))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 85
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[113].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2189412 L1 length:1 (53,19,0)-> (53,19,0))                                                      0.061     2.298
| (IPIN:688061 side: (TOP,) (53,19,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[113].R[0] (dffre at (53,19))                                                                         0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[113].C[0] (dffre at (53,19))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 86
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[127].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760386 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.237
| (CHANX:2169157 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.298
| (IPIN:621759 side: (TOP,) (53,16,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[127].R[0] (dffre at (53,16))                                                                         0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[127].C[0] (dffre at (53,16))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 87
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[39].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760323 L1 length:1 (53,15,0)-> (53,15,0))                                                      0.061     2.237
| (CHANX:2155716 L1 length:1 (54,14,0)-> (54,14,0))                                                      0.061     2.298
| (IPIN:579386 side: (TOP,) (54,14,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[39].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[39].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 88
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[38].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760386 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.237
| (CHANX:2169157 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.298
| (IPIN:621759 side: (TOP,) (53,16,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[38].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[38].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 89
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[37].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760386 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.237
| (CHANX:2169157 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.298
| (IPIN:621759 side: (TOP,) (53,16,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[37].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[37].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 90
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[36].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760386 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.237
| (CHANX:2169157 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.298
| (IPIN:621759 side: (TOP,) (53,16,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[36].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[36].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 91
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[35].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2189412 L1 length:1 (53,19,0)-> (53,19,0))                                                      0.061     2.298
| (IPIN:688061 side: (TOP,) (53,19,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[35].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[35].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 92
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[27].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760323 L1 length:1 (53,15,0)-> (53,15,0))                                                      0.061     2.237
| (CHANX:2155716 L1 length:1 (54,14,0)-> (54,14,0))                                                      0.061     2.298
| (IPIN:579386 side: (TOP,) (54,14,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[27].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[27].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 93
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[33].R[0] (dffre at (53,19) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162344 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     2.118
| (CHANY:2755968 L4 length:4 (52,16,0)-> (52,19,0))                                                      0.119     2.237
| (CHANX:2189412 L1 length:1 (53,19,0)-> (53,19,0))                                                      0.061     2.298
| (IPIN:688061 side: (TOP,) (53,19,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[33].R[0] (dffre at (53,19))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[33].C[0] (dffre at (53,19))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 94
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[31].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760386 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.237
| (CHANX:2169157 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.298
| (IPIN:621759 side: (TOP,) (53,16,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[31].R[0] (dffre at (53,16))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[31].C[0] (dffre at (53,16))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 95
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[28].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760323 L1 length:1 (53,15,0)-> (53,15,0))                                                      0.061     2.237
| (CHANX:2155716 L1 length:1 (54,14,0)-> (54,14,0))                                                      0.061     2.298
| (IPIN:579386 side: (TOP,) (54,14,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[28].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[28].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 96
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[29].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760323 L1 length:1 (53,15,0)-> (53,15,0))                                                      0.061     2.237
| (CHANX:2155716 L1 length:1 (54,14,0)-> (54,14,0))                                                      0.061     2.298
| (IPIN:579386 side: (TOP,) (54,14,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[29].R[0] (dffre at (54,14))                                                                          0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[29].C[0] (dffre at (54,14))                                                                          0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 97
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[123].R[0] (dffre at (54,14) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760323 L1 length:1 (53,15,0)-> (53,15,0))                                                      0.061     2.237
| (CHANX:2155716 L1 length:1 (54,14,0)-> (54,14,0))                                                      0.061     2.298
| (IPIN:579386 side: (TOP,) (54,14,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[123].R[0] (dffre at (54,14))                                                                         0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[123].C[0] (dffre at (54,14))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 98
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[102].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760386 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.237
| (CHANX:2169157 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.298
| (IPIN:621759 side: (TOP,) (53,16,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[102].R[0] (dffre at (53,16))                                                                         0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[102].C[0] (dffre at (53,16))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 99
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[101].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760386 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.237
| (CHANX:2169157 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.298
| (IPIN:621759 side: (TOP,) (53,16,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[101].R[0] (dffre at (53,16))                                                                         0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[101].C[0] (dffre at (53,16))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#Path 100
Startpoint: rst.inpad[0] (.input at (52,1) clocked by clk)
Endpoint  : tmp[100].R[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
rst.inpad[0] (.input at (52,1))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (OPIN:148376 side: (TOP,) (52,1,0)0))                                                                  0.000     0.894
| (CHANX:2067812 L1 length:1 (52,1,0)-> (52,1,0))                                                        0.061     0.955
| (CHANY:2755076 L4 length:4 (52,2,0)-> (52,5,0))                                                        0.119     1.074
| (CHANX:2094880 L1 length:1 (53,5,0)-> (53,5,0))                                                        0.061     1.135
| (CHANY:2759784 L4 length:4 (53,6,0)-> (53,9,0))                                                        0.119     1.254
| (CHANX:2115125 L1 length:1 (53,8,0)-> (53,8,0))                                                        0.061     1.315
| (CHANY:2755538 L4 length:4 (52,9,0)-> (52,12,0))                                                       0.119     1.434
| (CHANX:2142069 L1 length:1 (52,12,0)-> (52,12,0))                                                      0.061     1.495
| (CHANY:2751346 L4 length:4 (51,13,0)-> (51,16,0))                                                      0.119     1.614
| (CHANX:2162354 L1 length:1 (52,15,0)-> (52,15,0))                                                      0.061     1.675
| (IPIN:602853 side: (TOP,) (52,15,0)0))                                                                 0.101     1.775
| (intra 'clb' routing)                                                                                  0.085     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names at (52,15))                        0.000     1.861
| (primitive '.names' combinational delay)                                                               0.197     2.057
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names at (52,15))                       0.000     2.057
| (intra 'clb' routing)                                                                                  0.000     2.057
| (OPIN:602821 side: (TOP,) (52,15,0)0))                                                                 0.000     2.057
| (CHANX:2162360 L4 length:4 (52,15,0)-> (55,15,0))                                                      0.119     2.176
| (CHANY:2760386 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.237
| (CHANX:2169157 L1 length:1 (53,16,0)-> (53,16,0))                                                      0.061     2.298
| (IPIN:621759 side: (TOP,) (53,16,0)0))                                                                 0.101     2.399
| (intra 'clb' routing)                                                                                  0.085     2.484
tmp[100].R[0] (dffre at (53,16))                                                                         0.000     2.484
data arrival time                                                                                                  2.484

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
tmp[100].C[0] (dffre at (53,16))                                                                         0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -2.484
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.621


#End of timing report
