// Seed: 3761634401
module module_0 (
    input wor id_0
    , id_3, id_4,
    input tri id_1
);
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1
);
  supply1 id_3;
  module_0(
      id_3, id_3
  );
  assign id_0 = id_3;
endmodule
module module_2 (
    input tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    output supply0 id_3,
    output tri0 id_4,
    input supply0 id_5
    , id_8,
    output uwire id_6
);
  assign id_6 = 1'b0;
  module_0(
      id_2, id_5
  );
endmodule
module module_3 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  tri   id_3,
    input  wire  id_4,
    output tri   id_5,
    input  tri0  id_6,
    input  wire  id_7,
    input  uwire id_8,
    input  tri0  id_9,
    input  tri1  id_10,
    input  tri0  id_11,
    output uwire id_12
);
  real  id_14;
  real  id_15;
  wire  id_16;
  uwire id_17;
  assign id_17 = 1'b0;
  module_0(
      id_6, id_11
  );
  assign id_15 = id_14;
  assign id_12 = 1;
endmodule
