--------------------------------------------------------------------------------
Release 14.5 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin/unwrapped/trce -v 5 -l 5 -n 5 -xml system
system.ncd -o ../work0/system.trc.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report, limited to 5 items per endpoint, 5 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_false2_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PLL_CLK = PERIOD TIMEGRP "BRD_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_CLK = PERIOD TIMEGRP "BRD_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.325ns (period - min period limit)
  Period: 1.250ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: u_ddr3/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.325ns (period - min period limit)
  Period: 1.250ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: u_ddr3/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: u_clocks_resets/u_pll_adv/CLKIN1
  Logical resource: u_clocks_resets/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: u_clocks_resets/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: u_clocks_resets/u_pll_adv/CLKIN1
  Logical resource: u_clocks_resets/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: u_clocks_resets/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: u_ddr3/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MTX_CLK = PERIOD TIMEGRP "MTX_CLK" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14546 paths analyzed, 881 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.962ns.
--------------------------------------------------------------------------------

Paths for end point u_eth_top/txethmac1/txcounters1/NibCnt_11 (SLICE_X59Y55.B2), 133 paths
--------------------------------------------------------------------------------
Slack:                  31.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.908ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_4 to u_eth_top/txethmac1/txcounters1/NibCnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    SLICE_X54Y61.B3      net (fanout=10)       1.906   u_eth_top/txethmac1/txcounters1/NibCnt<4>
    SLICE_X54Y61.COUT    Topcyb                0.375   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<1>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X59Y55.B2      net (fanout=14)       1.601   u_eth_top/txethmac1/StartDefer
    SLICE_X59Y55.CLK     Tas                   0.322   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/Mcount_NibCnt_eqn_111
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_11
    -------------------------------------------------  ---------------------------
    Total                                      8.908ns (2.110ns logic, 6.798ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  31.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.874ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_4 to u_eth_top/txethmac1/txcounters1/NibCnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    SLICE_X54Y61.B3      net (fanout=10)       1.906   u_eth_top/txethmac1/txcounters1/NibCnt<4>
    SLICE_X54Y61.COUT    Topcyb                0.341   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi1
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X59Y55.B2      net (fanout=14)       1.601   u_eth_top/txethmac1/StartDefer
    SLICE_X59Y55.CLK     Tas                   0.322   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/Mcount_NibCnt_eqn_111
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_11
    -------------------------------------------------  ---------------------------
    Total                                      8.874ns (2.076ns logic, 6.798ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  31.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_5 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.634ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_5 to u_eth_top/txethmac1/txcounters1/NibCnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CQ      Tcko                  0.408   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_5
    SLICE_X54Y61.C4      net (fanout=9)        1.759   u_eth_top/txethmac1/txcounters1/NibCnt<5>
    SLICE_X54Y61.COUT    Topcyc                0.295   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<2>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X59Y55.B2      net (fanout=14)       1.601   u_eth_top/txethmac1/StartDefer
    SLICE_X59Y55.CLK     Tas                   0.322   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/Mcount_NibCnt_eqn_111
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_11
    -------------------------------------------------  ---------------------------
    Total                                      8.634ns (1.983ns logic, 6.651ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  31.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_5 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.630ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_5 to u_eth_top/txethmac1/txcounters1/NibCnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CQ      Tcko                  0.408   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_5
    SLICE_X54Y61.C4      net (fanout=9)        1.759   u_eth_top/txethmac1/txcounters1/NibCnt<5>
    SLICE_X54Y61.COUT    Topcyc                0.291   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi2
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X59Y55.B2      net (fanout=14)       1.601   u_eth_top/txethmac1/StartDefer
    SLICE_X59Y55.CLK     Tas                   0.322   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/Mcount_NibCnt_eqn_111
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_11
    -------------------------------------------------  ---------------------------
    Total                                      8.630ns (1.979ns logic, 6.651ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  31.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_2 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.630ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_2 to u_eth_top/txethmac1/txcounters1/NibCnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.BMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_2
    SLICE_X54Y61.A1      net (fanout=10)       1.594   u_eth_top/txethmac1/txcounters1/NibCnt<2>
    SLICE_X54Y61.COUT    Topcya                0.409   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X59Y55.B2      net (fanout=14)       1.601   u_eth_top/txethmac1/StartDefer
    SLICE_X59Y55.CLK     Tas                   0.322   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/Mcount_NibCnt_eqn_111
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_11
    -------------------------------------------------  ---------------------------
    Total                                      8.630ns (2.144ns logic, 6.486ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/txethmac1/txcounters1/NibCnt_10 (SLICE_X59Y55.B2), 133 paths
--------------------------------------------------------------------------------
Slack:                  31.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.813ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_4 to u_eth_top/txethmac1/txcounters1/NibCnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    SLICE_X54Y61.B3      net (fanout=10)       1.906   u_eth_top/txethmac1/txcounters1/NibCnt<4>
    SLICE_X54Y61.COUT    Topcyb                0.375   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<1>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X59Y55.B2      net (fanout=14)       1.601   u_eth_top/txethmac1/StartDefer
    SLICE_X59Y55.CLK     Tas                   0.227   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/Mcount_NibCnt_eqn_101
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_10
    -------------------------------------------------  ---------------------------
    Total                                      8.813ns (2.015ns logic, 6.798ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  31.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.779ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_4 to u_eth_top/txethmac1/txcounters1/NibCnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    SLICE_X54Y61.B3      net (fanout=10)       1.906   u_eth_top/txethmac1/txcounters1/NibCnt<4>
    SLICE_X54Y61.COUT    Topcyb                0.341   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi1
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X59Y55.B2      net (fanout=14)       1.601   u_eth_top/txethmac1/StartDefer
    SLICE_X59Y55.CLK     Tas                   0.227   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/Mcount_NibCnt_eqn_101
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_10
    -------------------------------------------------  ---------------------------
    Total                                      8.779ns (1.981ns logic, 6.798ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  31.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_5 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.539ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_5 to u_eth_top/txethmac1/txcounters1/NibCnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CQ      Tcko                  0.408   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_5
    SLICE_X54Y61.C4      net (fanout=9)        1.759   u_eth_top/txethmac1/txcounters1/NibCnt<5>
    SLICE_X54Y61.COUT    Topcyc                0.295   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<2>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X59Y55.B2      net (fanout=14)       1.601   u_eth_top/txethmac1/StartDefer
    SLICE_X59Y55.CLK     Tas                   0.227   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/Mcount_NibCnt_eqn_101
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_10
    -------------------------------------------------  ---------------------------
    Total                                      8.539ns (1.888ns logic, 6.651ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  31.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_5 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.535ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_5 to u_eth_top/txethmac1/txcounters1/NibCnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CQ      Tcko                  0.408   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_5
    SLICE_X54Y61.C4      net (fanout=9)        1.759   u_eth_top/txethmac1/txcounters1/NibCnt<5>
    SLICE_X54Y61.COUT    Topcyc                0.291   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi2
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X59Y55.B2      net (fanout=14)       1.601   u_eth_top/txethmac1/StartDefer
    SLICE_X59Y55.CLK     Tas                   0.227   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/Mcount_NibCnt_eqn_101
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_10
    -------------------------------------------------  ---------------------------
    Total                                      8.535ns (1.884ns logic, 6.651ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  31.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_2 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.535ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_2 to u_eth_top/txethmac1/txcounters1/NibCnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.BMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_2
    SLICE_X54Y61.A1      net (fanout=10)       1.594   u_eth_top/txethmac1/txcounters1/NibCnt<2>
    SLICE_X54Y61.COUT    Topcya                0.409   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X59Y55.B2      net (fanout=14)       1.601   u_eth_top/txethmac1/StartDefer
    SLICE_X59Y55.CLK     Tas                   0.227   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/Mcount_NibCnt_eqn_101
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_10
    -------------------------------------------------  ---------------------------
    Total                                      8.535ns (2.049ns logic, 6.486ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/txethmac1/txcounters1/NibCnt_14 (SLICE_X59Y55.CE), 252 paths
--------------------------------------------------------------------------------
Slack:                  31.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.808ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_4 to u_eth_top/txethmac1/txcounters1/NibCnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    SLICE_X54Y61.B3      net (fanout=10)       1.906   u_eth_top/txethmac1/txcounters1/NibCnt<4>
    SLICE_X54Y61.COUT    Topcyb                0.375   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<1>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.363   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_14
    -------------------------------------------------  ---------------------------
    Total                                      8.808ns (2.356ns logic, 6.452ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  31.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.774ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_4 to u_eth_top/txethmac1/txcounters1/NibCnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    SLICE_X54Y61.B3      net (fanout=10)       1.906   u_eth_top/txethmac1/txcounters1/NibCnt<4>
    SLICE_X54Y61.COUT    Topcyb                0.341   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi1
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.363   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_14
    -------------------------------------------------  ---------------------------
    Total                                      8.774ns (2.322ns logic, 6.452ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  31.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_5 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.534ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_5 to u_eth_top/txethmac1/txcounters1/NibCnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CQ      Tcko                  0.408   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_5
    SLICE_X54Y61.C4      net (fanout=9)        1.759   u_eth_top/txethmac1/txcounters1/NibCnt<5>
    SLICE_X54Y61.COUT    Topcyc                0.295   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<2>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.363   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_14
    -------------------------------------------------  ---------------------------
    Total                                      8.534ns (2.229ns logic, 6.305ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  31.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_5 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.530ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_5 to u_eth_top/txethmac1/txcounters1/NibCnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CQ      Tcko                  0.408   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_5
    SLICE_X54Y61.C4      net (fanout=9)        1.759   u_eth_top/txethmac1/txcounters1/NibCnt<5>
    SLICE_X54Y61.COUT    Topcyc                0.291   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi2
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.363   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_14
    -------------------------------------------------  ---------------------------
    Total                                      8.530ns (2.225ns logic, 6.305ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  31.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_2 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.530ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_2 to u_eth_top/txethmac1/txcounters1/NibCnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.BMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_2
    SLICE_X54Y61.A1      net (fanout=10)       1.594   u_eth_top/txethmac1/txcounters1/NibCnt<2>
    SLICE_X54Y61.COUT    Topcya                0.409   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.363   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_14
    -------------------------------------------------  ---------------------------
    Total                                      8.530ns (2.390ns logic, 6.140ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/txethmac1/txcounters1/NibCnt_10 (SLICE_X59Y55.CE), 252 paths
--------------------------------------------------------------------------------
Slack:                  31.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.807ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_4 to u_eth_top/txethmac1/txcounters1/NibCnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    SLICE_X54Y61.B3      net (fanout=10)       1.906   u_eth_top/txethmac1/txcounters1/NibCnt<4>
    SLICE_X54Y61.COUT    Topcyb                0.375   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<1>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.362   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_10
    -------------------------------------------------  ---------------------------
    Total                                      8.807ns (2.355ns logic, 6.452ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  31.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_4 to u_eth_top/txethmac1/txcounters1/NibCnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    SLICE_X54Y61.B3      net (fanout=10)       1.906   u_eth_top/txethmac1/txcounters1/NibCnt<4>
    SLICE_X54Y61.COUT    Topcyb                0.341   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi1
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.362   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_10
    -------------------------------------------------  ---------------------------
    Total                                      8.773ns (2.321ns logic, 6.452ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  31.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_5 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.533ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_5 to u_eth_top/txethmac1/txcounters1/NibCnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CQ      Tcko                  0.408   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_5
    SLICE_X54Y61.C4      net (fanout=9)        1.759   u_eth_top/txethmac1/txcounters1/NibCnt<5>
    SLICE_X54Y61.COUT    Topcyc                0.295   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<2>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.362   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_10
    -------------------------------------------------  ---------------------------
    Total                                      8.533ns (2.228ns logic, 6.305ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  31.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_5 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.529ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_5 to u_eth_top/txethmac1/txcounters1/NibCnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CQ      Tcko                  0.408   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_5
    SLICE_X54Y61.C4      net (fanout=9)        1.759   u_eth_top/txethmac1/txcounters1/NibCnt<5>
    SLICE_X54Y61.COUT    Topcyc                0.291   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi2
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.362   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_10
    -------------------------------------------------  ---------------------------
    Total                                      8.529ns (2.224ns logic, 6.305ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  31.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_2 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.529ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_2 to u_eth_top/txethmac1/txcounters1/NibCnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.BMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_2
    SLICE_X54Y61.A1      net (fanout=10)       1.594   u_eth_top/txethmac1/txcounters1/NibCnt<2>
    SLICE_X54Y61.COUT    Topcya                0.409   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.362   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_10
    -------------------------------------------------  ---------------------------
    Total                                      8.529ns (2.389ns logic, 6.140ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/txethmac1/txcounters1/NibCnt_12 (SLICE_X59Y55.CE), 252 paths
--------------------------------------------------------------------------------
Slack:                  31.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.806ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_4 to u_eth_top/txethmac1/txcounters1/NibCnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    SLICE_X54Y61.B3      net (fanout=10)       1.906   u_eth_top/txethmac1/txcounters1/NibCnt<4>
    SLICE_X54Y61.COUT    Topcyb                0.375   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<1>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.361   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_12
    -------------------------------------------------  ---------------------------
    Total                                      8.806ns (2.354ns logic, 6.452ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  31.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.772ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_4 to u_eth_top/txethmac1/txcounters1/NibCnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    SLICE_X54Y61.B3      net (fanout=10)       1.906   u_eth_top/txethmac1/txcounters1/NibCnt<4>
    SLICE_X54Y61.COUT    Topcyb                0.341   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi1
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.361   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_12
    -------------------------------------------------  ---------------------------
    Total                                      8.772ns (2.320ns logic, 6.452ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  31.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_5 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.532ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_5 to u_eth_top/txethmac1/txcounters1/NibCnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CQ      Tcko                  0.408   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_5
    SLICE_X54Y61.C4      net (fanout=9)        1.759   u_eth_top/txethmac1/txcounters1/NibCnt<5>
    SLICE_X54Y61.COUT    Topcyc                0.295   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<2>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.361   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_12
    -------------------------------------------------  ---------------------------
    Total                                      8.532ns (2.227ns logic, 6.305ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  31.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_5 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.528ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_5 to u_eth_top/txethmac1/txcounters1/NibCnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.CQ      Tcko                  0.408   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_5
    SLICE_X54Y61.C4      net (fanout=9)        1.759   u_eth_top/txethmac1/txcounters1/NibCnt<5>
    SLICE_X54Y61.COUT    Topcyc                0.291   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi2
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.361   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_12
    -------------------------------------------------  ---------------------------
    Total                                      8.528ns (2.223ns logic, 6.305ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  31.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_2 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.528ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_2 to u_eth_top/txethmac1/txcounters1/NibCnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.BMUX    Tshcko                0.455   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_2
    SLICE_X54Y61.A1      net (fanout=10)       1.594   u_eth_top/txethmac1/txcounters1/NibCnt<2>
    SLICE_X54Y61.COUT    Topcya                0.409   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.CIN     net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X54Y62.DMUX    Tcind                 0.235   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X51Y50.B2      net (fanout=3)        1.735   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X51Y50.B       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X51Y50.A5      net (fanout=1)        0.187   N1343
    SLICE_X51Y50.A       Tilo                  0.259   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X58Y46.B6      net (fanout=5)        1.366   u_eth_top/StartTxDone
    SLICE_X58Y46.B       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X58Y46.A5      net (fanout=14)       0.193   u_eth_top/txethmac1/StartDefer
    SLICE_X58Y46.A       Tilo                  0.205   u_eth_top/txethmac1/StartDefer
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X59Y55.CE      net (fanout=2)        1.062   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X59Y55.CLK     Tceck                 0.361   u_eth_top/txethmac1/txcounters1/NibCnt<15>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_12
    -------------------------------------------------  ---------------------------
    Total                                      8.528ns (2.388ns logic, 6.140ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MTX_CLK = PERIOD TIMEGRP "MTX_CLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: mtx_clk_pad_i_BUFGP/BUFG/I0
  Logical resource: mtx_clk_pad_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: mtx_clk_pad_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u_eth_top/maccontrol1/transmitcontrol1/ControlData<5>/CLK
  Logical resource: u_eth_top/maccontrol1/transmitcontrol1/ControlData_4/CK
  Location pin: SLICE_X40Y46.CLK
  Clock network: mtx_clk_pad_i_BUFGP
--------------------------------------------------------------------------------
Slack: 39.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u_eth_top/maccontrol1/transmitcontrol1/ControlData<5>/SR
  Logical resource: u_eth_top/maccontrol1/transmitcontrol1/ControlData_4/SR
  Location pin: SLICE_X40Y46.SR
  Clock network: sys_rst
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u_eth_top/maccontrol1/transmitcontrol1/ControlData<5>/CLK
  Logical resource: u_eth_top/maccontrol1/transmitcontrol1/ControlData_5/CK
  Location pin: SLICE_X40Y46.CLK
  Clock network: mtx_clk_pad_i_BUFGP
--------------------------------------------------------------------------------
Slack: 39.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u_eth_top/maccontrol1/transmitcontrol1/ControlData<5>/SR
  Logical resource: u_eth_top/maccontrol1/transmitcontrol1/ControlData_5/SR
  Location pin: SLICE_X40Y46.SR
  Clock network: sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MRX_CLK = PERIOD TIMEGRP "MRX_CLK" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91324 paths analyzed, 1322 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.543ns.
--------------------------------------------------------------------------------

Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12 (SLICE_X50Y83.CE), 510 paths
--------------------------------------------------------------------------------
Slack:                  29.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.460ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.548 - 0.596)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_2
    SLICE_X44Y61.A1      net (fanout=14)       1.603   u_eth_top/rxethmac1/rxcounters1/ByteCnt<2>
    SLICE_X44Y61.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_lut<2>_INV_0
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.COUT    Tbyp                  0.076   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.335   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12
    -------------------------------------------------  ---------------------------
    Total                                     10.460ns (2.598ns logic, 7.862ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  29.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.457ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.548 - 0.596)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_2
    SLICE_X44Y61.A1      net (fanout=14)       1.603   u_eth_top/rxethmac1/rxcounters1/ByteCnt<2>
    SLICE_X44Y61.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_lut<2>_INV_0
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.COUT    Tbyp                  0.076   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.471   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.335   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12
    -------------------------------------------------  ---------------------------
    Total                                     10.457ns (2.595ns logic, 7.862ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  29.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.113ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X44Y62.A1      net (fanout=7)        1.335   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X44Y62.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.335   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12
    -------------------------------------------------  ---------------------------
    Total                                     10.113ns (2.522ns logic, 7.591ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  29.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.110ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X44Y62.A1      net (fanout=7)        1.335   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X44Y62.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.471   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.335   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12
    -------------------------------------------------  ---------------------------
    Total                                     10.110ns (2.519ns logic, 7.591ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  29.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_7 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.090ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_7 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.DQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_7
    SLICE_X44Y62.B3      net (fanout=7)        1.311   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
    SLICE_X44Y62.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.335   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_12
    -------------------------------------------------  ---------------------------
    Total                                     10.090ns (2.523ns logic, 7.567ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15 (SLICE_X50Y83.CE), 510 paths
--------------------------------------------------------------------------------
Slack:                  29.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.440ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.548 - 0.596)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_2
    SLICE_X44Y61.A1      net (fanout=14)       1.603   u_eth_top/rxethmac1/rxcounters1/ByteCnt<2>
    SLICE_X44Y61.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_lut<2>_INV_0
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.COUT    Tbyp                  0.076   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.315   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15
    -------------------------------------------------  ---------------------------
    Total                                     10.440ns (2.578ns logic, 7.862ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  29.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.437ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.548 - 0.596)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_2
    SLICE_X44Y61.A1      net (fanout=14)       1.603   u_eth_top/rxethmac1/rxcounters1/ByteCnt<2>
    SLICE_X44Y61.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_lut<2>_INV_0
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.COUT    Tbyp                  0.076   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.471   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.315   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15
    -------------------------------------------------  ---------------------------
    Total                                     10.437ns (2.575ns logic, 7.862ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  29.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.093ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X44Y62.A1      net (fanout=7)        1.335   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X44Y62.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.315   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15
    -------------------------------------------------  ---------------------------
    Total                                     10.093ns (2.502ns logic, 7.591ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  29.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.090ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X44Y62.A1      net (fanout=7)        1.335   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X44Y62.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.471   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.315   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15
    -------------------------------------------------  ---------------------------
    Total                                     10.090ns (2.499ns logic, 7.591ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  29.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_7 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.070ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_7 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.DQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_7
    SLICE_X44Y62.B3      net (fanout=7)        1.311   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
    SLICE_X44Y62.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.315   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15
    -------------------------------------------------  ---------------------------
    Total                                     10.070ns (2.503ns logic, 7.567ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14 (SLICE_X50Y83.CE), 510 paths
--------------------------------------------------------------------------------
Slack:                  29.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.439ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.548 - 0.596)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_2
    SLICE_X44Y61.A1      net (fanout=14)       1.603   u_eth_top/rxethmac1/rxcounters1/ByteCnt<2>
    SLICE_X44Y61.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_lut<2>_INV_0
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.COUT    Tbyp                  0.076   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.314   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14
    -------------------------------------------------  ---------------------------
    Total                                     10.439ns (2.577ns logic, 7.862ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  29.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.436ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.548 - 0.596)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_2
    SLICE_X44Y61.A1      net (fanout=14)       1.603   u_eth_top/rxethmac1/rxcounters1/ByteCnt<2>
    SLICE_X44Y61.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_lut<2>_INV_0
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.COUT    Tbyp                  0.076   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.471   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.314   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14
    -------------------------------------------------  ---------------------------
    Total                                     10.436ns (2.574ns logic, 7.862ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  29.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.092ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X44Y62.A1      net (fanout=7)        1.335   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X44Y62.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.314   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14
    -------------------------------------------------  ---------------------------
    Total                                     10.092ns (2.501ns logic, 7.591ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  29.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.089ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X44Y62.A1      net (fanout=7)        1.335   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X44Y62.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.471   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.314   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14
    -------------------------------------------------  ---------------------------
    Total                                     10.089ns (2.498ns logic, 7.591ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  29.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_7 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.069ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_7 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.DQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_7
    SLICE_X44Y62.B3      net (fanout=7)        1.311   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
    SLICE_X44Y62.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.314   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_14
    -------------------------------------------------  ---------------------------
    Total                                     10.069ns (2.502ns logic, 7.567ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13 (SLICE_X50Y83.CE), 510 paths
--------------------------------------------------------------------------------
Slack:                  29.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.421ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.548 - 0.596)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_2
    SLICE_X44Y61.A1      net (fanout=14)       1.603   u_eth_top/rxethmac1/rxcounters1/ByteCnt<2>
    SLICE_X44Y61.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_lut<2>_INV_0
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.COUT    Tbyp                  0.076   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.296   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13
    -------------------------------------------------  ---------------------------
    Total                                     10.421ns (2.559ns logic, 7.862ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  29.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.418ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.548 - 0.596)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_2
    SLICE_X44Y61.A1      net (fanout=14)       1.603   u_eth_top/rxethmac1/rxcounters1/ByteCnt<2>
    SLICE_X44Y61.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_lut<2>_INV_0
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.COUT    Tbyp                  0.076   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.471   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.296   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13
    -------------------------------------------------  ---------------------------
    Total                                     10.418ns (2.556ns logic, 7.862ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  29.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.074ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X44Y62.A1      net (fanout=7)        1.335   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X44Y62.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.296   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13
    -------------------------------------------------  ---------------------------
    Total                                     10.074ns (2.483ns logic, 7.591ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  29.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.071ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X44Y62.A1      net (fanout=7)        1.335   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X44Y62.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.471   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.296   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13
    -------------------------------------------------  ---------------------------
    Total                                     10.071ns (2.480ns logic, 7.591ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  29.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_7 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_7 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.DQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_7
    SLICE_X44Y62.B3      net (fanout=7)        1.311   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
    SLICE_X44Y62.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CE      net (fanout=4)        1.035   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y83.CLK     Tceck                 0.296   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<15>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_13
    -------------------------------------------------  ---------------------------
    Total                                     10.051ns (2.484ns logic, 7.567ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8 (SLICE_X50Y82.CE), 510 paths
--------------------------------------------------------------------------------
Slack:                  29.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.290ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.550 - 0.596)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_2
    SLICE_X44Y61.A1      net (fanout=14)       1.603   u_eth_top/rxethmac1/rxcounters1/ByteCnt<2>
    SLICE_X44Y61.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_lut<2>_INV_0
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.COUT    Tbyp                  0.076   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y82.CE      net (fanout=4)        0.865   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y82.CLK     Tceck                 0.335   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<11>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                     10.290ns (2.598ns logic, 7.692ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  29.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.287ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.550 - 0.596)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_2
    SLICE_X44Y61.A1      net (fanout=14)       1.603   u_eth_top/rxethmac1/rxcounters1/ByteCnt<2>
    SLICE_X44Y61.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_lut<2>_INV_0
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X44Y62.COUT    Tbyp                  0.076   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.471   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y82.CE      net (fanout=4)        0.865   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y82.CLK     Tceck                 0.335   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<11>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                     10.287ns (2.595ns logic, 7.692ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  29.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.943ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.550 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X44Y62.A1      net (fanout=7)        1.335   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X44Y62.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y82.CE      net (fanout=4)        0.865   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y82.CLK     Tceck                 0.335   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<11>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                      9.943ns (2.522ns logic, 7.421ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  29.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.940ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.550 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.CQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X44Y62.A1      net (fanout=7)        1.335   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X44Y62.COUT    Topcya                0.379   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.471   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y82.CE      net (fanout=4)        0.865   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y82.CLK     Tceck                 0.335   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<11>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                      9.940ns (2.519ns logic, 7.421ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  30.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_7 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.920ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.550 - 0.594)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_7 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.DQ      Tcko                  0.408   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_7
    SLICE_X44Y62.B3      net (fanout=7)        1.311   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
    SLICE_X44Y62.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X44Y63.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X45Y63.D1      net (fanout=1)        1.196   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X45Y63.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X44Y59.C2      net (fanout=2)        1.080   u_eth_top/RxByteCnt<12>
    SLICE_X44Y59.DMUX    Topcd                 0.474   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0015_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B3      net (fanout=14)       2.391   u_eth_top/macstatus1/Mcompar_n0015_cy<7>
    SLICE_X52Y76.B       Tilo                  0.203   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X52Y77.B4      net (fanout=7)        0.551   u_eth_top/SetPauseTimer
    SLICE_X52Y77.B       Tilo                  0.203   N242
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y82.CE      net (fanout=4)        0.865   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X50Y82.CLK     Tceck                 0.335   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<11>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                      9.920ns (2.523ns logic, 7.397ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MRX_CLK = PERIOD TIMEGRP "MRX_CLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: mrx_clk_pad_i_BUFGP/BUFG/I0
  Logical resource: mrx_clk_pad_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: mrx_clk_pad_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: u_eth_top/wishbone/Busy_IRQ_syncb2/CLK
  Logical resource: u_eth_top/Mshreg_WillTransmit_q2/CLK
  Location pin: SLICE_X52Y52.CLK
  Clock network: mrx_clk_pad_i_BUFGP
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: u_eth_top/wishbone/Busy_IRQ_syncb2/CLK
  Logical resource: u_eth_top/wishbone/Mshreg_Busy_IRQ_syncb2/CLK
  Location pin: SLICE_X52Y52.CLK
  Clock network: mrx_clk_pad_i_BUFGP
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>/CLK
  Logical resource: u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0/CK
  Location pin: SLICE_X50Y80.CLK
  Clock network: mrx_clk_pad_i_BUFGP
--------------------------------------------------------------------------------
Slack: 39.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>/SR
  Logical resource: u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0/SR
  Location pin: SLICE_X50Y80.SR
  Clock network: sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_false2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_clocks_resets_pll_clk = PERIOD TIMEGRP 
"u_clocks_resets_pll_clk"         TS_PLL_CLK / 0.222222222 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3065818010 paths analyzed, 16966 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.327ns.
--------------------------------------------------------------------------------

Paths for end point u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer (RAMB8_X0Y23.ADDRBRDADDR12), 7304672 paths
--------------------------------------------------------------------------------
Slack:                  0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.197ns (Levels of Logic = 18)
  Clock Path Skew:      -0.030ns (0.481 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X5Y24.D1            net (fanout=21)       1.242   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X5Y24.D             Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X4Y23.D2            net (fanout=34)       0.881   u_amber/u_execute/shift_amount<0>
    SLICE_X4Y23.D             Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux__n0956_8
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n1016_7
    SLICE_X1Y27.A5            net (fanout=9)        1.227   u_amber/u_execute/u_barrel_shift/Mmux__n0956_8
    SLICE_X1Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out221
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>621
    SLICE_X4Y30.A3            net (fanout=2)        1.313   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out142
    SLICE_X4Y30.A             Tilo                  0.205   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out27
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735644
    SLICE_X5Y36.B1            net (fanout=1)        1.141   u_amber/u_execute/u_barrel_shift/Mmux_n0735643
    SLICE_X5Y36.B             Tilo                  0.259   u_amber/u_execute/u_alu/a<9>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735647
    SLICE_X5Y36.C4            net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<9>
    SLICE_X5Y36.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<9>
                                                            u_amber/u_execute/u_alu/Mmux_b_not321
    DSP48_X0Y9.B9             net (fanout=3)        0.987   u_amber/u_execute/u_alu/b_not<9>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y23.ADDRBRDADDR12 net (fanout=32)       1.469   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y23.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.197ns (8.170ns logic, 14.027ns route)
                                                            (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.182ns (Levels of Logic = 20)
  Clock Path Skew:      -0.030ns (0.481 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X10Y24.C5           net (fanout=21)       0.887   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X10Y24.CMUX         Tilo                  0.261   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C6            net (fanout=11)       0.948   u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0968_81
    SLICE_X9Y24.B5            net (fanout=6)        1.145   u_amber/u_execute/u_barrel_shift/Mmux__n0956_91
    SLICE_X9Y24.BMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>1921
    SLICE_X5Y29.D6            net (fanout=2)        0.799   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out261
    SLICE_X5Y29.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out152
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>721
    SLICE_X10Y24.B6           net (fanout=2)        0.973   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out152
    SLICE_X10Y24.B            Tilo                  0.203   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735365
    SLICE_X10Y24.A5           net (fanout=1)        0.222   u_amber/u_execute/u_barrel_shift/Mmux_n0735364
    SLICE_X10Y24.A            Tilo                  0.203   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735369
    SLICE_X9Y38.B6            net (fanout=1)        1.154   u_amber/u_execute/u_barrel_shift/Mmux_n0735368
    SLICE_X9Y38.B             Tilo                  0.259   u_amber/u_execute/u_alu/a<25>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n07353610
    SLICE_X9Y38.C4            net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<25>
    SLICE_X9Y38.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<25>
                                                            u_amber/u_execute/u_alu/Mmux_b_not181
    DSP48_X0Y9.A7             net (fanout=3)        0.354   u_amber/u_execute/u_alu/b_not<25>
    DSP48_X0Y9.P2             Tdspdo_A_P            2.847   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y23.ADDRBRDADDR12 net (fanout=32)       1.469   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y23.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.182ns (8.464ns logic, 13.718ns route)
                                                            (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode<0>_REPLICA_10 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.172ns (Levels of Logic = 20)
  Clock Path Skew:      -0.030ns (0.481 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode<0>_REPLICA_10 to u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X16Y17.DQ           Tcko                  0.408   u_amber/u_execute/status_bits_mode<0>_REPLICA_10
                                                            u_amber/u_execute/status_bits_mode<0>_REPLICA_10
    SLICE_X15Y17.C1           net (fanout=8)        0.878   u_amber/u_execute/status_bits_mode<0>_REPLICA_10
    SLICE_X15Y17.CMUX         Tilo                  0.313   u_amber/u_execute/u_register_bank/r1<11>
                                                            u_amber/u_execute/u_register_bank/mux47511
    SLICE_X10Y18.B5           net (fanout=2)        1.049   u_amber/u_execute/u_register_bank/r9_out<5>
    SLICE_X10Y18.BMUX         Topbb                 0.361   u_amber/u_decode/o_rds_sel<0>_REPLICA_1
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_554
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_3_f7_26
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_26
    SLICE_X1Y25.B6            net (fanout=2)        1.328   u_amber/u_execute/rm<5>
    SLICE_X1Y25.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/barrel_shift_in<5>1
    SLICE_X7Y27.A6            net (fanout=12)       0.891   u_amber/u_execute/barrel_shift_in<5>
    SLICE_X7Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out132
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<0>_mmx_out311
    SLICE_X9Y26.D6            net (fanout=4)        0.600   u_amber/u_execute/u_barrel_shift/i_shift_amount<0>_mmx_out31
    SLICE_X9Y26.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X9Y26.C6            net (fanout=2)        0.126   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X9Y26.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X3Y27.C3            net (fanout=2)        1.033   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X3Y27.CMUX          Tilo                  0.313   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out31
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X3Y27.A6            net (fanout=1)        0.500   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X3Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out31
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X2Y32.B6            net (fanout=1)        0.512   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X2Y32.B             Tilo                  0.203   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out191
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X2Y32.A5            net (fanout=1)        0.222   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X2Y32.A             Tilo                  0.203   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out191
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X7Y35.C3            net (fanout=2)        0.816   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X7Y35.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<6>
                                                            u_amber/u_execute/u_alu/Mmux_b_not291
    DSP48_X0Y9.B6             net (fanout=3)        0.509   u_amber/u_execute/u_alu/b_not<6>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y23.ADDRBRDADDR12 net (fanout=32)       1.469   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y23.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.172ns (8.738ns logic, 13.434ns route)
                                                            (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.166ns (Levels of Logic = 19)
  Clock Path Skew:      -0.030ns (0.481 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X5Y24.D1            net (fanout=21)       1.242   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X5Y24.D             Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X5Y25.C1            net (fanout=34)       1.574   u_amber/u_execute/shift_amount<0>
    SLICE_X5Y25.C             Tilo                  0.259   u_amber/u_execute/barrel_shift_in<16>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>121
    SLICE_X1Y24.B6            net (fanout=4)        0.885   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out2
    SLICE_X1Y24.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073532
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>101
    SLICE_X1Y24.A5            net (fanout=2)        0.195   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out3
    SLICE_X1Y24.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073532
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735163
    SLICE_X5Y31.B6            net (fanout=1)        1.105   u_amber/u_execute/u_barrel_shift/Mmux_n0735162
    SLICE_X5Y31.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735163
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735164
    SLICE_X5Y37.B5            net (fanout=2)        0.749   u_amber/u_execute/u_barrel_shift/Mmux_n0735163
    SLICE_X5Y37.BMUX          Tilo                  0.313   u_amber/u_execute/u_alu/b_not<16>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735167
    SLICE_X5Y37.C5            net (fanout=1)        0.332   u_amber/u_execute/barrel_shift_out<16>
    SLICE_X5Y37.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/b_not<16>
                                                            u_amber/u_execute/u_alu/Mmux_b_not81
    DSP48_X0Y9.B16            net (fanout=3)        0.552   u_amber/u_execute/u_alu/b_not<16>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y23.ADDRBRDADDR12 net (fanout=32)       1.469   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y23.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.166ns (8.591ns logic, 13.575ns route)
                                                            (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.145ns (Levels of Logic = 20)
  Clock Path Skew:      -0.030ns (0.481 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X10Y24.C5           net (fanout=21)       0.887   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X10Y24.CMUX         Tilo                  0.261   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C6            net (fanout=11)       0.948   u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0968_81
    SLICE_X9Y24.B5            net (fanout=6)        1.145   u_amber/u_execute/u_barrel_shift/Mmux__n0956_91
    SLICE_X9Y24.BMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>1921
    SLICE_X9Y24.A3            net (fanout=2)        0.298   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out261
    SLICE_X9Y24.AMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>2211
    SLICE_X5Y32.D6            net (fanout=2)        0.985   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out29
    SLICE_X5Y32.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735241
    SLICE_X5Y32.C5            net (fanout=1)        0.331   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
    SLICE_X5Y32.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735247
    SLICE_X5Y39.B5            net (fanout=2)        0.782   u_amber/u_execute/u_barrel_shift/Mmux_n0735247
    SLICE_X5Y39.BMUX          Tilo                  0.313   u_amber/u_execute/u_multiply/sum34_b<2>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735249
    SLICE_X5Y39.C5            net (fanout=1)        0.332   u_amber/u_execute/barrel_shift_out<1>
    SLICE_X5Y39.CMUX          Tilo                  0.313   u_amber/u_execute/u_multiply/sum34_b<2>
                                                            u_amber/u_execute/u_alu/Mmux_b_not121
    DSP48_X0Y9.B1             net (fanout=3)        0.536   u_amber/u_execute/u_alu/b_not<1>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y23.ADDRBRDADDR12 net (fanout=32)       1.469   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y23.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.145ns (8.960ns logic, 13.185ns route)
                                                            (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer (RAMB8_X0Y23.ADDRAWRADDR12), 7304672 paths
--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.174ns (Levels of Logic = 18)
  Clock Path Skew:      -0.030ns (0.481 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X5Y24.D1            net (fanout=21)       1.242   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X5Y24.D             Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X4Y23.D2            net (fanout=34)       0.881   u_amber/u_execute/shift_amount<0>
    SLICE_X4Y23.D             Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux__n0956_8
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n1016_7
    SLICE_X1Y27.A5            net (fanout=9)        1.227   u_amber/u_execute/u_barrel_shift/Mmux__n0956_8
    SLICE_X1Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out221
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>621
    SLICE_X4Y30.A3            net (fanout=2)        1.313   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out142
    SLICE_X4Y30.A             Tilo                  0.205   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out27
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735644
    SLICE_X5Y36.B1            net (fanout=1)        1.141   u_amber/u_execute/u_barrel_shift/Mmux_n0735643
    SLICE_X5Y36.B             Tilo                  0.259   u_amber/u_execute/u_alu/a<9>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735647
    SLICE_X5Y36.C4            net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<9>
    SLICE_X5Y36.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<9>
                                                            u_amber/u_execute/u_alu/Mmux_b_not321
    DSP48_X0Y9.B9             net (fanout=3)        0.987   u_amber/u_execute/u_alu/b_not<9>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y23.ADDRAWRADDR12 net (fanout=32)       1.446   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y23.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.174ns (8.170ns logic, 14.004ns route)
                                                            (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.159ns (Levels of Logic = 20)
  Clock Path Skew:      -0.030ns (0.481 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X10Y24.C5           net (fanout=21)       0.887   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X10Y24.CMUX         Tilo                  0.261   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C6            net (fanout=11)       0.948   u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0968_81
    SLICE_X9Y24.B5            net (fanout=6)        1.145   u_amber/u_execute/u_barrel_shift/Mmux__n0956_91
    SLICE_X9Y24.BMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>1921
    SLICE_X5Y29.D6            net (fanout=2)        0.799   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out261
    SLICE_X5Y29.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out152
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>721
    SLICE_X10Y24.B6           net (fanout=2)        0.973   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out152
    SLICE_X10Y24.B            Tilo                  0.203   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735365
    SLICE_X10Y24.A5           net (fanout=1)        0.222   u_amber/u_execute/u_barrel_shift/Mmux_n0735364
    SLICE_X10Y24.A            Tilo                  0.203   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735369
    SLICE_X9Y38.B6            net (fanout=1)        1.154   u_amber/u_execute/u_barrel_shift/Mmux_n0735368
    SLICE_X9Y38.B             Tilo                  0.259   u_amber/u_execute/u_alu/a<25>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n07353610
    SLICE_X9Y38.C4            net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<25>
    SLICE_X9Y38.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<25>
                                                            u_amber/u_execute/u_alu/Mmux_b_not181
    DSP48_X0Y9.A7             net (fanout=3)        0.354   u_amber/u_execute/u_alu/b_not<25>
    DSP48_X0Y9.P2             Tdspdo_A_P            2.847   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y23.ADDRAWRADDR12 net (fanout=32)       1.446   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y23.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.159ns (8.464ns logic, 13.695ns route)
                                                            (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode<0>_REPLICA_10 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.149ns (Levels of Logic = 20)
  Clock Path Skew:      -0.030ns (0.481 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode<0>_REPLICA_10 to u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X16Y17.DQ           Tcko                  0.408   u_amber/u_execute/status_bits_mode<0>_REPLICA_10
                                                            u_amber/u_execute/status_bits_mode<0>_REPLICA_10
    SLICE_X15Y17.C1           net (fanout=8)        0.878   u_amber/u_execute/status_bits_mode<0>_REPLICA_10
    SLICE_X15Y17.CMUX         Tilo                  0.313   u_amber/u_execute/u_register_bank/r1<11>
                                                            u_amber/u_execute/u_register_bank/mux47511
    SLICE_X10Y18.B5           net (fanout=2)        1.049   u_amber/u_execute/u_register_bank/r9_out<5>
    SLICE_X10Y18.BMUX         Topbb                 0.361   u_amber/u_decode/o_rds_sel<0>_REPLICA_1
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_554
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_3_f7_26
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_26
    SLICE_X1Y25.B6            net (fanout=2)        1.328   u_amber/u_execute/rm<5>
    SLICE_X1Y25.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/barrel_shift_in<5>1
    SLICE_X7Y27.A6            net (fanout=12)       0.891   u_amber/u_execute/barrel_shift_in<5>
    SLICE_X7Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out132
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<0>_mmx_out311
    SLICE_X9Y26.D6            net (fanout=4)        0.600   u_amber/u_execute/u_barrel_shift/i_shift_amount<0>_mmx_out31
    SLICE_X9Y26.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X9Y26.C6            net (fanout=2)        0.126   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X9Y26.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X3Y27.C3            net (fanout=2)        1.033   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X3Y27.CMUX          Tilo                  0.313   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out31
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X3Y27.A6            net (fanout=1)        0.500   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X3Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out31
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X2Y32.B6            net (fanout=1)        0.512   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X2Y32.B             Tilo                  0.203   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out191
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X2Y32.A5            net (fanout=1)        0.222   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X2Y32.A             Tilo                  0.203   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out191
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X7Y35.C3            net (fanout=2)        0.816   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X7Y35.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<6>
                                                            u_amber/u_execute/u_alu/Mmux_b_not291
    DSP48_X0Y9.B6             net (fanout=3)        0.509   u_amber/u_execute/u_alu/b_not<6>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y23.ADDRAWRADDR12 net (fanout=32)       1.446   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y23.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.149ns (8.738ns logic, 13.411ns route)
                                                            (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.143ns (Levels of Logic = 19)
  Clock Path Skew:      -0.030ns (0.481 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X5Y24.D1            net (fanout=21)       1.242   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X5Y24.D             Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X5Y25.C1            net (fanout=34)       1.574   u_amber/u_execute/shift_amount<0>
    SLICE_X5Y25.C             Tilo                  0.259   u_amber/u_execute/barrel_shift_in<16>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>121
    SLICE_X1Y24.B6            net (fanout=4)        0.885   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out2
    SLICE_X1Y24.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073532
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>101
    SLICE_X1Y24.A5            net (fanout=2)        0.195   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out3
    SLICE_X1Y24.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073532
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735163
    SLICE_X5Y31.B6            net (fanout=1)        1.105   u_amber/u_execute/u_barrel_shift/Mmux_n0735162
    SLICE_X5Y31.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735163
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735164
    SLICE_X5Y37.B5            net (fanout=2)        0.749   u_amber/u_execute/u_barrel_shift/Mmux_n0735163
    SLICE_X5Y37.BMUX          Tilo                  0.313   u_amber/u_execute/u_alu/b_not<16>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735167
    SLICE_X5Y37.C5            net (fanout=1)        0.332   u_amber/u_execute/barrel_shift_out<16>
    SLICE_X5Y37.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/b_not<16>
                                                            u_amber/u_execute/u_alu/Mmux_b_not81
    DSP48_X0Y9.B16            net (fanout=3)        0.552   u_amber/u_execute/u_alu/b_not<16>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y23.ADDRAWRADDR12 net (fanout=32)       1.446   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y23.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.143ns (8.591ns logic, 13.552ns route)
                                                            (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.122ns (Levels of Logic = 20)
  Clock Path Skew:      -0.030ns (0.481 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X10Y24.C5           net (fanout=21)       0.887   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X10Y24.CMUX         Tilo                  0.261   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C6            net (fanout=11)       0.948   u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0968_81
    SLICE_X9Y24.B5            net (fanout=6)        1.145   u_amber/u_execute/u_barrel_shift/Mmux__n0956_91
    SLICE_X9Y24.BMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>1921
    SLICE_X9Y24.A3            net (fanout=2)        0.298   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out261
    SLICE_X9Y24.AMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>2211
    SLICE_X5Y32.D6            net (fanout=2)        0.985   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out29
    SLICE_X5Y32.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735241
    SLICE_X5Y32.C5            net (fanout=1)        0.331   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
    SLICE_X5Y32.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735247
    SLICE_X5Y39.B5            net (fanout=2)        0.782   u_amber/u_execute/u_barrel_shift/Mmux_n0735247
    SLICE_X5Y39.BMUX          Tilo                  0.313   u_amber/u_execute/u_multiply/sum34_b<2>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735249
    SLICE_X5Y39.C5            net (fanout=1)        0.332   u_amber/u_execute/barrel_shift_out<1>
    SLICE_X5Y39.CMUX          Tilo                  0.313   u_amber/u_execute/u_multiply/sum34_b<2>
                                                            u_amber/u_execute/u_alu/Mmux_b_not121
    DSP48_X0Y9.B1             net (fanout=3)        0.536   u_amber/u_execute/u_alu/b_not<1>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y23.ADDRAWRADDR12 net (fanout=32)       1.446   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y23.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.122ns (8.960ns logic, 13.162ns route)
                                                            (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer (RAMB8_X0Y22.ADDRBRDADDR12), 7304672 paths
--------------------------------------------------------------------------------
Slack:                  0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.153ns (Levels of Logic = 18)
  Clock Path Skew:      -0.031ns (0.480 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X5Y24.D1            net (fanout=21)       1.242   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X5Y24.D             Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X4Y23.D2            net (fanout=34)       0.881   u_amber/u_execute/shift_amount<0>
    SLICE_X4Y23.D             Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux__n0956_8
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n1016_7
    SLICE_X1Y27.A5            net (fanout=9)        1.227   u_amber/u_execute/u_barrel_shift/Mmux__n0956_8
    SLICE_X1Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out221
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>621
    SLICE_X4Y30.A3            net (fanout=2)        1.313   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out142
    SLICE_X4Y30.A             Tilo                  0.205   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out27
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735644
    SLICE_X5Y36.B1            net (fanout=1)        1.141   u_amber/u_execute/u_barrel_shift/Mmux_n0735643
    SLICE_X5Y36.B             Tilo                  0.259   u_amber/u_execute/u_alu/a<9>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735647
    SLICE_X5Y36.C4            net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<9>
    SLICE_X5Y36.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<9>
                                                            u_amber/u_execute/u_alu/Mmux_b_not321
    DSP48_X0Y9.B9             net (fanout=3)        0.987   u_amber/u_execute/u_alu/b_not<9>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y22.ADDRBRDADDR12 net (fanout=32)       1.425   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y22.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.153ns (8.170ns logic, 13.983ns route)
                                                            (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.138ns (Levels of Logic = 20)
  Clock Path Skew:      -0.031ns (0.480 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X10Y24.C5           net (fanout=21)       0.887   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X10Y24.CMUX         Tilo                  0.261   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C6            net (fanout=11)       0.948   u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0968_81
    SLICE_X9Y24.B5            net (fanout=6)        1.145   u_amber/u_execute/u_barrel_shift/Mmux__n0956_91
    SLICE_X9Y24.BMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>1921
    SLICE_X5Y29.D6            net (fanout=2)        0.799   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out261
    SLICE_X5Y29.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out152
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>721
    SLICE_X10Y24.B6           net (fanout=2)        0.973   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out152
    SLICE_X10Y24.B            Tilo                  0.203   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735365
    SLICE_X10Y24.A5           net (fanout=1)        0.222   u_amber/u_execute/u_barrel_shift/Mmux_n0735364
    SLICE_X10Y24.A            Tilo                  0.203   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735369
    SLICE_X9Y38.B6            net (fanout=1)        1.154   u_amber/u_execute/u_barrel_shift/Mmux_n0735368
    SLICE_X9Y38.B             Tilo                  0.259   u_amber/u_execute/u_alu/a<25>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n07353610
    SLICE_X9Y38.C4            net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<25>
    SLICE_X9Y38.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<25>
                                                            u_amber/u_execute/u_alu/Mmux_b_not181
    DSP48_X0Y9.A7             net (fanout=3)        0.354   u_amber/u_execute/u_alu/b_not<25>
    DSP48_X0Y9.P2             Tdspdo_A_P            2.847   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y22.ADDRBRDADDR12 net (fanout=32)       1.425   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y22.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.138ns (8.464ns logic, 13.674ns route)
                                                            (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode<0>_REPLICA_10 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.128ns (Levels of Logic = 20)
  Clock Path Skew:      -0.031ns (0.480 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode<0>_REPLICA_10 to u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X16Y17.DQ           Tcko                  0.408   u_amber/u_execute/status_bits_mode<0>_REPLICA_10
                                                            u_amber/u_execute/status_bits_mode<0>_REPLICA_10
    SLICE_X15Y17.C1           net (fanout=8)        0.878   u_amber/u_execute/status_bits_mode<0>_REPLICA_10
    SLICE_X15Y17.CMUX         Tilo                  0.313   u_amber/u_execute/u_register_bank/r1<11>
                                                            u_amber/u_execute/u_register_bank/mux47511
    SLICE_X10Y18.B5           net (fanout=2)        1.049   u_amber/u_execute/u_register_bank/r9_out<5>
    SLICE_X10Y18.BMUX         Topbb                 0.361   u_amber/u_decode/o_rds_sel<0>_REPLICA_1
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_554
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_3_f7_26
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_26
    SLICE_X1Y25.B6            net (fanout=2)        1.328   u_amber/u_execute/rm<5>
    SLICE_X1Y25.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/barrel_shift_in<5>1
    SLICE_X7Y27.A6            net (fanout=12)       0.891   u_amber/u_execute/barrel_shift_in<5>
    SLICE_X7Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out132
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<0>_mmx_out311
    SLICE_X9Y26.D6            net (fanout=4)        0.600   u_amber/u_execute/u_barrel_shift/i_shift_amount<0>_mmx_out31
    SLICE_X9Y26.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X9Y26.C6            net (fanout=2)        0.126   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X9Y26.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X3Y27.C3            net (fanout=2)        1.033   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X3Y27.CMUX          Tilo                  0.313   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out31
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X3Y27.A6            net (fanout=1)        0.500   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X3Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out31
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X2Y32.B6            net (fanout=1)        0.512   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X2Y32.B             Tilo                  0.203   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out191
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X2Y32.A5            net (fanout=1)        0.222   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X2Y32.A             Tilo                  0.203   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out191
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X7Y35.C3            net (fanout=2)        0.816   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X7Y35.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<6>
                                                            u_amber/u_execute/u_alu/Mmux_b_not291
    DSP48_X0Y9.B6             net (fanout=3)        0.509   u_amber/u_execute/u_alu/b_not<6>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y22.ADDRBRDADDR12 net (fanout=32)       1.425   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y22.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.128ns (8.738ns logic, 13.390ns route)
                                                            (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.122ns (Levels of Logic = 19)
  Clock Path Skew:      -0.031ns (0.480 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X5Y24.D1            net (fanout=21)       1.242   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X5Y24.D             Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X5Y25.C1            net (fanout=34)       1.574   u_amber/u_execute/shift_amount<0>
    SLICE_X5Y25.C             Tilo                  0.259   u_amber/u_execute/barrel_shift_in<16>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>121
    SLICE_X1Y24.B6            net (fanout=4)        0.885   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out2
    SLICE_X1Y24.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073532
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>101
    SLICE_X1Y24.A5            net (fanout=2)        0.195   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out3
    SLICE_X1Y24.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073532
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735163
    SLICE_X5Y31.B6            net (fanout=1)        1.105   u_amber/u_execute/u_barrel_shift/Mmux_n0735162
    SLICE_X5Y31.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735163
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735164
    SLICE_X5Y37.B5            net (fanout=2)        0.749   u_amber/u_execute/u_barrel_shift/Mmux_n0735163
    SLICE_X5Y37.BMUX          Tilo                  0.313   u_amber/u_execute/u_alu/b_not<16>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735167
    SLICE_X5Y37.C5            net (fanout=1)        0.332   u_amber/u_execute/barrel_shift_out<16>
    SLICE_X5Y37.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/b_not<16>
                                                            u_amber/u_execute/u_alu/Mmux_b_not81
    DSP48_X0Y9.B16            net (fanout=3)        0.552   u_amber/u_execute/u_alu/b_not<16>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y22.ADDRBRDADDR12 net (fanout=32)       1.425   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y22.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.122ns (8.591ns logic, 13.531ns route)
                                                            (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.101ns (Levels of Logic = 20)
  Clock Path Skew:      -0.031ns (0.480 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X10Y24.C5           net (fanout=21)       0.887   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X10Y24.CMUX         Tilo                  0.261   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C6            net (fanout=11)       0.948   u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0968_81
    SLICE_X9Y24.B5            net (fanout=6)        1.145   u_amber/u_execute/u_barrel_shift/Mmux__n0956_91
    SLICE_X9Y24.BMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>1921
    SLICE_X9Y24.A3            net (fanout=2)        0.298   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out261
    SLICE_X9Y24.AMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>2211
    SLICE_X5Y32.D6            net (fanout=2)        0.985   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out29
    SLICE_X5Y32.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735241
    SLICE_X5Y32.C5            net (fanout=1)        0.331   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
    SLICE_X5Y32.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735247
    SLICE_X5Y39.B5            net (fanout=2)        0.782   u_amber/u_execute/u_barrel_shift/Mmux_n0735247
    SLICE_X5Y39.BMUX          Tilo                  0.313   u_amber/u_execute/u_multiply/sum34_b<2>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735249
    SLICE_X5Y39.C5            net (fanout=1)        0.332   u_amber/u_execute/barrel_shift_out<1>
    SLICE_X5Y39.CMUX          Tilo                  0.313   u_amber/u_execute/u_multiply/sum34_b<2>
                                                            u_amber/u_execute/u_alu/Mmux_b_not121
    DSP48_X0Y9.B1             net (fanout=3)        0.536   u_amber/u_execute/u_alu/b_not<1>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y22.ADDRBRDADDR12 net (fanout=32)       1.425   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y22.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.101ns (8.960ns logic, 13.141ns route)
                                                            (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer (RAMB8_X1Y21.ADDRAWRADDR12), 7304436 paths
--------------------------------------------------------------------------------
Slack:                  0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.133ns (Levels of Logic = 18)
  Clock Path Skew:      -0.038ns (0.473 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X5Y24.D1            net (fanout=21)       1.242   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X5Y24.D             Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X4Y23.D2            net (fanout=34)       0.881   u_amber/u_execute/shift_amount<0>
    SLICE_X4Y23.D             Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux__n0956_8
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n1016_7
    SLICE_X1Y27.A5            net (fanout=9)        1.227   u_amber/u_execute/u_barrel_shift/Mmux__n0956_8
    SLICE_X1Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out221
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>621
    SLICE_X4Y30.A3            net (fanout=2)        1.313   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out142
    SLICE_X4Y30.A             Tilo                  0.205   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out27
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735644
    SLICE_X5Y36.B1            net (fanout=1)        1.141   u_amber/u_execute/u_barrel_shift/Mmux_n0735643
    SLICE_X5Y36.B             Tilo                  0.259   u_amber/u_execute/u_alu/a<9>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735647
    SLICE_X5Y36.C4            net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<9>
    SLICE_X5Y36.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<9>
                                                            u_amber/u_execute/u_alu/Mmux_b_not321
    DSP48_X0Y9.B9             net (fanout=3)        0.987   u_amber/u_execute/u_alu/b_not<9>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y45.C6           net (fanout=2)        0.896   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y45.C            Tilo                  0.259   u_amber/u_fetch/u_cache/miss_address<13>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address182
    RAMB8_X1Y21.ADDRAWRADDR12 net (fanout=8)        0.726   u_amber/u_fetch/u_cache/tag_address<7>
    RAMB8_X1Y21.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.133ns (8.170ns logic, 13.963ns route)
                                                            (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.118ns (Levels of Logic = 20)
  Clock Path Skew:      -0.038ns (0.473 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X10Y24.C5           net (fanout=21)       0.887   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X10Y24.CMUX         Tilo                  0.261   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C6            net (fanout=11)       0.948   u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0968_81
    SLICE_X9Y24.B5            net (fanout=6)        1.145   u_amber/u_execute/u_barrel_shift/Mmux__n0956_91
    SLICE_X9Y24.BMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>1921
    SLICE_X5Y29.D6            net (fanout=2)        0.799   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out261
    SLICE_X5Y29.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out152
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>721
    SLICE_X10Y24.B6           net (fanout=2)        0.973   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out152
    SLICE_X10Y24.B            Tilo                  0.203   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735365
    SLICE_X10Y24.A5           net (fanout=1)        0.222   u_amber/u_execute/u_barrel_shift/Mmux_n0735364
    SLICE_X10Y24.A            Tilo                  0.203   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735369
    SLICE_X9Y38.B6            net (fanout=1)        1.154   u_amber/u_execute/u_barrel_shift/Mmux_n0735368
    SLICE_X9Y38.B             Tilo                  0.259   u_amber/u_execute/u_alu/a<25>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n07353610
    SLICE_X9Y38.C4            net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<25>
    SLICE_X9Y38.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<25>
                                                            u_amber/u_execute/u_alu/Mmux_b_not181
    DSP48_X0Y9.A7             net (fanout=3)        0.354   u_amber/u_execute/u_alu/b_not<25>
    DSP48_X0Y9.P2             Tdspdo_A_P            2.847   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y45.C6           net (fanout=2)        0.896   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y45.C            Tilo                  0.259   u_amber/u_fetch/u_cache/miss_address<13>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address182
    RAMB8_X1Y21.ADDRAWRADDR12 net (fanout=8)        0.726   u_amber/u_fetch/u_cache/tag_address<7>
    RAMB8_X1Y21.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.118ns (8.464ns logic, 13.654ns route)
                                                            (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode<0>_REPLICA_10 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.108ns (Levels of Logic = 20)
  Clock Path Skew:      -0.038ns (0.473 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode<0>_REPLICA_10 to u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X16Y17.DQ           Tcko                  0.408   u_amber/u_execute/status_bits_mode<0>_REPLICA_10
                                                            u_amber/u_execute/status_bits_mode<0>_REPLICA_10
    SLICE_X15Y17.C1           net (fanout=8)        0.878   u_amber/u_execute/status_bits_mode<0>_REPLICA_10
    SLICE_X15Y17.CMUX         Tilo                  0.313   u_amber/u_execute/u_register_bank/r1<11>
                                                            u_amber/u_execute/u_register_bank/mux47511
    SLICE_X10Y18.B5           net (fanout=2)        1.049   u_amber/u_execute/u_register_bank/r9_out<5>
    SLICE_X10Y18.BMUX         Topbb                 0.361   u_amber/u_decode/o_rds_sel<0>_REPLICA_1
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_554
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_3_f7_26
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_26
    SLICE_X1Y25.B6            net (fanout=2)        1.328   u_amber/u_execute/rm<5>
    SLICE_X1Y25.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/barrel_shift_in<5>1
    SLICE_X7Y27.A6            net (fanout=12)       0.891   u_amber/u_execute/barrel_shift_in<5>
    SLICE_X7Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out132
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<0>_mmx_out311
    SLICE_X9Y26.D6            net (fanout=4)        0.600   u_amber/u_execute/u_barrel_shift/i_shift_amount<0>_mmx_out31
    SLICE_X9Y26.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X9Y26.C6            net (fanout=2)        0.126   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X9Y26.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X3Y27.C3            net (fanout=2)        1.033   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X3Y27.CMUX          Tilo                  0.313   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out31
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X3Y27.A6            net (fanout=1)        0.500   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X3Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out31
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X2Y32.B6            net (fanout=1)        0.512   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X2Y32.B             Tilo                  0.203   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out191
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X2Y32.A5            net (fanout=1)        0.222   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X2Y32.A             Tilo                  0.203   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out191
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X7Y35.C3            net (fanout=2)        0.816   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X7Y35.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<6>
                                                            u_amber/u_execute/u_alu/Mmux_b_not291
    DSP48_X0Y9.B6             net (fanout=3)        0.509   u_amber/u_execute/u_alu/b_not<6>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y45.C6           net (fanout=2)        0.896   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y45.C            Tilo                  0.259   u_amber/u_fetch/u_cache/miss_address<13>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address182
    RAMB8_X1Y21.ADDRAWRADDR12 net (fanout=8)        0.726   u_amber/u_fetch/u_cache/tag_address<7>
    RAMB8_X1Y21.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.108ns (8.738ns logic, 13.370ns route)
                                                            (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.102ns (Levels of Logic = 19)
  Clock Path Skew:      -0.038ns (0.473 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X5Y24.D1            net (fanout=21)       1.242   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X5Y24.D             Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X5Y25.C1            net (fanout=34)       1.574   u_amber/u_execute/shift_amount<0>
    SLICE_X5Y25.C             Tilo                  0.259   u_amber/u_execute/barrel_shift_in<16>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>121
    SLICE_X1Y24.B6            net (fanout=4)        0.885   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out2
    SLICE_X1Y24.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073532
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>101
    SLICE_X1Y24.A5            net (fanout=2)        0.195   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out3
    SLICE_X1Y24.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073532
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735163
    SLICE_X5Y31.B6            net (fanout=1)        1.105   u_amber/u_execute/u_barrel_shift/Mmux_n0735162
    SLICE_X5Y31.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735163
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735164
    SLICE_X5Y37.B5            net (fanout=2)        0.749   u_amber/u_execute/u_barrel_shift/Mmux_n0735163
    SLICE_X5Y37.BMUX          Tilo                  0.313   u_amber/u_execute/u_alu/b_not<16>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735167
    SLICE_X5Y37.C5            net (fanout=1)        0.332   u_amber/u_execute/barrel_shift_out<16>
    SLICE_X5Y37.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/b_not<16>
                                                            u_amber/u_execute/u_alu/Mmux_b_not81
    DSP48_X0Y9.B16            net (fanout=3)        0.552   u_amber/u_execute/u_alu/b_not<16>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y45.C6           net (fanout=2)        0.896   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y45.C            Tilo                  0.259   u_amber/u_fetch/u_cache/miss_address<13>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address182
    RAMB8_X1Y21.ADDRAWRADDR12 net (fanout=8)        0.726   u_amber/u_fetch/u_cache/tag_address<7>
    RAMB8_X1Y21.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.102ns (8.591ns logic, 13.511ns route)
                                                            (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.081ns (Levels of Logic = 20)
  Clock Path Skew:      -0.038ns (0.473 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X10Y24.C5           net (fanout=21)       0.887   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X10Y24.CMUX         Tilo                  0.261   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C6            net (fanout=11)       0.948   u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0968_81
    SLICE_X9Y24.B5            net (fanout=6)        1.145   u_amber/u_execute/u_barrel_shift/Mmux__n0956_91
    SLICE_X9Y24.BMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>1921
    SLICE_X9Y24.A3            net (fanout=2)        0.298   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out261
    SLICE_X9Y24.AMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>2211
    SLICE_X5Y32.D6            net (fanout=2)        0.985   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out29
    SLICE_X5Y32.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735241
    SLICE_X5Y32.C5            net (fanout=1)        0.331   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
    SLICE_X5Y32.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735247
    SLICE_X5Y39.B5            net (fanout=2)        0.782   u_amber/u_execute/u_barrel_shift/Mmux_n0735247
    SLICE_X5Y39.BMUX          Tilo                  0.313   u_amber/u_execute/u_multiply/sum34_b<2>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735249
    SLICE_X5Y39.C5            net (fanout=1)        0.332   u_amber/u_execute/barrel_shift_out<1>
    SLICE_X5Y39.CMUX          Tilo                  0.313   u_amber/u_execute/u_multiply/sum34_b<2>
                                                            u_amber/u_execute/u_alu/Mmux_b_not121
    DSP48_X0Y9.B1             net (fanout=3)        0.536   u_amber/u_execute/u_alu/b_not<1>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y45.C6           net (fanout=2)        0.896   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y45.C            Tilo                  0.259   u_amber/u_fetch/u_cache/miss_address<13>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address182
    RAMB8_X1Y21.ADDRAWRADDR12 net (fanout=8)        0.726   u_amber/u_fetch/u_cache/tag_address<7>
    RAMB8_X1Y21.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[0].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.081ns (8.960ns logic, 13.121ns route)
                                                            (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer (RAMB8_X0Y22.ADDRAWRADDR12), 7304672 paths
--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.125ns (Levels of Logic = 18)
  Clock Path Skew:      -0.031ns (0.480 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X5Y24.D1            net (fanout=21)       1.242   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X5Y24.D             Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X4Y23.D2            net (fanout=34)       0.881   u_amber/u_execute/shift_amount<0>
    SLICE_X4Y23.D             Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux__n0956_8
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n1016_7
    SLICE_X1Y27.A5            net (fanout=9)        1.227   u_amber/u_execute/u_barrel_shift/Mmux__n0956_8
    SLICE_X1Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out221
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>621
    SLICE_X4Y30.A3            net (fanout=2)        1.313   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out142
    SLICE_X4Y30.A             Tilo                  0.205   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out27
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735644
    SLICE_X5Y36.B1            net (fanout=1)        1.141   u_amber/u_execute/u_barrel_shift/Mmux_n0735643
    SLICE_X5Y36.B             Tilo                  0.259   u_amber/u_execute/u_alu/a<9>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735647
    SLICE_X5Y36.C4            net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<9>
    SLICE_X5Y36.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<9>
                                                            u_amber/u_execute/u_alu/Mmux_b_not321
    DSP48_X0Y9.B9             net (fanout=3)        0.987   u_amber/u_execute/u_alu/b_not<9>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y22.ADDRAWRADDR12 net (fanout=32)       1.397   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y22.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.125ns (8.170ns logic, 13.955ns route)
                                                            (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.110ns (Levels of Logic = 20)
  Clock Path Skew:      -0.031ns (0.480 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X10Y24.C5           net (fanout=21)       0.887   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X10Y24.CMUX         Tilo                  0.261   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C6            net (fanout=11)       0.948   u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0968_81
    SLICE_X9Y24.B5            net (fanout=6)        1.145   u_amber/u_execute/u_barrel_shift/Mmux__n0956_91
    SLICE_X9Y24.BMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>1921
    SLICE_X5Y29.D6            net (fanout=2)        0.799   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out261
    SLICE_X5Y29.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out152
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>721
    SLICE_X10Y24.B6           net (fanout=2)        0.973   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out152
    SLICE_X10Y24.B            Tilo                  0.203   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735365
    SLICE_X10Y24.A5           net (fanout=1)        0.222   u_amber/u_execute/u_barrel_shift/Mmux_n0735364
    SLICE_X10Y24.A            Tilo                  0.203   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735369
    SLICE_X9Y38.B6            net (fanout=1)        1.154   u_amber/u_execute/u_barrel_shift/Mmux_n0735368
    SLICE_X9Y38.B             Tilo                  0.259   u_amber/u_execute/u_alu/a<25>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n07353610
    SLICE_X9Y38.C4            net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<25>
    SLICE_X9Y38.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<25>
                                                            u_amber/u_execute/u_alu/Mmux_b_not181
    DSP48_X0Y9.A7             net (fanout=3)        0.354   u_amber/u_execute/u_alu/b_not<25>
    DSP48_X0Y9.P2             Tdspdo_A_P            2.847   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y22.ADDRAWRADDR12 net (fanout=32)       1.397   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y22.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.110ns (8.464ns logic, 13.646ns route)
                                                            (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode<0>_REPLICA_10 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.100ns (Levels of Logic = 20)
  Clock Path Skew:      -0.031ns (0.480 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode<0>_REPLICA_10 to u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X16Y17.DQ           Tcko                  0.408   u_amber/u_execute/status_bits_mode<0>_REPLICA_10
                                                            u_amber/u_execute/status_bits_mode<0>_REPLICA_10
    SLICE_X15Y17.C1           net (fanout=8)        0.878   u_amber/u_execute/status_bits_mode<0>_REPLICA_10
    SLICE_X15Y17.CMUX         Tilo                  0.313   u_amber/u_execute/u_register_bank/r1<11>
                                                            u_amber/u_execute/u_register_bank/mux47511
    SLICE_X10Y18.B5           net (fanout=2)        1.049   u_amber/u_execute/u_register_bank/r9_out<5>
    SLICE_X10Y18.BMUX         Topbb                 0.361   u_amber/u_decode/o_rds_sel<0>_REPLICA_1
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_554
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_3_f7_26
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_26
    SLICE_X1Y25.B6            net (fanout=2)        1.328   u_amber/u_execute/rm<5>
    SLICE_X1Y25.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/barrel_shift_in<5>1
    SLICE_X7Y27.A6            net (fanout=12)       0.891   u_amber/u_execute/barrel_shift_in<5>
    SLICE_X7Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out132
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<0>_mmx_out311
    SLICE_X9Y26.D6            net (fanout=4)        0.600   u_amber/u_execute/u_barrel_shift/i_shift_amount<0>_mmx_out31
    SLICE_X9Y26.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X9Y26.C6            net (fanout=2)        0.126   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X9Y26.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X3Y27.C3            net (fanout=2)        1.033   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X3Y27.CMUX          Tilo                  0.313   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out31
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X3Y27.A6            net (fanout=1)        0.500   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X3Y27.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out31
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X2Y32.B6            net (fanout=1)        0.512   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X2Y32.B             Tilo                  0.203   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out191
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X2Y32.A5            net (fanout=1)        0.222   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X2Y32.A             Tilo                  0.203   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out191
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X7Y35.C3            net (fanout=2)        0.816   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X7Y35.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/a<6>
                                                            u_amber/u_execute/u_alu/Mmux_b_not291
    DSP48_X0Y9.B6             net (fanout=3)        0.509   u_amber/u_execute/u_alu/b_not<6>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y22.ADDRAWRADDR12 net (fanout=32)       1.397   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y22.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.100ns (8.738ns logic, 13.362ns route)
                                                            (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.094ns (Levels of Logic = 19)
  Clock Path Skew:      -0.031ns (0.480 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X5Y24.D1            net (fanout=21)       1.242   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X5Y24.D             Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X5Y25.C1            net (fanout=34)       1.574   u_amber/u_execute/shift_amount<0>
    SLICE_X5Y25.C             Tilo                  0.259   u_amber/u_execute/barrel_shift_in<16>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>121
    SLICE_X1Y24.B6            net (fanout=4)        0.885   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out2
    SLICE_X1Y24.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073532
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>101
    SLICE_X1Y24.A5            net (fanout=2)        0.195   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out3
    SLICE_X1Y24.A             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073532
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735163
    SLICE_X5Y31.B6            net (fanout=1)        1.105   u_amber/u_execute/u_barrel_shift/Mmux_n0735162
    SLICE_X5Y31.B             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735163
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735164
    SLICE_X5Y37.B5            net (fanout=2)        0.749   u_amber/u_execute/u_barrel_shift/Mmux_n0735163
    SLICE_X5Y37.BMUX          Tilo                  0.313   u_amber/u_execute/u_alu/b_not<16>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735167
    SLICE_X5Y37.C5            net (fanout=1)        0.332   u_amber/u_execute/barrel_shift_out<16>
    SLICE_X5Y37.CMUX          Tilo                  0.313   u_amber/u_execute/u_alu/b_not<16>
                                                            u_amber/u_execute/u_alu/Mmux_b_not81
    DSP48_X0Y9.B16            net (fanout=3)        0.552   u_amber/u_execute/u_alu/b_not<16>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y22.ADDRAWRADDR12 net (fanout=32)       1.397   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y22.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.094ns (8.591ns logic, 13.503ns route)
                                                            (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r13_svc_0 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.073ns (Levels of Logic = 20)
  Clock Path Skew:      -0.031ns (0.480 - 0.511)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r13_svc_0 to u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y16.AQ            Tcko                  0.447   u_amber/u_execute/u_register_bank/r13_svc<3>
                                                            u_amber/u_execute/u_register_bank/r13_svc_0
    SLICE_X7Y16.A1            net (fanout=2)        0.989   u_amber/u_execute/u_register_bank/r13_svc<0>
    SLICE_X7Y16.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13<3>
                                                            u_amber/u_execute/u_register_bank/mux35211
    SLICE_X7Y18.A6            net (fanout=2)        0.313   u_amber/u_execute/u_register_bank/mux3521
    SLICE_X7Y18.A             Tilo                  0.259   u_amber/u_execute/u_register_bank/r13_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.A4            net (fanout=1)        0.669   u_amber/u_execute/u_register_bank/mux35212_REPLICA_234
    SLICE_X8Y19.BMUX          Topab                 0.376   u_amber/u_execute/status_bits_mode<0>_REPLICA_27
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X10Y24.C5           net (fanout=21)       0.887   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X10Y24.CMUX         Tilo                  0.261   u_amber/u_decode/o_rm_sel<2>_REPLICA_203
                                                            u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C6            net (fanout=11)       0.948   u_amber/u_execute/shift_amount<0>_REPLICA_157
    SLICE_X1Y25.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out181
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0968_81
    SLICE_X9Y24.B5            net (fanout=6)        1.145   u_amber/u_execute/u_barrel_shift/Mmux__n0956_91
    SLICE_X9Y24.BMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>1921
    SLICE_X9Y24.A3            net (fanout=2)        0.298   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out261
    SLICE_X9Y24.AMUX          Tilo                  0.313   u_amber/u_decode/o_barrel_shift_data_sel<1>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>2211
    SLICE_X5Y32.D6            net (fanout=2)        0.985   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out29
    SLICE_X5Y32.D             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735241
    SLICE_X5Y32.C5            net (fanout=1)        0.331   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
    SLICE_X5Y32.C             Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735241
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735247
    SLICE_X5Y39.B5            net (fanout=2)        0.782   u_amber/u_execute/u_barrel_shift/Mmux_n0735247
    SLICE_X5Y39.BMUX          Tilo                  0.313   u_amber/u_execute/u_multiply/sum34_b<2>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735249
    SLICE_X5Y39.C5            net (fanout=1)        0.332   u_amber/u_execute/barrel_shift_out<1>
    SLICE_X5Y39.CMUX          Tilo                  0.313   u_amber/u_execute/u_multiply/sum34_b<2>
                                                            u_amber/u_execute/u_alu/Mmux_b_not121
    DSP48_X0Y9.B1             net (fanout=3)        0.536   u_amber/u_execute/u_alu/b_not<1>
    DSP48_X0Y9.P2             Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y35.B6           net (fanout=1)        0.798   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y35.B            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y35.A5           net (fanout=1)        0.187   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y35.A            Tilo                  0.259   u_amber/u_decode/adex_reg
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X11Y35.C6           net (fanout=5)        0.485   u_amber/u_execute/alu_out<2>
    SLICE_X11Y35.C            Tilo                  0.259   u_amber/u_execute/Mmux__n04167_A232
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y35.AX           net (fanout=1)        0.411   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y35.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y36.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y37.BMUX         Tcinb                 0.260   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X17Y54.C6           net (fanout=2)        1.397   u_amber/u_execute/Mmux__n04167_split<11>
    SLICE_X17Y54.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/source_sel<1>711
    SLICE_X17Y54.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>71
    SLICE_X17Y54.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address81
    RAMB8_X0Y22.ADDRAWRADDR12 net (fanout=32)       1.397   u_amber/u_fetch/u_cache/data_address<7>
    RAMB8_X0Y22.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[3].u_data/u_gen[1].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.073ns (8.960ns logic, 13.113ns route)
                                                            (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_clocks_resets_pll_clk = PERIOD TIMEGRP "u_clocks_resets_pll_clk"
        TS_PLL_CLK / 0.222222222 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.376ns (period - min period limit)
  Period: 22.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer/CLKAWRCLK
  Logical resource: u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer/CLKAWRCLK
  Location pin: RAMB8_X0Y23.CLKAWRCLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 19.376ns (period - min period limit)
  Period: 22.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer/CLKBRDCLK
  Logical resource: u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer/CLKBRDCLK
  Location pin: RAMB8_X0Y23.CLKBRDCLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 19.376ns (period - min period limit)
  Period: 22.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: boot_mem32.u_boot_mem/u_mem/u_sram0/CLKA
  Logical resource: boot_mem32.u_boot_mem/u_mem/u_sram0/CLKA
  Location pin: RAMB16_X1Y32.CLKA
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 19.376ns (period - min period limit)
  Period: 22.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: boot_mem32.u_boot_mem/u_mem/u_sram1/CLKA
  Logical resource: boot_mem32.u_boot_mem/u_mem/u_sram1/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 19.376ns (period - min period limit)
  Period: 22.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: boot_mem32.u_boot_mem/u_mem/u_sram2/CLKA
  Logical resource: boot_mem32.u_boot_mem/u_mem/u_sram2/CLKA
  Location pin: RAMB16_X0Y34.CLKA
  Clock network: sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = 
PERIOD TIMEGRP         "u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" 
TS_PLL_CLK /         0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11558 paths analyzed, 1156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.128ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST (SLICE_X35Y108.AX), 121 paths
--------------------------------------------------------------------------------
Slack:                  1.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.011ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.460 - 0.489)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.AQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y90.A1      net (fanout=54)       2.144   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y90.A       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X12Y97.C5      net (fanout=25)       1.925   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X12Y97.C       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv21
    SLICE_X28Y108.B4     net (fanout=3)        1.919   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
    SLICE_X28Y108.B      Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X35Y108.AX     net (fanout=2)        0.898   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X35Y108.CLK    Tdick                 0.063   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    -------------------------------------------------  ---------------------------
    Total                                      8.011ns (1.125ns logic, 6.886ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  1.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.978ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.460 - 0.489)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.CQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X28Y90.A2      net (fanout=50)       2.111   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X28Y90.A       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X12Y97.C5      net (fanout=25)       1.925   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X12Y97.C       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv21
    SLICE_X28Y108.B4     net (fanout=3)        1.919   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
    SLICE_X28Y108.B      Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X35Y108.AX     net (fanout=2)        0.898   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X35Y108.CLK    Tdick                 0.063   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    -------------------------------------------------  ---------------------------
    Total                                      7.978ns (1.125ns logic, 6.853ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  2.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.590ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.460 - 0.489)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.CQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X26Y102.B4     net (fanout=50)       1.834   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X26Y102.B      Tilo                  0.203   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X12Y97.C2      net (fanout=21)       1.816   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X12Y97.C       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv21
    SLICE_X28Y108.B4     net (fanout=3)        1.919   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
    SLICE_X28Y108.B      Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X35Y108.AX     net (fanout=2)        0.898   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X35Y108.CLK    Tdick                 0.063   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    -------------------------------------------------  ---------------------------
    Total                                      7.590ns (1.123ns logic, 6.467ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  2.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.388ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.460 - 0.489)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.AQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X26Y102.B6     net (fanout=54)       1.632   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X26Y102.B      Tilo                  0.203   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X12Y97.C2      net (fanout=21)       1.816   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X12Y97.C       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv21
    SLICE_X28Y108.B4     net (fanout=3)        1.919   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
    SLICE_X28Y108.B      Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X35Y108.AX     net (fanout=2)        0.898   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X35Y108.CLK    Tdick                 0.063   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    -------------------------------------------------  ---------------------------
    Total                                      7.388ns (1.123ns logic, 6.265ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  2.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.460 - 0.489)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.CQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y92.B2      net (fanout=50)       1.729   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y92.B       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X12Y97.C4      net (fanout=51)       1.605   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X12Y97.C       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv21
    SLICE_X28Y108.B4     net (fanout=3)        1.919   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
    SLICE_X28Y108.B      Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X35Y108.AX     net (fanout=2)        0.898   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X35Y108.CLK    Tdick                 0.063   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    -------------------------------------------------  ---------------------------
    Total                                      7.330ns (1.179ns logic, 6.151ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1 (SLICE_X28Y108.AX), 121 paths
--------------------------------------------------------------------------------
Slack:                  2.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.749ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.239 - 0.253)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.AQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y90.A1      net (fanout=54)       2.144   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y90.A       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X12Y97.C5      net (fanout=25)       1.925   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X12Y97.C       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv21
    SLICE_X28Y108.B4     net (fanout=3)        1.919   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
    SLICE_X28Y108.B      Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X28Y108.AX     net (fanout=2)        0.563   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X28Y108.CLK    Tdick                 0.136   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1
    -------------------------------------------------  ---------------------------
    Total                                      7.749ns (1.198ns logic, 6.551ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.239 - 0.253)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.CQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X28Y90.A2      net (fanout=50)       2.111   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X28Y90.A       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X12Y97.C5      net (fanout=25)       1.925   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X12Y97.C       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv21
    SLICE_X28Y108.B4     net (fanout=3)        1.919   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
    SLICE_X28Y108.B      Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X28Y108.AX     net (fanout=2)        0.563   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X28Y108.CLK    Tdick                 0.136   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (1.198ns logic, 6.518ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  2.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.328ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.239 - 0.253)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.CQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X26Y102.B4     net (fanout=50)       1.834   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X26Y102.B      Tilo                  0.203   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X12Y97.C2      net (fanout=21)       1.816   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X12Y97.C       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv21
    SLICE_X28Y108.B4     net (fanout=3)        1.919   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
    SLICE_X28Y108.B      Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X28Y108.AX     net (fanout=2)        0.563   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X28Y108.CLK    Tdick                 0.136   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1
    -------------------------------------------------  ---------------------------
    Total                                      7.328ns (1.196ns logic, 6.132ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  2.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.126ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.239 - 0.253)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.AQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X26Y102.B6     net (fanout=54)       1.632   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X26Y102.B      Tilo                  0.203   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X12Y97.C2      net (fanout=21)       1.816   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X12Y97.C       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv21
    SLICE_X28Y108.B4     net (fanout=3)        1.919   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
    SLICE_X28Y108.B      Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X28Y108.AX     net (fanout=2)        0.563   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X28Y108.CLK    Tdick                 0.136   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1
    -------------------------------------------------  ---------------------------
    Total                                      7.126ns (1.196ns logic, 5.930ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  2.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.068ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.239 - 0.253)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.CQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y92.B2      net (fanout=50)       1.729   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y92.B       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X12Y97.C4      net (fanout=51)       1.605   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X12Y97.C       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv21
    SLICE_X28Y108.B4     net (fanout=3)        1.919   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1983_inv2
    SLICE_X28Y108.B      Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X28Y108.AX     net (fanout=2)        0.563   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
    SLICE_X28Y108.CLK    Tdick                 0.136   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1
    -------------------------------------------------  ---------------------------
    Total                                      7.068ns (1.252ns logic, 5.816ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (SLICE_X22Y103.CE), 36 paths
--------------------------------------------------------------------------------
Slack:                  2.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.230 - 0.253)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.AQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y90.A1      net (fanout=54)       2.144   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y90.A       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X13Y103.A3     net (fanout=25)       2.435   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X13Y103.A      Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv1
    SLICE_X22Y103.CE     net (fanout=1)        1.864   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv
    SLICE_X22Y103.CLK    Tceck                 0.331   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (1.242ns logic, 6.443ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  2.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.652ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.230 - 0.253)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.CQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X28Y90.A2      net (fanout=50)       2.111   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X28Y90.A       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X13Y103.A3     net (fanout=25)       2.435   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X13Y103.A      Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv1
    SLICE_X22Y103.CE     net (fanout=1)        1.864   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv
    SLICE_X22Y103.CLK    Tceck                 0.331   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    -------------------------------------------------  ---------------------------
    Total                                      7.652ns (1.242ns logic, 6.410ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  2.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.992ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.230 - 0.253)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.CQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y92.B2      net (fanout=50)       1.729   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y92.B       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X13Y103.A2     net (fanout=51)       2.103   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X13Y103.A      Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv1
    SLICE_X22Y103.CE     net (fanout=1)        1.864   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv
    SLICE_X22Y103.CLK    Tceck                 0.331   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    -------------------------------------------------  ---------------------------
    Total                                      6.992ns (1.296ns logic, 5.696ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  2.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.928ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.230 - 0.253)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.CQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X26Y102.B4     net (fanout=50)       1.834   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X26Y102.B      Tilo                  0.203   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X13Y103.A6     net (fanout=21)       1.990   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X13Y103.A      Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv1
    SLICE_X22Y103.CE     net (fanout=1)        1.864   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv
    SLICE_X22Y103.CLK    Tceck                 0.331   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    -------------------------------------------------  ---------------------------
    Total                                      6.928ns (1.240ns logic, 5.688ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  3.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.230 - 0.255)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.CQ      Tcko                  0.391   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y90.A5      net (fanout=50)       1.381   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y90.A       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X13Y103.A3     net (fanout=25)       2.435   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X13Y103.A      Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv1
    SLICE_X22Y103.CE     net (fanout=1)        1.864   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv
    SLICE_X22Y103.CLK    Tceck                 0.331   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    -------------------------------------------------  ---------------------------
    Total                                      6.866ns (1.186ns logic, 5.680ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (SLICE_X22Y103.CE), 36 paths
--------------------------------------------------------------------------------
Slack:                  2.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.230 - 0.253)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.AQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y90.A1      net (fanout=54)       2.144   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X28Y90.A       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X13Y103.A3     net (fanout=25)       2.435   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X13Y103.A      Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv1
    SLICE_X22Y103.CE     net (fanout=1)        1.864   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv
    SLICE_X22Y103.CLK    Tceck                 0.276   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (1.187ns logic, 6.443ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  2.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.597ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.230 - 0.253)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.CQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X28Y90.A2      net (fanout=50)       2.111   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X28Y90.A       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X13Y103.A3     net (fanout=25)       2.435   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X13Y103.A      Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv1
    SLICE_X22Y103.CE     net (fanout=1)        1.864   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv
    SLICE_X22Y103.CLK    Tceck                 0.276   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    -------------------------------------------------  ---------------------------
    Total                                      7.597ns (1.187ns logic, 6.410ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  2.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.230 - 0.253)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.CQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y92.B2      net (fanout=50)       1.729   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y92.B       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X13Y103.A2     net (fanout=51)       2.103   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X13Y103.A      Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv1
    SLICE_X22Y103.CE     net (fanout=1)        1.864   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv
    SLICE_X22Y103.CLK    Tceck                 0.276   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    -------------------------------------------------  ---------------------------
    Total                                      6.937ns (1.241ns logic, 5.696ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  3.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.873ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.230 - 0.253)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.CQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X26Y102.B4     net (fanout=50)       1.834   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X26Y102.B      Tilo                  0.203   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X13Y103.A6     net (fanout=21)       1.990   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X13Y103.A      Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv1
    SLICE_X22Y103.CE     net (fanout=1)        1.864   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv
    SLICE_X22Y103.CLK    Tceck                 0.276   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (1.185ns logic, 5.688ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  3.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.230 - 0.255)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.CQ      Tcko                  0.391   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y90.A5      net (fanout=50)       1.381   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X28Y90.A       Tilo                  0.205   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<0>1
    SLICE_X13Y103.A3     net (fanout=25)       2.435   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<0>
    SLICE_X13Y103.A      Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In6
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv1
    SLICE_X22Y103.CE     net (fanout=1)        1.864   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1495_inv
    SLICE_X22Y103.CLK    Tceck                 0.276   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (1.131ns logic, 5.680ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (SLICE_X28Y91.CE), 150 paths
--------------------------------------------------------------------------------
Slack:                  2.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.558ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.478 - 0.486)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y98.BMUX    Tshcko                0.461   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2
    SLICE_X31Y93.B3      net (fanout=12)       1.212   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<2>
    SLICE_X31Y93.B       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o2
    SLICE_X24Y91.A2      net (fanout=1)        0.945   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o1
    SLICE_X24Y91.AMUX    Tilo                  0.251   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o11
    SLICE_X27Y91.A3      net (fanout=1)        0.505   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o11
    SLICE_X27Y91.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o12
    SLICE_X27Y92.A6      net (fanout=1)        0.279   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o2
    SLICE_X27Y92.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_107_o_Mux_248_o111
    SLICE_X25Y90.A3      net (fanout=2)        0.672   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_107_o_Mux_248_o11
    SLICE_X25Y90.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
    SLICE_X25Y91.C1      net (fanout=2)        0.618   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
    SLICE_X25Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X25Y91.D5      net (fanout=1)        0.209   N320
    SLICE_X25Y91.D       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X28Y91.CE      net (fanout=2)        0.517   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X28Y91.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.558ns (2.601ns logic, 4.957ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  2.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.400ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.478 - 0.486)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y98.AQ      Tcko                  0.391   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1
    SLICE_X31Y93.B2      net (fanout=11)       1.124   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<1>
    SLICE_X31Y93.B       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o2
    SLICE_X24Y91.A2      net (fanout=1)        0.945   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o1
    SLICE_X24Y91.AMUX    Tilo                  0.251   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o11
    SLICE_X27Y91.A3      net (fanout=1)        0.505   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o11
    SLICE_X27Y91.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o12
    SLICE_X27Y92.A6      net (fanout=1)        0.279   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o2
    SLICE_X27Y92.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_107_o_Mux_248_o111
    SLICE_X25Y90.A3      net (fanout=2)        0.672   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_107_o_Mux_248_o11
    SLICE_X25Y90.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
    SLICE_X25Y91.C1      net (fanout=2)        0.618   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
    SLICE_X25Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X25Y91.D5      net (fanout=1)        0.209   N320
    SLICE_X25Y91.D       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X28Y91.CE      net (fanout=2)        0.517   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X28Y91.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.400ns (2.531ns logic, 4.869ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  2.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.383ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.478 - 0.486)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y98.CMUX    Tshcko                0.461   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3
    SLICE_X31Y93.B6      net (fanout=11)       1.037   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<3>
    SLICE_X31Y93.B       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o2
    SLICE_X24Y91.A2      net (fanout=1)        0.945   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o1
    SLICE_X24Y91.AMUX    Tilo                  0.251   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o11
    SLICE_X27Y91.A3      net (fanout=1)        0.505   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o11
    SLICE_X27Y91.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o12
    SLICE_X27Y92.A6      net (fanout=1)        0.279   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o2
    SLICE_X27Y92.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_107_o_Mux_248_o111
    SLICE_X25Y90.A3      net (fanout=2)        0.672   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_107_o_Mux_248_o11
    SLICE_X25Y90.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
    SLICE_X25Y91.C1      net (fanout=2)        0.618   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
    SLICE_X25Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X25Y91.D5      net (fanout=1)        0.209   N320
    SLICE_X25Y91.D       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X28Y91.CE      net (fanout=2)        0.517   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X28Y91.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.383ns (2.601ns logic, 4.782ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  2.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.353ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.AQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X31Y93.B1      net (fanout=6)        1.060   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X31Y93.B       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o2
    SLICE_X24Y91.A2      net (fanout=1)        0.945   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o1
    SLICE_X24Y91.AMUX    Tilo                  0.251   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o11
    SLICE_X27Y91.A3      net (fanout=1)        0.505   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o11
    SLICE_X27Y91.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o12
    SLICE_X27Y92.A6      net (fanout=1)        0.279   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o2
    SLICE_X27Y92.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_107_o_Mux_248_o111
    SLICE_X25Y90.A3      net (fanout=2)        0.672   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_107_o_Mux_248_o11
    SLICE_X25Y90.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
    SLICE_X25Y91.C1      net (fanout=2)        0.618   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
    SLICE_X25Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X25Y91.D5      net (fanout=1)        0.209   N320
    SLICE_X25Y91.D       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X28Y91.CE      net (fanout=2)        0.517   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X28Y91.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.353ns (2.548ns logic, 4.805ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  2.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.264ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.478 - 0.486)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y98.BQ      Tcko                  0.391   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4
    SLICE_X24Y91.A4      net (fanout=15)       2.192   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<4>
    SLICE_X24Y91.AMUX    Tilo                  0.251   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o11
    SLICE_X27Y91.A3      net (fanout=1)        0.505   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o11
    SLICE_X27Y91.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o12
    SLICE_X27Y92.A6      net (fanout=1)        0.279   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o2
    SLICE_X27Y92.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_107_o_Mux_248_o111
    SLICE_X25Y90.A3      net (fanout=2)        0.672   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_107_o_Mux_248_o11
    SLICE_X25Y90.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
    SLICE_X25Y91.C1      net (fanout=2)        0.618   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv211
    SLICE_X25Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X25Y91.D5      net (fanout=1)        0.209   N320
    SLICE_X25Y91.D       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X28Y91.CE      net (fanout=2)        0.517   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X28Y91.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.264ns (2.272ns logic, 4.992ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_PLL_CLK /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: u_ddr3/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: u_ddr3/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: u_ddr3/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: u_ddr3/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X40Y109.CLK
  Clock network: u_ddr3/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X40Y109.SR
  Clock network: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/CK
  Location pin: SLICE_X40Y109.CLK
  Clock network: u_ddr3/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr3_memc3_infrastructure_inst_clk_2x_180 = PERIOD 
TIMEGRP         "u_ddr3_memc3_infrastructure_inst_clk_2x_180" TS_PLL_CLK / 4 
PHASE         0.625 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "u_ddr3_memc3_infrastructure_inst_clk_2x_180" TS_PLL_CLK / 4 PHASE
        0.625 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.250ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: u_ddr3/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr3_memc3_infrastructure_inst_clk_2x_0 = PERIOD 
TIMEGRP         "u_ddr3_memc3_infrastructure_inst_clk_2x_0" TS_PLL_CLK / 4 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "u_ddr3_memc3_infrastructure_inst_clk_2x_0" TS_PLL_CLK / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.250ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: u_ddr3/c3_sysclk_2x
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PLL_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PLL_CLK                     |      5.000ns|      2.800ns|      4.996ns|            0|            0|            0|   3065829568|
| TS_u_clocks_resets_pll_clk    |     22.500ns|     22.327ns|          N/A|            0|            0|   3065818010|            0|
| TS_u_ddr3_memc3_infrastructure|     10.000ns|      8.128ns|          N/A|            0|            0|        11558|            0|
| _inst_mcb_drp_clk_bufg_in     |             |             |             |             |             |             |             |
| TS_u_ddr3_memc3_infrastructure|      1.250ns|      1.249ns|          N/A|            0|            0|            0|            0|
| _inst_clk_2x_180              |             |             |             |             |             |             |             |
| TS_u_ddr3_memc3_infrastructure|      1.250ns|      1.249ns|          N/A|            0|            0|            0|            0|
| _inst_clk_2x_0                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock brd_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brd_clk_n      |   22.327|         |         |         |
brd_clk_p      |   22.327|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brd_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brd_clk_n      |   22.327|         |         |         |
brd_clk_p      |   22.327|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mrx_clk_pad_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mrx_clk_pad_i  |   10.543|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mtx_clk_pad_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mtx_clk_pad_i  |    8.962|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3065935438 paths, 0 nets, and 41862 connections

Design statistics:
   Minimum period:  22.327ns{1}   (Maximum frequency:  44.789MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar  7 12:39:48 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 271 MB



