

================================================================
== Vitis HLS Report for 'systolic_tile_modulate_Loop_l_data_load_k8_proc21'
================================================================
* Date:           Mon Nov  4 21:47:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.541 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_data_load_k8_l_S_n_1_n  |       65|       65|         3|          1|          1|    64|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       85|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       43|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      162|    -|
|Register             |        -|     -|      289|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      289|      290|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_32_1_1_U18  |sparsemux_17_3_32_1_1  |        0|   0|  0|  43|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|   0|  0|  43|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln578_1_fu_356_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln578_fu_368_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln583_fu_419_p2               |         +|   0|  0|  12|           4|           1|
    |ap_condition_329                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_498                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln578_fu_350_p2              |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln583_fu_374_p2              |      icmp|   0|  0|  12|           4|           5|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln578_fu_380_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln578_1_fu_394_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln578_fu_386_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  85|          34|          28|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_fifo_blk_n                          |   9|          2|    1|          2|
    |B_fifo_10_blk_n                       |   9|          2|    1|          2|
    |B_fifo_12_blk_n                       |   9|          2|    1|          2|
    |B_fifo_14_blk_n                       |   9|          2|    1|          2|
    |B_fifo_2_blk_n                        |   9|          2|    1|          2|
    |B_fifo_4_blk_n                        |   9|          2|    1|          2|
    |B_fifo_6_blk_n                        |   9|          2|    1|          2|
    |B_fifo_8_blk_n                        |   9|          2|    1|          2|
    |B_fifo_blk_n                          |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_k8_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_n_load               |   9|          2|    4|          8|
    |indvar_flatten_fu_106                 |   9|          2|    7|         14|
    |k8_fu_102                             |   9|          2|    4|          8|
    |n_fu_98                               |   9|          2|    4|          8|
    |real_start                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 162|         36|   42|         84|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln578_reg_629                 |   1|   0|    1|          0|
    |indvar_flatten_fu_106              |   7|   0|    7|          0|
    |k8_fu_102                          |   4|   0|    4|          0|
    |n_fu_98                            |   4|   0|    4|          0|
    |or_ln578_reg_633                   |   1|   0|    1|          0|
    |or_ln578_reg_633_pp0_iter1_reg     |   1|   0|    1|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |trunc_ln583_reg_682                |   3|   0|    3|          0|
    |trunc_ln583_reg_682_pp0_iter1_reg  |   3|   0|    3|          0|
    |v168_0_addr_reg_637                |   3|   0|    3|          0|
    |v169_0_load15_fu_138               |  32|   0|   32|          0|
    |v169_1_load13_fu_134               |  32|   0|   32|          0|
    |v169_2_load11_fu_130               |  32|   0|   32|          0|
    |v169_3_load9_fu_126                |  32|   0|   32|          0|
    |v169_4_load7_fu_122                |  32|   0|   32|          0|
    |v169_5_load5_fu_118                |  32|   0|   32|          0|
    |v169_6_load3_fu_114                |  32|   0|   32|          0|
    |v169_7_load1_fu_110                |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 289|   0|  289|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  systolic_tile_modulate_Loop_l_data_load_k8_proc21|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  systolic_tile_modulate_Loop_l_data_load_k8_proc21|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  systolic_tile_modulate_Loop_l_data_load_k8_proc21|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  systolic_tile_modulate_Loop_l_data_load_k8_proc21|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  systolic_tile_modulate_Loop_l_data_load_k8_proc21|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  systolic_tile_modulate_Loop_l_data_load_k8_proc21|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  systolic_tile_modulate_Loop_l_data_load_k8_proc21|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  systolic_tile_modulate_Loop_l_data_load_k8_proc21|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  systolic_tile_modulate_Loop_l_data_load_k8_proc21|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  systolic_tile_modulate_Loop_l_data_load_k8_proc21|  return value|
|A_fifo_din                |  out|   32|     ap_fifo|                                             A_fifo|       pointer|
|A_fifo_num_data_valid     |   in|    3|     ap_fifo|                                             A_fifo|       pointer|
|A_fifo_fifo_cap           |   in|    3|     ap_fifo|                                             A_fifo|       pointer|
|A_fifo_full_n             |   in|    1|     ap_fifo|                                             A_fifo|       pointer|
|A_fifo_write              |  out|    1|     ap_fifo|                                             A_fifo|       pointer|
|B_fifo_12_din             |  out|   32|     ap_fifo|                                          B_fifo_12|       pointer|
|B_fifo_12_num_data_valid  |   in|    5|     ap_fifo|                                          B_fifo_12|       pointer|
|B_fifo_12_fifo_cap        |   in|    5|     ap_fifo|                                          B_fifo_12|       pointer|
|B_fifo_12_full_n          |   in|    1|     ap_fifo|                                          B_fifo_12|       pointer|
|B_fifo_12_write           |  out|    1|     ap_fifo|                                          B_fifo_12|       pointer|
|B_fifo_10_din             |  out|   32|     ap_fifo|                                          B_fifo_10|       pointer|
|B_fifo_10_num_data_valid  |   in|    5|     ap_fifo|                                          B_fifo_10|       pointer|
|B_fifo_10_fifo_cap        |   in|    5|     ap_fifo|                                          B_fifo_10|       pointer|
|B_fifo_10_full_n          |   in|    1|     ap_fifo|                                          B_fifo_10|       pointer|
|B_fifo_10_write           |  out|    1|     ap_fifo|                                          B_fifo_10|       pointer|
|B_fifo_8_din              |  out|   32|     ap_fifo|                                           B_fifo_8|       pointer|
|B_fifo_8_num_data_valid   |   in|    5|     ap_fifo|                                           B_fifo_8|       pointer|
|B_fifo_8_fifo_cap         |   in|    5|     ap_fifo|                                           B_fifo_8|       pointer|
|B_fifo_8_full_n           |   in|    1|     ap_fifo|                                           B_fifo_8|       pointer|
|B_fifo_8_write            |  out|    1|     ap_fifo|                                           B_fifo_8|       pointer|
|B_fifo_6_din              |  out|   32|     ap_fifo|                                           B_fifo_6|       pointer|
|B_fifo_6_num_data_valid   |   in|    5|     ap_fifo|                                           B_fifo_6|       pointer|
|B_fifo_6_fifo_cap         |   in|    5|     ap_fifo|                                           B_fifo_6|       pointer|
|B_fifo_6_full_n           |   in|    1|     ap_fifo|                                           B_fifo_6|       pointer|
|B_fifo_6_write            |  out|    1|     ap_fifo|                                           B_fifo_6|       pointer|
|B_fifo_4_din              |  out|   32|     ap_fifo|                                           B_fifo_4|       pointer|
|B_fifo_4_num_data_valid   |   in|    5|     ap_fifo|                                           B_fifo_4|       pointer|
|B_fifo_4_fifo_cap         |   in|    5|     ap_fifo|                                           B_fifo_4|       pointer|
|B_fifo_4_full_n           |   in|    1|     ap_fifo|                                           B_fifo_4|       pointer|
|B_fifo_4_write            |  out|    1|     ap_fifo|                                           B_fifo_4|       pointer|
|B_fifo_2_din              |  out|   32|     ap_fifo|                                           B_fifo_2|       pointer|
|B_fifo_2_num_data_valid   |   in|    5|     ap_fifo|                                           B_fifo_2|       pointer|
|B_fifo_2_fifo_cap         |   in|    5|     ap_fifo|                                           B_fifo_2|       pointer|
|B_fifo_2_full_n           |   in|    1|     ap_fifo|                                           B_fifo_2|       pointer|
|B_fifo_2_write            |  out|    1|     ap_fifo|                                           B_fifo_2|       pointer|
|B_fifo_din                |  out|   32|     ap_fifo|                                             B_fifo|       pointer|
|B_fifo_num_data_valid     |   in|    5|     ap_fifo|                                             B_fifo|       pointer|
|B_fifo_fifo_cap           |   in|    5|     ap_fifo|                                             B_fifo|       pointer|
|B_fifo_full_n             |   in|    1|     ap_fifo|                                             B_fifo|       pointer|
|B_fifo_write              |  out|    1|     ap_fifo|                                             B_fifo|       pointer|
|B_fifo_14_din             |  out|   32|     ap_fifo|                                          B_fifo_14|       pointer|
|B_fifo_14_num_data_valid  |   in|    5|     ap_fifo|                                          B_fifo_14|       pointer|
|B_fifo_14_fifo_cap        |   in|    5|     ap_fifo|                                          B_fifo_14|       pointer|
|B_fifo_14_full_n          |   in|    1|     ap_fifo|                                          B_fifo_14|       pointer|
|B_fifo_14_write           |  out|    1|     ap_fifo|                                          B_fifo_14|       pointer|
|v168_0_address0           |  out|    3|   ap_memory|                                             v168_0|         array|
|v168_0_ce0                |  out|    1|   ap_memory|                                             v168_0|         array|
|v168_0_q0                 |   in|   32|   ap_memory|                                             v168_0|         array|
|v169_0_address0           |  out|    3|   ap_memory|                                             v169_0|         array|
|v169_0_ce0                |  out|    1|   ap_memory|                                             v169_0|         array|
|v169_0_q0                 |   in|   32|   ap_memory|                                             v169_0|         array|
|v169_1_address0           |  out|    3|   ap_memory|                                             v169_1|         array|
|v169_1_ce0                |  out|    1|   ap_memory|                                             v169_1|         array|
|v169_1_q0                 |   in|   32|   ap_memory|                                             v169_1|         array|
|v169_2_address0           |  out|    3|   ap_memory|                                             v169_2|         array|
|v169_2_ce0                |  out|    1|   ap_memory|                                             v169_2|         array|
|v169_2_q0                 |   in|   32|   ap_memory|                                             v169_2|         array|
|v169_3_address0           |  out|    3|   ap_memory|                                             v169_3|         array|
|v169_3_ce0                |  out|    1|   ap_memory|                                             v169_3|         array|
|v169_3_q0                 |   in|   32|   ap_memory|                                             v169_3|         array|
|v169_4_address0           |  out|    3|   ap_memory|                                             v169_4|         array|
|v169_4_ce0                |  out|    1|   ap_memory|                                             v169_4|         array|
|v169_4_q0                 |   in|   32|   ap_memory|                                             v169_4|         array|
|v169_5_address0           |  out|    3|   ap_memory|                                             v169_5|         array|
|v169_5_ce0                |  out|    1|   ap_memory|                                             v169_5|         array|
|v169_5_q0                 |   in|   32|   ap_memory|                                             v169_5|         array|
|v169_6_address0           |  out|    3|   ap_memory|                                             v169_6|         array|
|v169_6_ce0                |  out|    1|   ap_memory|                                             v169_6|         array|
|v169_6_q0                 |   in|   32|   ap_memory|                                             v169_6|         array|
|v169_7_address0           |  out|    3|   ap_memory|                                             v169_7|         array|
|v169_7_ce0                |  out|    1|   ap_memory|                                             v169_7|         array|
|v169_7_q0                 |   in|   32|   ap_memory|                                             v169_7|         array|
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k8 = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 7 'alloca' 'k8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%v169_7_load1 = alloca i32 1"   --->   Operation 9 'alloca' 'v169_7_load1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v169_6_load3 = alloca i32 1"   --->   Operation 10 'alloca' 'v169_6_load3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%v169_5_load5 = alloca i32 1"   --->   Operation 11 'alloca' 'v169_5_load5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v169_4_load7 = alloca i32 1"   --->   Operation 12 'alloca' 'v169_4_load7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v169_3_load9 = alloca i32 1"   --->   Operation 13 'alloca' 'v169_3_load9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v169_2_load11 = alloca i32 1"   --->   Operation 14 'alloca' 'v169_2_load11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v169_1_load13 = alloca i32 1"   --->   Operation 15 'alloca' 'v169_1_load13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v169_0_load15 = alloca i32 1"   --->   Operation 16 'alloca' 'v169_0_load15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_14, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_12, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_10, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_8, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_6, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_4, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln578 = store i4 0, i4 %k8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 27 'store' 'store_ln578' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln583 = store i4 0, i4 %n" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 28 'store' 'store_ln583' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %V.i4144.exit"   --->   Operation 30 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%icmp_ln578 = icmp_eq  i7 %indvar_flatten_load, i7 64" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 32 'icmp' 'icmp_ln578' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln578_1 = add i7 %indvar_flatten_load, i7 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 33 'add' 'add_ln578_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln578 = br i1 %icmp_ln578, void %for.inc45, void %for.end47.exitStub" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 34 'br' 'br_ln578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%n_load = load i4 %n" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 35 'load' 'n_load' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%k8_load = load i4 %k8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 36 'load' 'k8_load' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln578 = add i4 %k8_load, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 37 'add' 'add_ln578' <Predicate = (!icmp_ln578)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_data_load_k8_l_S_n_1_n_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%icmp_ln583 = icmp_eq  i4 %n_load, i4 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 40 'icmp' 'icmp_ln583' <Predicate = (!icmp_ln578)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.12ns)   --->   "%or_ln578 = or i1 %icmp_ln583, i1 %first_iter_0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 41 'or' 'or_ln578' <Predicate = (!icmp_ln578)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.35ns)   --->   "%select_ln578 = select i1 %icmp_ln583, i4 0, i4 %n_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 42 'select' 'select_ln578' <Predicate = (!icmp_ln578)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.35ns)   --->   "%select_ln578_1 = select i1 %icmp_ln583, i4 %add_ln578, i4 %k8_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 43 'select' 'select_ln578_1' <Predicate = (!icmp_ln578)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i4 %select_ln578_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 44 'zext' 'zext_ln578' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v168_0_addr = getelementptr i32 %v168_0, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:580]   --->   Operation 45 'getelementptr' 'v168_0_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v169_0_addr = getelementptr i32 %v169_0, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 46 'getelementptr' 'v169_0_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%v169_1_addr = getelementptr i32 %v169_1, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 47 'getelementptr' 'v169_1_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%v169_2_addr = getelementptr i32 %v169_2, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 48 'getelementptr' 'v169_2_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%v169_3_addr = getelementptr i32 %v169_3, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 49 'getelementptr' 'v169_3_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%v169_4_addr = getelementptr i32 %v169_4, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 50 'getelementptr' 'v169_4_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v169_5_addr = getelementptr i32 %v169_5, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 51 'getelementptr' 'v169_5_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%v169_6_addr = getelementptr i32 %v169_6, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 52 'getelementptr' 'v169_6_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%v169_7_addr = getelementptr i32 %v169_7, i64 0, i64 %zext_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 53 'getelementptr' 'v169_7_addr' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln583 = br i1 %or_ln578, void %for.inc42.split, void %for.first.iter.for.inc42" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 54 'br' 'br_ln583' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.69ns)   --->   "%v169_0_load = load i3 %v169_0_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 55 'load' 'v169_0_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 56 [2/2] (0.69ns)   --->   "%v169_1_load = load i3 %v169_1_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 56 'load' 'v169_1_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 57 [2/2] (0.69ns)   --->   "%v169_2_load = load i3 %v169_2_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 57 'load' 'v169_2_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 58 [2/2] (0.69ns)   --->   "%v169_3_load = load i3 %v169_3_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 58 'load' 'v169_3_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 59 [2/2] (0.69ns)   --->   "%v169_4_load = load i3 %v169_4_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 59 'load' 'v169_4_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 60 [2/2] (0.69ns)   --->   "%v169_5_load = load i3 %v169_5_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 60 'load' 'v169_5_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 61 [2/2] (0.69ns)   --->   "%v169_6_load = load i3 %v169_6_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 61 'load' 'v169_6_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 62 [2/2] (0.69ns)   --->   "%v169_7_load = load i3 %v169_7_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 62 'load' 'v169_7_load' <Predicate = (!icmp_ln578 & or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i4 %select_ln578" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 63 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.67ns)   --->   "%switch_ln585 = switch i3 %trunc_ln583, void %V.i4144.case.7, i3 0, void %V.i4144.case.0, i3 1, void %V.i4144.case.1, i3 2, void %V.i4144.case.2, i3 3, void %V.i4144.case.3, i3 4, void %V.i4144.case.4, i3 5, void %V.i4144.case.5, i3 6, void %V.i4144.case.6" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 64 'switch' 'switch_ln585' <Predicate = (!icmp_ln578)> <Delay = 0.67>
ST_1 : Operation 65 [1/1] (0.70ns)   --->   "%add_ln583 = add i4 %select_ln578, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 65 'add' 'add_ln583' <Predicate = (!icmp_ln578)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln578 = store i7 %add_ln578_1, i7 %indvar_flatten" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 66 'store' 'store_ln578' <Predicate = (!icmp_ln578)> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln578 = store i4 %select_ln578_1, i4 %k8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 67 'store' 'store_ln578' <Predicate = (!icmp_ln578)> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln583 = store i4 %add_ln583, i4 %n" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 68 'store' 'store_ln583' <Predicate = (!icmp_ln578)> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln583 = br void %for.inc42" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 69 'br' 'br_ln583' <Predicate = (!icmp_ln578)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 70 [2/2] (0.69ns)   --->   "%v177 = load i3 %v168_0_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:580]   --->   Operation 70 'load' 'v177' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 71 [1/2] (0.69ns)   --->   "%v169_0_load = load i3 %v169_0_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 71 'load' 'v169_0_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 72 [1/2] (0.69ns)   --->   "%v169_1_load = load i3 %v169_1_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 72 'load' 'v169_1_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 73 [1/2] (0.69ns)   --->   "%v169_2_load = load i3 %v169_2_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 73 'load' 'v169_2_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 74 [1/2] (0.69ns)   --->   "%v169_3_load = load i3 %v169_3_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 74 'load' 'v169_3_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 75 [1/2] (0.69ns)   --->   "%v169_4_load = load i3 %v169_4_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 75 'load' 'v169_4_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 76 [1/2] (0.69ns)   --->   "%v169_5_load = load i3 %v169_5_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 76 'load' 'v169_5_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 77 [1/2] (0.69ns)   --->   "%v169_6_load = load i3 %v169_6_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 77 'load' 'v169_6_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 78 [1/2] (0.69ns)   --->   "%v169_7_load = load i3 %v169_7_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 78 'load' 'v169_7_load' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_0_load, i32 %v169_0_load15" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 79 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_1_load, i32 %v169_1_load13" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 80 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_2_load, i32 %v169_2_load11" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 81 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_3_load, i32 %v169_3_load9" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 82 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_4_load, i32 %v169_4_load7" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 83 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_5_load, i32 %v169_5_load5" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 84 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_6_load, i32 %v169_6_load3" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 85 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln578 = store i32 %v169_7_load, i32 %v169_7_load1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578]   --->   Operation 86 'store' 'store_ln578' <Predicate = (or_ln578)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = (icmp_ln578)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.09>
ST_3 : Operation 87 [1/2] (0.69ns)   --->   "%v177 = load i3 %v168_0_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:580]   --->   Operation 87 'load' 'v177' <Predicate = (or_ln578)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln581 = bitcast i32 %v177" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:581]   --->   Operation 88 'bitcast' 'bitcast_ln581' <Predicate = (or_ln578)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.39ns)   --->   "%write_ln581 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %A_fifo, i32 %bitcast_ln581" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:581]   --->   Operation 89 'write' 'write_ln581' <Predicate = (or_ln578)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln583 = br void %for.inc42.split" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 90 'br' 'br_ln583' <Predicate = (or_ln578)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%v169_7_load_1 = load i32 %v169_7_load1"   --->   Operation 91 'load' 'v169_7_load_1' <Predicate = (trunc_ln583 == 7)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%v169_6_load_1 = load i32 %v169_6_load3"   --->   Operation 92 'load' 'v169_6_load_1' <Predicate = (trunc_ln583 == 6)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%v169_5_load_1 = load i32 %v169_5_load5"   --->   Operation 93 'load' 'v169_5_load_1' <Predicate = (trunc_ln583 == 5)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%v169_4_load_1 = load i32 %v169_4_load7"   --->   Operation 94 'load' 'v169_4_load_1' <Predicate = (trunc_ln583 == 4)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%v169_3_load_1 = load i32 %v169_3_load9"   --->   Operation 95 'load' 'v169_3_load_1' <Predicate = (trunc_ln583 == 3)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%v169_2_load_1 = load i32 %v169_2_load11"   --->   Operation 96 'load' 'v169_2_load_1' <Predicate = (trunc_ln583 == 2)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%v169_1_load_1 = load i32 %v169_1_load13"   --->   Operation 97 'load' 'v169_1_load_1' <Predicate = (trunc_ln583 == 1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%v169_0_load_1 = load i32 %v169_0_load15"   --->   Operation 98 'load' 'v169_0_load_1' <Predicate = (trunc_ln583 == 0)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln583 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583]   --->   Operation 99 'specpipeline' 'specpipeline_ln583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.58ns)   --->   "%v179 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8f32.f32.i3, i3 0, i32 %v169_0_load_1, i3 1, i32 %v169_1_load_1, i3 2, i32 %v169_2_load_1, i3 3, i32 %v169_3_load_1, i3 4, i32 %v169_4_load_1, i3 5, i32 %v169_5_load_1, i3 6, i32 %v169_6_load_1, i3 7, i32 %v169_7_load_1, i32 <undef>, i3 %trunc_ln583" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:584]   --->   Operation 100 'sparsemux' 'v179' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln585 = bitcast i32 %v179" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 101 'bitcast' 'bitcast_ln585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_12, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 102 'write' 'write_ln585' <Predicate = (trunc_ln583 == 6)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 103 'br' 'br_ln585' <Predicate = (trunc_ln583 == 6)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_10, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 104 'write' 'write_ln585' <Predicate = (trunc_ln583 == 5)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 105 'br' 'br_ln585' <Predicate = (trunc_ln583 == 5)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_8, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 106 'write' 'write_ln585' <Predicate = (trunc_ln583 == 4)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 107 'br' 'br_ln585' <Predicate = (trunc_ln583 == 4)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_6, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 108 'write' 'write_ln585' <Predicate = (trunc_ln583 == 3)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 109 'br' 'br_ln585' <Predicate = (trunc_ln583 == 3)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_4, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 110 'write' 'write_ln585' <Predicate = (trunc_ln583 == 2)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 111 'br' 'br_ln585' <Predicate = (trunc_ln583 == 2)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_2, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 112 'write' 'write_ln585' <Predicate = (trunc_ln583 == 1)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 113 'br' 'br_ln585' <Predicate = (trunc_ln583 == 1)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 114 'write' 'write_ln585' <Predicate = (trunc_ln583 == 0)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 115 'br' 'br_ln585' <Predicate = (trunc_ln583 == 0)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.43ns)   --->   "%write_ln585 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_14, i32 %bitcast_ln585" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 116 'write' 'write_ln585' <Predicate = (trunc_ln583 == 7)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln585 = br void %V.i4144.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:585]   --->   Operation 117 'br' 'br_ln585' <Predicate = (trunc_ln583 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v168_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v169_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v169_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v169_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v169_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v169_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v169_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v169_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v169_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 0100]
k8                    (alloca           ) [ 0100]
indvar_flatten        (alloca           ) [ 0100]
v169_7_load1          (alloca           ) [ 0111]
v169_6_load3          (alloca           ) [ 0111]
v169_5_load5          (alloca           ) [ 0111]
v169_4_load7          (alloca           ) [ 0111]
v169_3_load9          (alloca           ) [ 0111]
v169_2_load11         (alloca           ) [ 0111]
v169_1_load13         (alloca           ) [ 0111]
v169_0_load15         (alloca           ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln578           (store            ) [ 0000]
store_ln583           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
first_iter_0          (phi              ) [ 0100]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln578            (icmp             ) [ 0111]
add_ln578_1           (add              ) [ 0000]
br_ln578              (br               ) [ 0000]
n_load                (load             ) [ 0000]
k8_load               (load             ) [ 0000]
add_ln578             (add              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
icmp_ln583            (icmp             ) [ 0000]
or_ln578              (or               ) [ 0111]
select_ln578          (select           ) [ 0000]
select_ln578_1        (select           ) [ 0000]
zext_ln578            (zext             ) [ 0000]
v168_0_addr           (getelementptr    ) [ 0111]
v169_0_addr           (getelementptr    ) [ 0110]
v169_1_addr           (getelementptr    ) [ 0110]
v169_2_addr           (getelementptr    ) [ 0110]
v169_3_addr           (getelementptr    ) [ 0110]
v169_4_addr           (getelementptr    ) [ 0110]
v169_5_addr           (getelementptr    ) [ 0110]
v169_6_addr           (getelementptr    ) [ 0110]
v169_7_addr           (getelementptr    ) [ 0110]
br_ln583              (br               ) [ 0000]
trunc_ln583           (trunc            ) [ 0111]
switch_ln585          (switch           ) [ 0000]
add_ln583             (add              ) [ 0000]
store_ln578           (store            ) [ 0000]
store_ln578           (store            ) [ 0000]
store_ln583           (store            ) [ 0000]
br_ln583              (br               ) [ 0100]
v169_0_load           (load             ) [ 0000]
v169_1_load           (load             ) [ 0000]
v169_2_load           (load             ) [ 0000]
v169_3_load           (load             ) [ 0000]
v169_4_load           (load             ) [ 0000]
v169_5_load           (load             ) [ 0000]
v169_6_load           (load             ) [ 0000]
v169_7_load           (load             ) [ 0000]
store_ln578           (store            ) [ 0000]
store_ln578           (store            ) [ 0000]
store_ln578           (store            ) [ 0000]
store_ln578           (store            ) [ 0000]
store_ln578           (store            ) [ 0000]
store_ln578           (store            ) [ 0000]
store_ln578           (store            ) [ 0000]
store_ln578           (store            ) [ 0000]
v177                  (load             ) [ 0000]
bitcast_ln581         (bitcast          ) [ 0000]
write_ln581           (write            ) [ 0000]
br_ln583              (br               ) [ 0000]
v169_7_load_1         (load             ) [ 0000]
v169_6_load_1         (load             ) [ 0000]
v169_5_load_1         (load             ) [ 0000]
v169_4_load_1         (load             ) [ 0000]
v169_3_load_1         (load             ) [ 0000]
v169_2_load_1         (load             ) [ 0000]
v169_1_load_1         (load             ) [ 0000]
v169_0_load_1         (load             ) [ 0000]
specpipeline_ln583    (specpipeline     ) [ 0000]
v179                  (sparsemux        ) [ 0000]
bitcast_ln585         (bitcast          ) [ 0000]
write_ln585           (write            ) [ 0000]
br_ln585              (br               ) [ 0000]
write_ln585           (write            ) [ 0000]
br_ln585              (br               ) [ 0000]
write_ln585           (write            ) [ 0000]
br_ln585              (br               ) [ 0000]
write_ln585           (write            ) [ 0000]
br_ln585              (br               ) [ 0000]
write_ln585           (write            ) [ 0000]
br_ln585              (br               ) [ 0000]
write_ln585           (write            ) [ 0000]
br_ln585              (br               ) [ 0000]
write_ln585           (write            ) [ 0000]
br_ln585              (br               ) [ 0000]
write_ln585           (write            ) [ 0000]
br_ln585              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v168_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v168_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v169_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v169_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v169_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v169_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v169_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v169_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v169_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v169_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v169_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v169_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v169_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v169_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v169_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v169_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v169_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v169_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_fifo">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_fifo_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_fifo_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_fifo_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_fifo_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="B_fifo_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="B_fifo_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="B_fifo_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_data_load_k8_l_S_n_1_n_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8f32.f32.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="n_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="k8_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k8/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="v169_7_load1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v169_7_load1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v169_6_load3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v169_6_load3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="v169_5_load5_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v169_5_load5/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="v169_4_load7_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v169_4_load7/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="v169_3_load9_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v169_3_load9/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="v169_2_load11_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v169_2_load11/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="v169_1_load13_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v169_1_load13/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="v169_0_load15_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v169_0_load15/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln581_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln581/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln585_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln585/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln585_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln585/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="write_ln585_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln585/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln585_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln585/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln585_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln585/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln585_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln585/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln585_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln585/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln585_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln585/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="v168_0_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v168_0_addr/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="v169_0_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v169_0_addr/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="v169_1_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v169_1_addr/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="v169_2_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v169_2_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="v169_3_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v169_3_addr/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="v169_4_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v169_4_addr/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="v169_5_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v169_5_addr/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="v169_6_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v169_6_addr/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="v169_7_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v169_7_addr/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_0_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_1_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_2_load/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_3_load/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_4_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_5_load/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_6_load/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_7_load/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="1"/>
<pin id="318" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v177/2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="first_iter_0_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="first_iter_0_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln0_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="7" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln578_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln578/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln583_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln583/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="indvar_flatten_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln578_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln578/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln578_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln578_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="n_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="k8_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k8_load/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln578_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln578/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln583_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln583/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="or_ln578_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln578/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln578_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="0"/>
<pin id="390" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln578/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln578_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="0" index="2" bw="4" slack="0"/>
<pin id="398" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln578_1/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln578_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln578/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln583_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln583_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln583/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln578_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="7" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln578/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln578_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln578/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln583_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln583/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln578_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln578/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln578_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="1"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln578/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln578_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln578/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln578_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="1"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln578/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln578_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln578/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln578_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="1"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln578/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln578_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="1"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln578/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln578_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="1"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln578/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="bitcast_ln581_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln581/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="v169_7_load_1_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="2"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_7_load_1/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="v169_6_load_1_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="2"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_6_load_1/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="v169_5_load_1_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_5_load_1/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="v169_4_load_1_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="2"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_4_load_1/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="v169_3_load_1_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_3_load_1/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="v169_2_load_1_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_2_load_1/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="v169_1_load_1_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="2"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_1_load_1/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="v169_0_load_1_load_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="2"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v169_0_load_1/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="v179_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="32" slack="0"/>
<pin id="513" dir="0" index="3" bw="1" slack="0"/>
<pin id="514" dir="0" index="4" bw="32" slack="0"/>
<pin id="515" dir="0" index="5" bw="3" slack="0"/>
<pin id="516" dir="0" index="6" bw="32" slack="0"/>
<pin id="517" dir="0" index="7" bw="3" slack="0"/>
<pin id="518" dir="0" index="8" bw="32" slack="0"/>
<pin id="519" dir="0" index="9" bw="3" slack="0"/>
<pin id="520" dir="0" index="10" bw="32" slack="0"/>
<pin id="521" dir="0" index="11" bw="3" slack="0"/>
<pin id="522" dir="0" index="12" bw="32" slack="0"/>
<pin id="523" dir="0" index="13" bw="2" slack="0"/>
<pin id="524" dir="0" index="14" bw="32" slack="0"/>
<pin id="525" dir="0" index="15" bw="1" slack="0"/>
<pin id="526" dir="0" index="16" bw="32" slack="0"/>
<pin id="527" dir="0" index="17" bw="32" slack="0"/>
<pin id="528" dir="0" index="18" bw="3" slack="2"/>
<pin id="529" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="v179/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="bitcast_ln585_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln585/3 "/>
</bind>
</comp>

<comp id="560" class="1005" name="n_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="567" class="1005" name="k8_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="0"/>
<pin id="569" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k8 "/>
</bind>
</comp>

<comp id="574" class="1005" name="indvar_flatten_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="0"/>
<pin id="576" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="581" class="1005" name="v169_7_load1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v169_7_load1 "/>
</bind>
</comp>

<comp id="587" class="1005" name="v169_6_load3_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v169_6_load3 "/>
</bind>
</comp>

<comp id="593" class="1005" name="v169_5_load5_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v169_5_load5 "/>
</bind>
</comp>

<comp id="599" class="1005" name="v169_4_load7_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v169_4_load7 "/>
</bind>
</comp>

<comp id="605" class="1005" name="v169_3_load9_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v169_3_load9 "/>
</bind>
</comp>

<comp id="611" class="1005" name="v169_2_load11_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v169_2_load11 "/>
</bind>
</comp>

<comp id="617" class="1005" name="v169_1_load13_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v169_1_load13 "/>
</bind>
</comp>

<comp id="623" class="1005" name="v169_0_load15_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v169_0_load15 "/>
</bind>
</comp>

<comp id="629" class="1005" name="icmp_ln578_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln578 "/>
</bind>
</comp>

<comp id="633" class="1005" name="or_ln578_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln578 "/>
</bind>
</comp>

<comp id="637" class="1005" name="v168_0_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="3" slack="1"/>
<pin id="639" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v168_0_addr "/>
</bind>
</comp>

<comp id="642" class="1005" name="v169_0_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="1"/>
<pin id="644" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v169_0_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="v169_1_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="3" slack="1"/>
<pin id="649" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v169_1_addr "/>
</bind>
</comp>

<comp id="652" class="1005" name="v169_2_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="1"/>
<pin id="654" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v169_2_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="v169_3_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="3" slack="1"/>
<pin id="659" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v169_3_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="v169_4_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="1"/>
<pin id="664" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v169_4_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="v169_5_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="1"/>
<pin id="669" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v169_5_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="v169_6_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="1"/>
<pin id="674" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v169_6_addr "/>
</bind>
</comp>

<comp id="677" class="1005" name="v169_7_addr_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="1"/>
<pin id="679" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v169_7_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="trunc_ln583_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="2"/>
<pin id="684" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="88" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="88" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="88" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="88" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="88" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="88" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="88" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="88" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="88" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="72" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="72" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="72" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="72" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="72" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="72" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="72" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="72" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="72" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="212" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="219" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="226" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="233" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="240" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="247" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="254" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="261" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="56" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="347" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="60" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="362" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="70" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="324" pin="4"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="374" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="362" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="374" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="368" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="365" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="413"><net_src comp="402" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="414"><net_src comp="402" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="418"><net_src comp="386" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="386" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="60" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="356" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="394" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="419" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="268" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="274" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="280" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="286" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="292" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="298" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="304" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="310" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="316" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="530"><net_src comp="92" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="531"><net_src comp="74" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="532"><net_src comp="506" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="534"><net_src comp="503" pin="1"/><net_sink comp="509" pin=4"/></net>

<net id="535"><net_src comp="78" pin="0"/><net_sink comp="509" pin=5"/></net>

<net id="536"><net_src comp="500" pin="1"/><net_sink comp="509" pin=6"/></net>

<net id="537"><net_src comp="80" pin="0"/><net_sink comp="509" pin=7"/></net>

<net id="538"><net_src comp="497" pin="1"/><net_sink comp="509" pin=8"/></net>

<net id="539"><net_src comp="82" pin="0"/><net_sink comp="509" pin=9"/></net>

<net id="540"><net_src comp="494" pin="1"/><net_sink comp="509" pin=10"/></net>

<net id="541"><net_src comp="84" pin="0"/><net_sink comp="509" pin=11"/></net>

<net id="542"><net_src comp="491" pin="1"/><net_sink comp="509" pin=12"/></net>

<net id="543"><net_src comp="86" pin="0"/><net_sink comp="509" pin=13"/></net>

<net id="544"><net_src comp="488" pin="1"/><net_sink comp="509" pin=14"/></net>

<net id="545"><net_src comp="94" pin="0"/><net_sink comp="509" pin=15"/></net>

<net id="546"><net_src comp="485" pin="1"/><net_sink comp="509" pin=16"/></net>

<net id="547"><net_src comp="96" pin="0"/><net_sink comp="509" pin=17"/></net>

<net id="551"><net_src comp="509" pin="19"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="555"><net_src comp="548" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="558"><net_src comp="548" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="559"><net_src comp="548" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="563"><net_src comp="98" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="570"><net_src comp="102" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="577"><net_src comp="106" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="584"><net_src comp="110" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="590"><net_src comp="114" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="596"><net_src comp="118" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="602"><net_src comp="122" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="608"><net_src comp="126" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="614"><net_src comp="130" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="620"><net_src comp="134" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="626"><net_src comp="138" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="632"><net_src comp="350" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="380" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="205" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="645"><net_src comp="212" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="650"><net_src comp="219" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="655"><net_src comp="226" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="660"><net_src comp="233" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="665"><net_src comp="240" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="670"><net_src comp="247" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="675"><net_src comp="254" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="680"><net_src comp="261" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="685"><net_src comp="415" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="509" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v168_0 | {}
	Port: A_fifo | {3 }
	Port: v169_0 | {}
	Port: v169_1 | {}
	Port: v169_2 | {}
	Port: v169_3 | {}
	Port: v169_4 | {}
	Port: v169_5 | {}
	Port: v169_6 | {}
	Port: v169_7 | {}
	Port: B_fifo | {3 }
	Port: B_fifo_2 | {3 }
	Port: B_fifo_4 | {3 }
	Port: B_fifo_6 | {3 }
	Port: B_fifo_8 | {3 }
	Port: B_fifo_10 | {3 }
	Port: B_fifo_12 | {3 }
	Port: B_fifo_14 | {3 }
 - Input state : 
	Port: systolic_tile_modulate_Loop_l_data_load_k8_proc21 : v168_0 | {2 3 }
	Port: systolic_tile_modulate_Loop_l_data_load_k8_proc21 : v169_0 | {1 2 }
	Port: systolic_tile_modulate_Loop_l_data_load_k8_proc21 : v169_1 | {1 2 }
	Port: systolic_tile_modulate_Loop_l_data_load_k8_proc21 : v169_2 | {1 2 }
	Port: systolic_tile_modulate_Loop_l_data_load_k8_proc21 : v169_3 | {1 2 }
	Port: systolic_tile_modulate_Loop_l_data_load_k8_proc21 : v169_4 | {1 2 }
	Port: systolic_tile_modulate_Loop_l_data_load_k8_proc21 : v169_5 | {1 2 }
	Port: systolic_tile_modulate_Loop_l_data_load_k8_proc21 : v169_6 | {1 2 }
	Port: systolic_tile_modulate_Loop_l_data_load_k8_proc21 : v169_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln578 : 1
		store_ln583 : 1
		first_iter_0 : 1
		indvar_flatten_load : 1
		icmp_ln578 : 2
		add_ln578_1 : 2
		br_ln578 : 3
		n_load : 1
		k8_load : 1
		add_ln578 : 2
		icmp_ln583 : 2
		or_ln578 : 3
		select_ln578 : 3
		select_ln578_1 : 3
		zext_ln578 : 4
		v168_0_addr : 5
		v169_0_addr : 5
		v169_1_addr : 5
		v169_2_addr : 5
		v169_3_addr : 5
		v169_4_addr : 5
		v169_5_addr : 5
		v169_6_addr : 5
		v169_7_addr : 5
		br_ln583 : 3
		v169_0_load : 6
		v169_1_load : 6
		v169_2_load : 6
		v169_3_load : 6
		v169_4_load : 6
		v169_5_load : 6
		v169_6_load : 6
		v169_7_load : 6
		trunc_ln583 : 4
		switch_ln585 : 5
		add_ln583 : 4
		store_ln578 : 3
		store_ln578 : 4
		store_ln583 : 5
	State 2
		store_ln578 : 1
		store_ln578 : 1
		store_ln578 : 1
		store_ln578 : 1
		store_ln578 : 1
		store_ln578 : 1
		store_ln578 : 1
		store_ln578 : 1
	State 3
		bitcast_ln581 : 1
		write_ln581 : 2
		v179 : 1
		bitcast_ln585 : 2
		write_ln585 : 3
		write_ln585 : 3
		write_ln585 : 3
		write_ln585 : 3
		write_ln585 : 3
		write_ln585 : 3
		write_ln585 : 3
		write_ln585 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
| sparsemux|        v179_fu_509       |    0    |    43   |
|----------|--------------------------|---------|---------|
|          |    add_ln578_1_fu_356    |    0    |    14   |
|    add   |     add_ln578_fu_368     |    0    |    12   |
|          |     add_ln583_fu_419     |    0    |    12   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln578_fu_350    |    0    |    14   |
|          |     icmp_ln583_fu_374    |    0    |    12   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln578_fu_386   |    0    |    4    |
|          |   select_ln578_1_fu_394  |    0    |    4    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln578_fu_380     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          | write_ln581_write_fu_142 |    0    |    0    |
|          | write_ln585_write_fu_149 |    0    |    0    |
|          | write_ln585_write_fu_156 |    0    |    0    |
|          | write_ln585_write_fu_163 |    0    |    0    |
|   write  | write_ln585_write_fu_170 |    0    |    0    |
|          | write_ln585_write_fu_177 |    0    |    0    |
|          | write_ln585_write_fu_184 |    0    |    0    |
|          | write_ln585_write_fu_191 |    0    |    0    |
|          | write_ln585_write_fu_198 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln578_fu_402    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln583_fu_415    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   117   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| first_iter_0_reg_321 |    1   |
|  icmp_ln578_reg_629  |    1   |
|indvar_flatten_reg_574|    7   |
|      k8_reg_567      |    4   |
|       n_reg_560      |    4   |
|   or_ln578_reg_633   |    1   |
|  trunc_ln583_reg_682 |    3   |
|  v168_0_addr_reg_637 |    3   |
|  v169_0_addr_reg_642 |    3   |
| v169_0_load15_reg_623|   32   |
|  v169_1_addr_reg_647 |    3   |
| v169_1_load13_reg_617|   32   |
|  v169_2_addr_reg_652 |    3   |
| v169_2_load11_reg_611|   32   |
|  v169_3_addr_reg_657 |    3   |
| v169_3_load9_reg_605 |   32   |
|  v169_4_addr_reg_662 |    3   |
| v169_4_load7_reg_599 |   32   |
|  v169_5_addr_reg_667 |    3   |
| v169_5_load5_reg_593 |   32   |
|  v169_6_addr_reg_672 |    3   |
| v169_6_load3_reg_587 |   32   |
|  v169_7_addr_reg_677 |    3   |
| v169_7_load1_reg_581 |   32   |
+----------------------+--------+
|         Total        |   304  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_268 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_280 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_286 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_292 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_298 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_304 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_310 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  3.096  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   117  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   304  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   304  |   189  |
+-----------+--------+--------+--------+
