// Seed: 196397480
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    output tri id_6,
    input uwire id_7,
    input tri0 id_8
);
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    output tri1 id_8
);
  assign id_1 = id_3;
  module_0(
      id_3, id_3, id_4, id_0, id_8, id_3, id_7, id_6, id_3
  );
endmodule
