{
  "module_name": "cik_structs.h",
  "hash_id": "c986392f5ce50551957c53d371846b440440f16d6f5c352a8669292062be8250",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/cik_structs.h",
  "human_readable_source": " \n\n#ifndef CIK_STRUCTS_H_\n#define CIK_STRUCTS_H_\n\nstruct cik_mqd {\n\tuint32_t header;\n\tuint32_t compute_dispatch_initiator;\n\tuint32_t compute_dim_x;\n\tuint32_t compute_dim_y;\n\tuint32_t compute_dim_z;\n\tuint32_t compute_start_x;\n\tuint32_t compute_start_y;\n\tuint32_t compute_start_z;\n\tuint32_t compute_num_thread_x;\n\tuint32_t compute_num_thread_y;\n\tuint32_t compute_num_thread_z;\n\tuint32_t compute_pipelinestat_enable;\n\tuint32_t compute_perfcount_enable;\n\tuint32_t compute_pgm_lo;\n\tuint32_t compute_pgm_hi;\n\tuint32_t compute_tba_lo;\n\tuint32_t compute_tba_hi;\n\tuint32_t compute_tma_lo;\n\tuint32_t compute_tma_hi;\n\tuint32_t compute_pgm_rsrc1;\n\tuint32_t compute_pgm_rsrc2;\n\tuint32_t compute_vmid;\n\tuint32_t compute_resource_limits;\n\tuint32_t compute_static_thread_mgmt_se0;\n\tuint32_t compute_static_thread_mgmt_se1;\n\tuint32_t compute_tmpring_size;\n\tuint32_t compute_static_thread_mgmt_se2;\n\tuint32_t compute_static_thread_mgmt_se3;\n\tuint32_t compute_restart_x;\n\tuint32_t compute_restart_y;\n\tuint32_t compute_restart_z;\n\tuint32_t compute_thread_trace_enable;\n\tuint32_t compute_misc_reserved;\n\tuint32_t compute_user_data_0;\n\tuint32_t compute_user_data_1;\n\tuint32_t compute_user_data_2;\n\tuint32_t compute_user_data_3;\n\tuint32_t compute_user_data_4;\n\tuint32_t compute_user_data_5;\n\tuint32_t compute_user_data_6;\n\tuint32_t compute_user_data_7;\n\tuint32_t compute_user_data_8;\n\tuint32_t compute_user_data_9;\n\tuint32_t compute_user_data_10;\n\tuint32_t compute_user_data_11;\n\tuint32_t compute_user_data_12;\n\tuint32_t compute_user_data_13;\n\tuint32_t compute_user_data_14;\n\tuint32_t compute_user_data_15;\n\tuint32_t cp_compute_csinvoc_count_lo;\n\tuint32_t cp_compute_csinvoc_count_hi;\n\tuint32_t cp_mqd_base_addr_lo;\n\tuint32_t cp_mqd_base_addr_hi;\n\tuint32_t cp_hqd_active;\n\tuint32_t cp_hqd_vmid;\n\tuint32_t cp_hqd_persistent_state;\n\tuint32_t cp_hqd_pipe_priority;\n\tuint32_t cp_hqd_queue_priority;\n\tuint32_t cp_hqd_quantum;\n\tuint32_t cp_hqd_pq_base_lo;\n\tuint32_t cp_hqd_pq_base_hi;\n\tuint32_t cp_hqd_pq_rptr;\n\tuint32_t cp_hqd_pq_rptr_report_addr_lo;\n\tuint32_t cp_hqd_pq_rptr_report_addr_hi;\n\tuint32_t cp_hqd_pq_wptr_poll_addr_lo;\n\tuint32_t cp_hqd_pq_wptr_poll_addr_hi;\n\tuint32_t cp_hqd_pq_doorbell_control;\n\tuint32_t cp_hqd_pq_wptr;\n\tuint32_t cp_hqd_pq_control;\n\tuint32_t cp_hqd_ib_base_addr_lo;\n\tuint32_t cp_hqd_ib_base_addr_hi;\n\tuint32_t cp_hqd_ib_rptr;\n\tuint32_t cp_hqd_ib_control;\n\tuint32_t cp_hqd_iq_timer;\n\tuint32_t cp_hqd_iq_rptr;\n\tuint32_t cp_hqd_dequeue_request;\n\tuint32_t cp_hqd_dma_offload;\n\tuint32_t cp_hqd_sema_cmd;\n\tuint32_t cp_hqd_msg_type;\n\tuint32_t cp_hqd_atomic0_preop_lo;\n\tuint32_t cp_hqd_atomic0_preop_hi;\n\tuint32_t cp_hqd_atomic1_preop_lo;\n\tuint32_t cp_hqd_atomic1_preop_hi;\n\tuint32_t cp_hqd_hq_status0;\n\tuint32_t cp_hqd_hq_control0;\n\tuint32_t cp_mqd_control;\n\tuint32_t cp_mqd_query_time_lo;\n\tuint32_t cp_mqd_query_time_hi;\n\tuint32_t cp_mqd_connect_start_time_lo;\n\tuint32_t cp_mqd_connect_start_time_hi;\n\tuint32_t cp_mqd_connect_end_time_lo;\n\tuint32_t cp_mqd_connect_end_time_hi;\n\tuint32_t cp_mqd_connect_end_wf_count;\n\tuint32_t cp_mqd_connect_end_pq_rptr;\n\tuint32_t cp_mqd_connect_end_pq_wptr;\n\tuint32_t cp_mqd_connect_end_ib_rptr;\n\tuint32_t reserved_96;\n\tuint32_t reserved_97;\n\tuint32_t reserved_98;\n\tuint32_t reserved_99;\n\tuint32_t iqtimer_pkt_header;\n\tuint32_t iqtimer_pkt_dw0;\n\tuint32_t iqtimer_pkt_dw1;\n\tuint32_t iqtimer_pkt_dw2;\n\tuint32_t iqtimer_pkt_dw3;\n\tuint32_t iqtimer_pkt_dw4;\n\tuint32_t iqtimer_pkt_dw5;\n\tuint32_t iqtimer_pkt_dw6;\n\tuint32_t reserved_108;\n\tuint32_t reserved_109;\n\tuint32_t reserved_110;\n\tuint32_t reserved_111;\n\tuint32_t queue_doorbell_id0;\n\tuint32_t queue_doorbell_id1;\n\tuint32_t queue_doorbell_id2;\n\tuint32_t queue_doorbell_id3;\n\tuint32_t queue_doorbell_id4;\n\tuint32_t queue_doorbell_id5;\n\tuint32_t queue_doorbell_id6;\n\tuint32_t queue_doorbell_id7;\n\tuint32_t queue_doorbell_id8;\n\tuint32_t queue_doorbell_id9;\n\tuint32_t queue_doorbell_id10;\n\tuint32_t queue_doorbell_id11;\n\tuint32_t queue_doorbell_id12;\n\tuint32_t queue_doorbell_id13;\n\tuint32_t queue_doorbell_id14;\n\tuint32_t queue_doorbell_id15;\n};\n\nstruct cik_sdma_rlc_registers {\n\tuint32_t sdma_rlc_rb_cntl;\n\tuint32_t sdma_rlc_rb_base;\n\tuint32_t sdma_rlc_rb_base_hi;\n\tuint32_t sdma_rlc_rb_rptr;\n\tuint32_t sdma_rlc_rb_wptr;\n\tuint32_t sdma_rlc_rb_wptr_poll_cntl;\n\tuint32_t sdma_rlc_rb_wptr_poll_addr_hi;\n\tuint32_t sdma_rlc_rb_wptr_poll_addr_lo;\n\tuint32_t sdma_rlc_rb_rptr_addr_hi;\n\tuint32_t sdma_rlc_rb_rptr_addr_lo;\n\tuint32_t sdma_rlc_ib_cntl;\n\tuint32_t sdma_rlc_ib_rptr;\n\tuint32_t sdma_rlc_ib_offset;\n\tuint32_t sdma_rlc_ib_base_lo;\n\tuint32_t sdma_rlc_ib_base_hi;\n\tuint32_t sdma_rlc_ib_size;\n\tuint32_t sdma_rlc_skip_cntl;\n\tuint32_t sdma_rlc_context_status;\n\tuint32_t sdma_rlc_doorbell;\n\tuint32_t sdma_rlc_virtual_addr;\n\tuint32_t sdma_rlc_ape1_cntl;\n\tuint32_t sdma_rlc_doorbell_log;\n\tuint32_t reserved_22;\n\tuint32_t reserved_23;\n\tuint32_t reserved_24;\n\tuint32_t reserved_25;\n\tuint32_t reserved_26;\n\tuint32_t reserved_27;\n\tuint32_t reserved_28;\n\tuint32_t reserved_29;\n\tuint32_t reserved_30;\n\tuint32_t reserved_31;\n\tuint32_t reserved_32;\n\tuint32_t reserved_33;\n\tuint32_t reserved_34;\n\tuint32_t reserved_35;\n\tuint32_t reserved_36;\n\tuint32_t reserved_37;\n\tuint32_t reserved_38;\n\tuint32_t reserved_39;\n\tuint32_t reserved_40;\n\tuint32_t reserved_41;\n\tuint32_t reserved_42;\n\tuint32_t reserved_43;\n\tuint32_t reserved_44;\n\tuint32_t reserved_45;\n\tuint32_t reserved_46;\n\tuint32_t reserved_47;\n\tuint32_t reserved_48;\n\tuint32_t reserved_49;\n\tuint32_t reserved_50;\n\tuint32_t reserved_51;\n\tuint32_t reserved_52;\n\tuint32_t reserved_53;\n\tuint32_t reserved_54;\n\tuint32_t reserved_55;\n\tuint32_t reserved_56;\n\tuint32_t reserved_57;\n\tuint32_t reserved_58;\n\tuint32_t reserved_59;\n\tuint32_t reserved_60;\n\tuint32_t reserved_61;\n\tuint32_t reserved_62;\n\tuint32_t reserved_63;\n\tuint32_t reserved_64;\n\tuint32_t reserved_65;\n\tuint32_t reserved_66;\n\tuint32_t reserved_67;\n\tuint32_t reserved_68;\n\tuint32_t reserved_69;\n\tuint32_t reserved_70;\n\tuint32_t reserved_71;\n\tuint32_t reserved_72;\n\tuint32_t reserved_73;\n\tuint32_t reserved_74;\n\tuint32_t reserved_75;\n\tuint32_t reserved_76;\n\tuint32_t reserved_77;\n\tuint32_t reserved_78;\n\tuint32_t reserved_79;\n\tuint32_t reserved_80;\n\tuint32_t reserved_81;\n\tuint32_t reserved_82;\n\tuint32_t reserved_83;\n\tuint32_t reserved_84;\n\tuint32_t reserved_85;\n\tuint32_t reserved_86;\n\tuint32_t reserved_87;\n\tuint32_t reserved_88;\n\tuint32_t reserved_89;\n\tuint32_t reserved_90;\n\tuint32_t reserved_91;\n\tuint32_t reserved_92;\n\tuint32_t reserved_93;\n\tuint32_t reserved_94;\n\tuint32_t reserved_95;\n\tuint32_t reserved_96;\n\tuint32_t reserved_97;\n\tuint32_t reserved_98;\n\tuint32_t reserved_99;\n\tuint32_t reserved_100;\n\tuint32_t reserved_101;\n\tuint32_t reserved_102;\n\tuint32_t reserved_103;\n\tuint32_t reserved_104;\n\tuint32_t reserved_105;\n\tuint32_t reserved_106;\n\tuint32_t reserved_107;\n\tuint32_t reserved_108;\n\tuint32_t reserved_109;\n\tuint32_t reserved_110;\n\tuint32_t reserved_111;\n\tuint32_t reserved_112;\n\tuint32_t reserved_113;\n\tuint32_t reserved_114;\n\tuint32_t reserved_115;\n\tuint32_t reserved_116;\n\tuint32_t reserved_117;\n\tuint32_t reserved_118;\n\tuint32_t reserved_119;\n\tuint32_t reserved_120;\n\tuint32_t reserved_121;\n\tuint32_t reserved_122;\n\tuint32_t reserved_123;\n\tuint32_t reserved_124;\n\tuint32_t reserved_125;\n\t \n\tuint32_t sdma_engine_id;\n\tuint32_t sdma_queue_id;\n};\n\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}