{"sha": "6a3361e8d4949d502376750912eddba4da35cd39", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NmEzMzYxZThkNDk0OWQ1MDIzNzY3NTA5MTJlZGRiYTRkYTM1Y2QzOQ==", "commit": {"author": {"name": "Matthew Fortune", "email": "mfortune@gmail.com", "date": "2018-06-12T10:36:12Z"}, "committer": {"name": "Robert Suchanek", "email": "rts@gcc.gnu.org", "date": "2018-06-12T10:36:12Z"}, "message": "MIPS: Add i6500 processor as an alias for i6400.\n\ngcc/ChangeLog:\n\n2018-06-12  Matthew Fortune  <mfortune@gmail.com>\n\n\t* config/mips/mips-cpus.def: New MIPS_CPU for i6500.\n\t* config/mips/mips-tables.opt: Regenerate.\n\t* config/mips/mips.h (MIPS_ISA_LEVEL_SPEC): Mark i6500 as\n\tmips64r6.\n\t* doc/invoke.texi: Document -march=i6500.\n\nFrom-SVN: r261490", "tree": {"sha": "efce2315ec5fc808e8ca688a92411c1e43a90a86", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/efce2315ec5fc808e8ca688a92411c1e43a90a86"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6a3361e8d4949d502376750912eddba4da35cd39", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6a3361e8d4949d502376750912eddba4da35cd39", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6a3361e8d4949d502376750912eddba4da35cd39", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6a3361e8d4949d502376750912eddba4da35cd39/comments", "author": {"login": "mfortune", "id": 10220247, "node_id": "MDQ6VXNlcjEwMjIwMjQ3", "avatar_url": "https://avatars.githubusercontent.com/u/10220247?v=4", "gravatar_id": "", "url": "https://api.github.com/users/mfortune", "html_url": "https://github.com/mfortune", "followers_url": "https://api.github.com/users/mfortune/followers", "following_url": "https://api.github.com/users/mfortune/following{/other_user}", "gists_url": "https://api.github.com/users/mfortune/gists{/gist_id}", "starred_url": "https://api.github.com/users/mfortune/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/mfortune/subscriptions", "organizations_url": "https://api.github.com/users/mfortune/orgs", "repos_url": "https://api.github.com/users/mfortune/repos", "events_url": "https://api.github.com/users/mfortune/events{/privacy}", "received_events_url": "https://api.github.com/users/mfortune/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "b74161d05d9886578381ac89422ae20fe37f8f39", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b74161d05d9886578381ac89422ae20fe37f8f39", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b74161d05d9886578381ac89422ae20fe37f8f39"}], "stats": {"total": 16, "additions": 14, "deletions": 2}, "files": [{"sha": "0b77ed1af1ade1e656aed23b00f60c55f9a1458f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6a3361e8d4949d502376750912eddba4da35cd39/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6a3361e8d4949d502376750912eddba4da35cd39/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6a3361e8d4949d502376750912eddba4da35cd39", "patch": "@@ -1,3 +1,11 @@\n+2018-06-12  Matthew Fortune  <mfortune@gmail.com>\n+\n+\t* config/mips/mips-cpus.def: New MIPS_CPU for i6500.\n+\t* config/mips/mips-tables.opt: Regenerate.\n+\t* config/mips/mips.h (MIPS_ISA_LEVEL_SPEC): Mark i6500 as\n+\tmips64r6.\n+\t* doc/invoke.texi: Document -march=i6500.\n+\n 2018-06-12  Prachi Godbole  <prachi.godbole@imgtec.com>\n \n \t* config/mips/i6400.md (i6400_gpmuldiv): Remove cpu_unit."}, {"sha": "7314335f147b6d121c4cc79ea02013bff7e316b7", "filename": "gcc/config/mips/mips-cpus.def", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6a3361e8d4949d502376750912eddba4da35cd39/gcc%2Fconfig%2Fmips%2Fmips-cpus.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6a3361e8d4949d502376750912eddba4da35cd39/gcc%2Fconfig%2Fmips%2Fmips-cpus.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips-cpus.def?ref=6a3361e8d4949d502376750912eddba4da35cd39", "patch": "@@ -171,3 +171,4 @@ MIPS_CPU (\"xlp\", PROCESSOR_XLP, 65, PTF_AVOID_BRANCHLIKELY_SPEED)\n \n /* MIPS64 Release 6 processors.  */\n MIPS_CPU (\"i6400\", PROCESSOR_I6400, 69, 0)\n+MIPS_CPU (\"i6500\", PROCESSOR_I6400, 69, 0)"}, {"sha": "d8e50b298b5ee92cfa7138aafccecdf43dfffc24", "filename": "gcc/config/mips/mips-tables.opt", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6a3361e8d4949d502376750912eddba4da35cd39/gcc%2Fconfig%2Fmips%2Fmips-tables.opt", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6a3361e8d4949d502376750912eddba4da35cd39/gcc%2Fconfig%2Fmips%2Fmips-tables.opt", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips-tables.opt?ref=6a3361e8d4949d502376750912eddba4da35cd39", "patch": "@@ -696,3 +696,6 @@ Enum(mips_arch_opt_value) String(xlp) Value(101) Canonical\n EnumValue\n Enum(mips_arch_opt_value) String(i6400) Value(102) Canonical\n \n+EnumValue\n+Enum(mips_arch_opt_value) String(i6500) Value(103) Canonical\n+"}, {"sha": "705434eca39a3101e8b1b875f16d6447bcdf7069", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6a3361e8d4949d502376750912eddba4da35cd39/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6a3361e8d4949d502376750912eddba4da35cd39/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=6a3361e8d4949d502376750912eddba4da35cd39", "patch": "@@ -782,7 +782,7 @@ struct mips_cpu_info {\n      %{march=mips64r2|march=loongson3a|march=octeon|march=xlp: -mips64r2} \\\n      %{march=mips64r3: -mips64r3} \\\n      %{march=mips64r5: -mips64r5} \\\n-     %{march=mips64r6|march=i6400: -mips64r6}}\"\n+     %{march=mips64r6|march=i6400|march=i6500: -mips64r6}}\"\n \n /* A spec that injects the default multilib ISA if no architecture is\n    specified.  */"}, {"sha": "b06ea6e73685d993097afb19de27c8cb43d477b1", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6a3361e8d4949d502376750912eddba4da35cd39/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6a3361e8d4949d502376750912eddba4da35cd39/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=6a3361e8d4949d502376750912eddba4da35cd39", "patch": "@@ -20099,7 +20099,7 @@ The processor names are:\n @samp{34kc}, @samp{34kf2_1}, @samp{34kf1_1}, @samp{34kn},\n @samp{74kc}, @samp{74kf2_1}, @samp{74kf1_1}, @samp{74kf3_2},\n @samp{1004kc}, @samp{1004kf2_1}, @samp{1004kf1_1},\n-@samp{i6400},\n+@samp{i6400}, @samp{i6500},\n @samp{interaptiv},\n @samp{loongson2e}, @samp{loongson2f}, @samp{loongson3a},\n @samp{m4k},"}]}