#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 20 23:31:13 2023
# Process ID: 303521
# Current directory: /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/recording_inst_0_rhd_diff_to_single_0_0_synth_1
# Command line: vivado -log recording_inst_0_rhd_diff_to_single_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source recording_inst_0_rhd_diff_to_single_0_0.tcl
# Log file: /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/recording_inst_0_rhd_diff_to_single_0_0_synth_1/recording_inst_0_rhd_diff_to_single_0_0.vds
# Journal file: /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/recording_inst_0_rhd_diff_to_single_0_0_synth_1/vivado.jou
# Running On: ug3linux, OS: Linux, CPU Frequency: 4200.000 MHz, CPU Physical cores: 6, Host memory: 33339 MB
#-----------------------------------------------------------
source recording_inst_0_rhd_diff_to_single_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1336.242 ; gain = 0.023 ; free physical = 9541 ; free virtual = 41373
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: recording_inst_0_rhd_diff_to_single_0_0
Command: synth_design -top recording_inst_0_rhd_diff_to_single_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 303811
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2504.762 ; gain = 259.801 ; free physical = 3203 ; free virtual = 35081
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'recording_inst_0_rhd_diff_to_single_0_0' [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_rhd_diff_to_single_0_0/synth/recording_inst_0_rhd_diff_to_single_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rhd_diff_to_single' [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_diff_to_single.v:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71783]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71783]
INFO: [Synth 8-6155] done synthesizing module 'rhd_diff_to_single' (0#1) [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_diff_to_single.v:1]
INFO: [Synth 8-6155] done synthesizing module 'recording_inst_0_rhd_diff_to_single_0_0' (0#1) [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_rhd_diff_to_single_0_0/synth/recording_inst_0_rhd_diff_to_single_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2573.668 ; gain = 328.707 ; free physical = 2890 ; free virtual = 34773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2573.668 ; gain = 328.707 ; free physical = 2878 ; free virtual = 34762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2573.668 ; gain = 328.707 ; free physical = 2878 ; free virtual = 34762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2581.668 ; gain = 0.000 ; free physical = 2869 ; free virtual = 34754
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.699 ; gain = 0.000 ; free physical = 2622 ; free virtual = 34524
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.512 ; gain = 22.812 ; free physical = 2619 ; free virtual = 34523
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2683.512 ; gain = 438.551 ; free physical = 2377 ; free virtual = 34294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2683.512 ; gain = 438.551 ; free physical = 2377 ; free virtual = 34294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2683.512 ; gain = 438.551 ; free physical = 2377 ; free virtual = 34294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2683.512 ; gain = 438.551 ; free physical = 2376 ; free virtual = 34295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2683.512 ; gain = 438.551 ; free physical = 6868 ; free virtual = 38787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3115.535 ; gain = 870.574 ; free physical = 5454 ; free virtual = 37598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3115.535 ; gain = 870.574 ; free physical = 5454 ; free virtual = 37598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3125.551 ; gain = 880.590 ; free physical = 5441 ; free virtual = 37586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3139.426 ; gain = 894.465 ; free physical = 5685 ; free virtual = 37818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3139.426 ; gain = 894.465 ; free physical = 5684 ; free virtual = 37818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3139.426 ; gain = 894.465 ; free physical = 5683 ; free virtual = 37816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3139.426 ; gain = 894.465 ; free physical = 5682 ; free virtual = 37816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3139.426 ; gain = 894.465 ; free physical = 5682 ; free virtual = 37815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3139.426 ; gain = 894.465 ; free physical = 5681 ; free virtual = 37815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |IBUFDS |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3139.426 ; gain = 894.465 ; free physical = 5680 ; free virtual = 37814
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3139.426 ; gain = 784.621 ; free physical = 5662 ; free virtual = 37796
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3139.434 ; gain = 894.465 ; free physical = 5661 ; free virtual = 37795
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3139.434 ; gain = 0.000 ; free physical = 5658 ; free virtual = 37792
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.113 ; gain = 0.000 ; free physical = 5827 ; free virtual = 37961
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 16 instances

Synth Design complete | Checksum: 4b67823
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3175.113 ; gain = 1838.871 ; free physical = 5823 ; free virtual = 37957
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2458.512; main = 2188.131; forked = 304.792
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4104.207; main = 3175.117; forked = 978.652
INFO: [Common 17-1381] The checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/recording_inst_0_rhd_diff_to_single_0_0_synth_1/recording_inst_0_rhd_diff_to_single_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP recording_inst_0_rhd_diff_to_single_0_0, cache-ID = f51d95a05a497df3
INFO: [Common 17-1381] The checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/recording_inst_0_rhd_diff_to_single_0_0_synth_1/recording_inst_0_rhd_diff_to_single_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file recording_inst_0_rhd_diff_to_single_0_0_utilization_synth.rpt -pb recording_inst_0_rhd_diff_to_single_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 23:31:53 2023...
