---
permalink: /
title: "Shengwei Liu"
author_profile: true
redirect_from:
  - /about/
  - /about.html
---

Hi! I’m **Shengwei Liu**, an **M.Eng. ECE student at Cornell Tech (NYC)**, focusing on **computer architecture**, **ASIC/SoC design**, and **hardware–software co-design for efficient LLM inference**.

I’m currently working on topics including **low-bit quantization (FP4/MXFP4/NVFP4)**, **memory-centric systems (CXL / near-memory computing)**, and **efficient inference kernels**.

---

## Interests
- LLM inference acceleration (quantization / kernel optimization / dataflow)
- Memory systems (CXL, disaggregated memory, KV systems)
- Digital/ASIC design (RTL → synthesis → P&R → timing)

## Highlights
- Research: hardware–software co-design for LLM acceleration; memory-centric computing
- Projects: GPT-2 inference pipeline in C; SIMD/tiling optimizations; ASIC flow experience
- Tools: Verilog/SystemVerilog, Python, C/C++, Synopsys DC, Innovus, PrimeTime, gem5

## Links
- **CV:** /cv/
- **Publications:** /publications/
- **Projects / Portfolio:** /portfolio/
- **Contact:** /#contact  <!-- 如果你没有 contact 区块就删掉这行 -->
