<root><simulation><result_generated_time />2023-05-13 01:24:08<layer><layer_spec />{'B': 1, 'K': 192, 'C': 32, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 6144, 'I': 25088, 'O': 150528}<total_data_reuse />{'W': 784, 'I': 192.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [896, 1, 1], 'O': [112, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 4)], [('OY', 28)]], [[('C', 8)], []], [], []]<I />[[], [[('C', 8), ('OY', 4)], [('OY', 28)]], [], []]<O />[[[('C', 8)], []], [[('OY', 4)], [('OY', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4), ('C', 2), ('C', 2), ('OX', 14)], [('K', 12), ('OX', 2)], []]<I />[[('K', 4), ('K', 4), ('C', 2), ('C', 2), ('OX', 14), ('K', 12)], [('OX', 2)], []]<O />[[('K', 4), ('K', 4), ('C', 2), ('C', 2)], [('OX', 14), ('K', 12), ('OX', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [112.0, 14, 2, 1], 'I': [1.0, 192.0, 1.0, 1.0], 'O': [8.0, 4, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 49152, 49152], 'I': [448, 802816, 802816], 'O': [128, 4816896, 4816896], 'O_partial': [128, 0, 0], 'O_final': [0, 4816896, 4816896]}<actual_mem_utilization_individual />{'W': [1.0, 0.0, 0.0], 'I': [0.88, 0.02, 0.0], 'O': [0.25, 0.14, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.17, 0.0], 'I': [0.88, 0.17, 0.0], 'O': [0.25, 0.17, 0.0]}<effective_mem_size_bit />{'W': [512, 49152, 49152], 'I': [448, 802816, 802816], 'O': [128, 344064, 4816896], 'O_partial': [128, 0, 0], 'O_final': [0, 344064, 4816896]}<total_unit_count />{'W': [896, 8, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 112, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [896, 896, 1, 1], 'O': [112, 112, 1, 1]}<duplicate_unit_count />{'W': [112.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[172032, 12288], [12288, 6144], [6144, 0]]<I />[[301056, 25088], [25088, 25088], [25088, 0]]<O />[[(451584, 602112), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]<O_partial />[[(451584, 602112), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[21504, 1536], [192, 96], [24, 0]]<I />[[37632, 3136], [392, 392], [98, 0]]<O />[[(56448, 75264), (18816, 0)], [(0, 2352), (2352, 0)], [(0, 588), (0, 0)]]<O_partial />[([56448, 75264], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [18816, 0]), ([0, 2352], [2352, 0]), ([0, 588], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />688128</mac_count></basic_info><energy><total_energy />10565733.9<mem_energy_breakdown><W />[7.8, 29.1, 32.0]<I />[13.8, 77.7, 130.5]<O />[52.7, 466.1, 783.1]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />34406.4<total />10564141.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8119<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.9279<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />23176<latency_cycle_without_data_loading />21504<ideal_computing_cycle />21504<data_loading><load_cycle_total />1672<load_cycle_individual />{'W': [8, 96, 0], 'I': [784, 1568, 0]}<load_cycle_combined />{'W': 96, 'I': 1568}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-21503], [-1288, -1288], [-21504, -21504]], 'I': [[-21503], [-889, -112], [-21504, -21504]], 'O': [[-21504], [-20832, -12096], [-12096, -19152]]}<mem_stall_cycle_shared />{'W': [[-21503], [-1288, 0], [0, 0]], 'I': [[-21503], [-889, 0], [0, 0]], 'O': [[-21504], [-20832, -12096], [-12096, -19152]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 49152, 49152], 'I': [448, 802816, 802816], 'O': [128, 4816896, 4816896], 'O_partial': [128, 0, 0], 'O_final': [0, 4816896, 4816896]}<data_size_each_level_total />{'W': [4096, 49152, 49152], 'I': [401408, 802816, 802816], 'O': [14336, 4816896, 4816896]}<loop_cycles_each_level />{'W': [896, 21504, 21504], 'I': [10752, 21504, 21504], 'O': [64, 21504, 21504]}<top_ir_loop_size />{'W': [14, 2, 1], 'I': [12, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.6], [4.6, 2.3], [2.3, 2.3]], 'I': [[8.0, 0.0], [37.3, 37.3], [37.3, 37.3]], 'O': [[8.0, 2.0], [224.0, 224.0], [224.0, 224.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [64.0, 4.6], [4.6, 2.3]], 'I': [[8.0, 0.5], [448.0, 37.3], [37.3, 37.3]], 'O': [[8.0, 8.0], [896.0, 224.0], [224.0, 224.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [64.0, 2.3], [2.3, 0]], 'I': [[8.0, 0.5], [448.0, 37.3], [37.3, 0]], 'O': [[8.0, 2.0], [224.0, 224.0], [224.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [736.0, 263.6], [39.6, 224.0]], 'I': [[8.0, 0.5], [736.0, 263.6], [39.6, 224.0]], 'O': [[8.0, 2.0], [736.0, 263.6], [39.6, 224.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 21504], [64, 896, 24], [21504, 21504, 1]], 'I': [[1, 1, 21504], [896, 10752, 2], [21504, 21504, 1]], 'O': [[1, 1, 21504], [64, 64, 336], [21504, 21504, 1]]}<trans_time_real />{'W': [[0, 1, 21504], [[8, 896, 24], [8, 896, 24]], [[96, 21504, 1], [24, 21504, 1]]], 'I': [[0, 1, 21504], [[7, 10752, 2], [784, 10752, 2]], [[1568, 21504, 1], [392, 21504, 1]]], 'O': [[0, 1, 21504], [[2, 64, 336], [28, 64, 336]], [[9408, 21504, 1], [2352, 21504, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -56], [-21408, -21480]], 'I': [[-1], [-889, -112], [-19936, -21112]], 'O': [[-1], [-62, -36], [-12096, -19152]]}<single_stall_count />{'W': [21503, 23, 0], 'I': [21503, 1, 0], 'O': [21504, 336, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [184, 0], 'I': [784, 0], 'O': [9408, 9408]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [9408, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-20536, -21504], [-12096, -12096]], 1: [[-21504, -21504], [-12096, -21504]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0.703</simulation></root>