/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [20:0] _00_;
  reg [6:0] _01_;
  wire [17:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_16z;
  wire [35:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_1z;
  wire [27:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [23:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_1z[3] ? in_data[184] : celloutsig_1_0z[3];
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 21'h000000;
    else _00_ <= { celloutsig_1_8z[5:0], celloutsig_1_1z, celloutsig_1_0z };
  reg [6:0] _04_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 7'h00;
    else _04_ <= { _00_[9:5], celloutsig_1_15z, celloutsig_1_6z };
  assign out_data[134:128] = _04_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 7'h00;
    else _01_ <= celloutsig_0_0z[9:3];
  assign celloutsig_0_3z = in_data[83:64] === { in_data[93:87], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = { celloutsig_1_1z[4], celloutsig_1_1z, celloutsig_1_0z } === in_data[167:152];
  assign celloutsig_1_7z = in_data[109:106] === in_data[139:136];
  assign celloutsig_1_11z = celloutsig_1_0z[6:3] === celloutsig_1_8z[7:4];
  assign celloutsig_1_6z = celloutsig_1_0z[2:0] <= celloutsig_1_5z[5:3];
  assign celloutsig_0_4z = celloutsig_0_1z[5:1] <= in_data[53:49];
  assign celloutsig_0_2z = { in_data[58:49], celloutsig_0_1z } <= in_data[53:38];
  assign celloutsig_0_28z = { celloutsig_0_8z[21:18], celloutsig_0_6z, celloutsig_0_10z } || celloutsig_0_25z[25:20];
  assign celloutsig_0_0z = in_data[89:72] * in_data[39:22];
  assign celloutsig_0_27z = celloutsig_0_8z[18:9] * celloutsig_0_17z[12:3];
  assign celloutsig_1_1z = { celloutsig_1_0z[0], celloutsig_1_0z } * { in_data[121], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[125:113], celloutsig_1_3z, celloutsig_1_2z } * { in_data[166:153], celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_5z[11:6], celloutsig_1_8z } * { celloutsig_1_0z[6:1], celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_9z[11:0] * celloutsig_1_5z[13:2];
  assign celloutsig_0_5z = celloutsig_0_4z ? { in_data[71:63], 2'h3 } : in_data[84:74];
  assign celloutsig_0_8z = celloutsig_0_0z[0] ? in_data[31:8] : { celloutsig_0_0z[16:1], 1'h0, _01_ };
  assign celloutsig_1_0z = in_data[177:171] | in_data[172:166];
  assign celloutsig_0_1z = celloutsig_0_0z[16:11] | celloutsig_0_0z[15:10];
  assign celloutsig_0_17z = { celloutsig_0_5z[6:4], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z } | { celloutsig_0_1z[3:2], celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z } | in_data[35:8];
  assign celloutsig_1_4z = | { in_data[140:136], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_15z = | { in_data[174:170], celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_8z = { celloutsig_1_5z[8:2], celloutsig_1_3z } >> { celloutsig_1_5z[14:11], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_14z = { in_data[16:9], celloutsig_0_4z } >> celloutsig_0_8z[21:13];
  assign celloutsig_0_16z = { celloutsig_0_8z[16:4], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_3z } ^ { in_data[70:62], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_6z = ~((celloutsig_0_3z & in_data[47]) | in_data[30]);
  assign celloutsig_0_9z = ~((celloutsig_0_4z & _01_[3]) | celloutsig_0_2z);
  assign celloutsig_0_13z = ~((_01_[5] & celloutsig_0_8z[23]) | celloutsig_0_1z[0]);
  assign celloutsig_0_10z = ~((celloutsig_0_6z & in_data[1]) | (celloutsig_0_9z & in_data[89]));
  assign celloutsig_0_11z = ~((celloutsig_0_0z[12] & celloutsig_0_4z) | (celloutsig_0_9z & celloutsig_0_8z[20]));
  assign { out_data[107:96], out_data[41:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
