<dec f='codebrowser/include/hw/pci/pcie_regs.h' l='84'/>
<use f='codebrowser/hw/net/e1000e.c' l='482' u='c'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='102' u='c'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='101' u='c'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='89' u='c'/>
