package system_consts;
    parameter int SSIDX_GLOBAL = 0;
    parameter int SSIDX_WORK_RAM = 1;
    parameter int SSIDX_VIDEO_RAM = 2;
    parameter int SSIDX_PAL_RAM = 3;
    parameter int SSIDX_IGS023 = 4;
    parameter int SSIDX_Z80_RAM = 5;
    parameter int SSIDX_Z80 = 6;
    parameter int SSIDX_IGS026_X = 7;
    parameter int SSIDX_ICS2115 = 8;
    parameter int SSIDX_ASIC3 = 9;
    parameter int SSIDX_IGS025 = 10;
    parameter int SSIDX_IGS022 = 11;          // engine regs[]/stack[]/stack_ptr
    parameter int SSIDX_IGS022_RAM_LO = 12;   // shared protection RAM, low bytes
    parameter int SSIDX_IGS022_RAM_HI = 13;   // shared protection RAM, high bytes
    parameter int SSIDX_IGS027A       = 14;   // ARM7 core (64 words) + igs027a wrapper regs
    parameter int SSIDX_IGS027A_IRAM  = 15;   // internal RAM (up to 256KB) via ram_cache rd/wr ports
    parameter int SSIDX_IGS027A_SHARE = 16;   // 68k/ARM shared RAM (64KB)
    parameter int SSIDX_IGS027A_XOR   = 17;   // exrom XOR table (1KB)

    parameter bit [31:0] SS_DDR_BASE         = 32'h3E00_0000;
    // Free DDR window (was the sprite A-ROM, now moved to SDRAM).
    parameter bit [31:0] CART_A_ROM_DDR_BASE = 32'h3800_0000;
    parameter bit [31:0] DOWNLOAD_DDR_BASE   = 32'h3000_0000;
    parameter bit [31:0] CART_ARM_ROM_DDR_BASE = 32'h3C00_0000;
    parameter bit [31:0] PROT_INT_ROM_DDR_BASE = 32'h3C90_0000; // igs027a 16KB internal ROM
    parameter bit [31:0] PROT_IRAM_DDR_BASE    = 32'h3CA0_0000; // igs027a internal RAM, up to 256KB (P2)
    parameter bit [31:0] PROT_ROM_DDR_BASE     = 32'h3CB0_0000; // igs022 64KB private data ROM
    // IGS027A 68k/ARM shared RAM, two 64KB "chips" (was 128KB block RAM).  chip0
    // @ base, chip1 @ base+0x10000.  Fronted by one ram_cache per chip.
    parameter bit [31:0] PROT_SHARE_DDR_BASE   = 32'h3CC0_0000; // 2x 64KB shared RAM chips

    /*
    SDRAM map (128 MB, 2x 64 MB chips; chip = addr[26]).  Latency-sensitive
    graphics (tiles + sprite B + sprite A) live in SDRAM; A fills chip 1.

    chip 0 (0x0000_0000-0x03FF_FFFF):
      BIOS  PROG  1M  @ 0x0000_0000
      BIOS  TILE  2M  @ 0x0010_0000
      BIOS  MUSIC 2M  @ 0x0030_0000
      CART  PROG  8M  @ 0x0080_0000
      CART  TILE 16M  @ 0x0100_0000
      CART  MUSIC 16M @ 0x0200_0000
      CART  B    16M  @ 0x0300_0000
    chip 1 (0x0400_0000-0x07FF_FFFF):
      CART  A    64M  @ 0x0400_0000
    */

    parameter bit [31:0] BIOS_PROG_ROM_SDR_BASE   = 32'h0000_0000;
    parameter bit [31:0] BIOS_TILE_ROM_SDR_BASE   = 32'h0010_0000;
    parameter bit [31:0] BIOS_MUSIC_ROM_SDR_BASE  = 32'h0030_0000;

    parameter bit [31:0] CART_PROG_ROM_SDR_BASE   = 32'h0080_0000;
    parameter bit [31:0] CART_TILE_ROM_SDR_BASE   = 32'h0100_0000;
    parameter bit [31:0] CART_MUSIC_ROM_SDR_BASE  = 32'h0200_0000;
    parameter bit [31:0] CART_B_ROM_SDR_BASE      = 32'h0300_0000;
    parameter bit [31:0] CART_A_ROM_SDR_BASE      = 32'h0400_0000;

    typedef enum bit [3:0] {
        STORAGE_SDR,
        STORAGE_DDR,
        STORAGE_BLOCK
    } region_storage_t;

    typedef enum bit [3:0] {
        ENCODING_NORMAL,
        ENCODING_SWAP16,
        ENCODING_ENCRYPTED
    } region_encoding_t;

    typedef struct packed {
        bit [31:0] base_addr;
        region_storage_t storage;
        region_encoding_t encoding;
        bit [3:0]  base_idx;
    } region_t;


    parameter region_t REGION_BIOS_PROG_ROM      = '{ base_addr:BIOS_PROG_ROM_SDR_BASE,      storage:STORAGE_SDR,   encoding:ENCODING_NORMAL, base_idx:0 };
    parameter region_t REGION_BIOS_TILE_ROM      = '{ base_addr:BIOS_TILE_ROM_SDR_BASE,      storage:STORAGE_SDR,   encoding:ENCODING_NORMAL, base_idx:0 };
    parameter region_t REGION_BIOS_MUSIC_ROM     = '{ base_addr:BIOS_MUSIC_ROM_SDR_BASE,     storage:STORAGE_SDR,   encoding:ENCODING_NORMAL, base_idx:0  };
    parameter region_t REGION_CART_PROG_ROM      = '{ base_addr:CART_PROG_ROM_SDR_BASE,      storage:STORAGE_SDR,   encoding:ENCODING_ENCRYPTED, base_idx:1  };
    parameter region_t REGION_CART_TILE_ROM      = '{ base_addr:CART_TILE_ROM_SDR_BASE,      storage:STORAGE_SDR,   encoding:ENCODING_NORMAL, base_idx:2  };
    parameter region_t REGION_CART_MUSIC_ROM     = '{ base_addr:CART_MUSIC_ROM_SDR_BASE,     storage:STORAGE_SDR,   encoding:ENCODING_NORMAL, base_idx:3  };
    parameter region_t REGION_CART_A_ROM         = '{ base_addr:CART_A_ROM_SDR_BASE,         storage:STORAGE_SDR,   encoding:ENCODING_NORMAL, base_idx:0  };
    parameter region_t REGION_CART_B_ROM         = '{ base_addr:CART_B_ROM_SDR_BASE,         storage:STORAGE_SDR,   encoding:ENCODING_NORMAL, base_idx:0  };
    parameter region_t REGION_IGS022_ROM         = '{ base_addr:PROT_ROM_DDR_BASE,           storage:STORAGE_DDR,   encoding:ENCODING_NORMAL, base_idx:0  };
    parameter region_t REGION_IGS027_IROM        = '{ base_addr:PROT_INT_ROM_DDR_BASE,       storage:STORAGE_DDR,   encoding:ENCODING_NORMAL, base_idx:0  };
    parameter region_t REGION_CART_ARM_ROM       = '{ base_addr:CART_ARM_ROM_DDR_BASE,       storage:STORAGE_DDR,   encoding:ENCODING_ENCRYPTED, base_idx:0 };

    parameter region_t LOAD_REGIONS[11] = '{
        REGION_BIOS_PROG_ROM,
        REGION_BIOS_TILE_ROM,
        REGION_BIOS_MUSIC_ROM,
        REGION_CART_PROG_ROM,
        REGION_CART_TILE_ROM,
        REGION_CART_MUSIC_ROM,
        REGION_CART_A_ROM,
        REGION_CART_B_ROM,
        REGION_IGS022_ROM,
        REGION_IGS027_IROM,
        REGION_CART_ARM_ROM
    };

    // Values MUST match the C++ `Game` enum in sim/games.h (board_cfg = game << 8).
    typedef enum bit [7:0] {
        GAME_PGM      = 8'd0,
        GAME_KILLBLD  = 8'd9,
        GAME_DRGW3    = 8'd10,
        GAME_KOVSH    = 8'd11,
        GAME_PHOTOY2K = 8'd12,
        GAME_KOV2     = 8'd13,
        GAME_KOV2P    = 8'd14,
        GAME_DDP2     = 8'd15,
        GAME_MARTMAST = 8'd16,
        GAME_DW2001   = 8'd17,
        GAME_DWPC     = 8'd18,
        GAME_DMNFRNT  = 8'd19,   // IGS027A type3 (55857G), 22 MHz
        GAME_THEGLAD  = 8'd20,   // IGS027A type3 (55857G), 22 MHz
        GAME_SVG      = 8'd21,   // IGS027A type3 (55857G), 33 MHz
        GAME_KET      = 8'd22,   // IGS027A type1 (CAVE), 20 MHz, recreated int ROM
        GAME_ESPGAL   = 8'd23,   // IGS027A type1 (CAVE), 20 MHz, recreated int ROM
        GAME_DDP3     = 8'd24,   // IGS027A type1 (CAVE), 20 MHz, recreated int ROM
        GAME_KILLBLDP = 8'd25,   // IGS027A type3 (55857G), 33.8688 MHz
        GAME_HAPPY6   = 8'd26,   // IGS027A type3 (55857G), 24 MHz, scrambled gfx/audio ROMs
        GAME_DWEX     = 8'd27    // never sent to RTL: dwex loads with the GAME_DRGW3 board id
    } game_t;

    typedef struct packed {
        game_t    game;
        bit [7:0] unused;
    } board_cfg_t;

    typedef struct packed
    {
        bit [24:0] words;
        bit [1:0]  sub;
    } arom_offset_t;

endpackage


