INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/uart/Uart_Comm_Test.xpr/practical/practical.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Downloads/uart/Uart_Comm_Test.xpr/practical/practical.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
