

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Mon Oct  9 15:13:27 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3240298141|  3240298168|  32.403 sec|  32.403 sec|  3240298141|  3240298168|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+------------+------------+-------------------------+-----------+-----------+------+----------+
        |                              |     Latency (cycles)    |        Iteration        |  Initiation Interval  | Trip |          |
        |           Loop Name          |     min    |     max    |         Latency         |  achieved |   target  | Count| Pipelined|
        +------------------------------+------------+------------+-------------------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_2             |  3240298140|  3240298167|  1080099380 ~ 1080099389|          -|          -|     3|        no|
        | + VITIS_LOOP_24_3            |  1080099378|  1080099387|    360033126 ~ 360033129|          -|          -|     3|        no|
        |  ++ VITIS_LOOP_28_4          |   360033124|   360033126|                 16365142|          -|          -|    22|        no|
        |   +++ VITIS_LOOP_31_5        |     5455045|     5455045|                    64177|          -|          -|    85|        no|
        |    ++++ VITIS_LOOP_32_6      |       64175|       64175|                      755|          -|          -|    85|        no|
        |     +++++ VITIS_LOOP_34_7    |         747|         747|                       83|          -|          -|     9|        no|
        |      ++++++ VITIS_LOOP_35_8  |          81|          81|                        9|          -|          -|     9|        no|
        |   +++ VITIS_LOOP_31_5        |     5455045|     5455045|                    64177|          -|          -|    85|        no|
        |    ++++ VITIS_LOOP_32_6      |       64175|       64175|                      755|          -|          -|    85|        no|
        |     +++++ VITIS_LOOP_34_7    |         747|         747|                       83|          -|          -|     9|        no|
        |      ++++++ VITIS_LOOP_35_8  |          81|          81|                        9|          -|          -|     9|        no|
        |   +++ VITIS_LOOP_31_5        |     5455045|     5455045|                    64177|          -|          -|    85|        no|
        |    ++++ VITIS_LOOP_32_6      |       64175|       64175|                      755|          -|          -|    85|        no|
        |     +++++ VITIS_LOOP_34_7    |         747|         747|                       83|          -|          -|     9|        no|
        |      ++++++ VITIS_LOOP_35_8  |          81|          81|                        9|          -|          -|     9|        no|
        +------------------------------+------------+------------+-------------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 6 
5 --> 6 
6 --> 7 24 3 
7 --> 8 6 
8 --> 9 
9 --> 19 10 
10 --> 11 9 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 10 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 7 
24 --> 25 
25 --> 43 26 
26 --> 27 25 
27 --> 28 
28 --> 38 29 
29 --> 30 28 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 29 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 26 
43 --> 44 
44 --> 45 4 
45 --> 46 44 
46 --> 47 
47 --> 57 48 
48 --> 49 47 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 48 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 45 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 62 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln22 = store i8 0, i8 %h" [src/conv1.cpp:22]   --->   Operation 66 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_24_3" [src/conv1.cpp:22]   --->   Operation 67 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%h_4 = load i8 %h" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 68 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %h_4" [src/conv1.cpp:22]   --->   Operation 69 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.76ns)   --->   "%icmp_ln22 = icmp_eq  i8 %h_4, i8 255" [src/conv1.cpp:22]   --->   Operation 70 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %VITIS_LOOP_24_3.split, void %for.end111" [src/conv1.cpp:22]   --->   Operation 71 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv1.cpp:22]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv1.cpp:22]   --->   Operation 73 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.42ns)   --->   "%br_ln24 = br void %VITIS_LOOP_28_4" [src/conv1.cpp:24]   --->   Operation 74 'br' 'br_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.42>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [src/conv1.cpp:167]   --->   Operation 75 'ret' 'ret_ln167' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%w = phi i8 %add_ln24, void %for.inc103, i8 0, void %VITIS_LOOP_24_3.split" [src/conv1.cpp:24]   --->   Operation 76 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %w" [src/conv1.cpp:24]   --->   Operation 77 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.76ns)   --->   "%icmp_ln24 = icmp_eq  i8 %w, i8 255" [src/conv1.cpp:24]   --->   Operation 78 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %VITIS_LOOP_28_4.split, void %for.inc106" [src/conv1.cpp:24]   --->   Operation 79 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv1.cpp:24]   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:24]   --->   Operation 81 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln28 = br void %VITIS_LOOP_31_5.0" [src/conv1.cpp:28]   --->   Operation 82 'br' 'br_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.42>
ST_3 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln22 = add i8 %h_4, i8 85" [src/conv1.cpp:22]   --->   Operation 83 'add' 'add_ln22' <Predicate = (icmp_ln24)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln22 = store i8 %add_ln22, i8 %h" [src/conv1.cpp:22]   --->   Operation 84 'store' 'store_ln22' <Predicate = (icmp_ln24)> <Delay = 0.42>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_24_3" [src/conv1.cpp:22]   --->   Operation 85 'br' 'br_ln22' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%n1 = phi i7 %add_ln28_2, void %for.inc100.2, i7 0, void %VITIS_LOOP_28_4.split" [src/conv1.cpp:28]   --->   Operation 86 'phi' 'n1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %n1" [src/conv1.cpp:28]   --->   Operation 87 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%n1_cast15 = zext i7 %n1" [src/conv1.cpp:28]   --->   Operation 88 'zext' 'n1_cast15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%n1_cast = zext i7 %n1" [src/conv1.cpp:28]   --->   Operation 89 'zext' 'n1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1, i8 0" [src/conv1.cpp:28]   --->   Operation 90 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i15 %tmp_s" [src/conv1.cpp:28]   --->   Operation 91 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.84ns)   --->   "%empty = sub i16 %tmp_13_cast, i16 %n1_cast" [src/conv1.cpp:28]   --->   Operation 92 'sub' 'empty' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i16 %empty" [src/conv1.cpp:41]   --->   Operation 93 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1, i3 0" [src/conv1.cpp:41]   --->   Operation 94 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %tmp_1" [src/conv1.cpp:41]   --->   Operation 95 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln41 = add i11 %zext_ln41, i11 %n1_cast15" [src/conv1.cpp:41]   --->   Operation 96 'add' 'add_ln41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i7 %n1" [src/conv1.cpp:28]   --->   Operation 97 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %n1, i32 6" [src/conv1.cpp:28]   --->   Operation 98 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp_13, void %VITIS_LOOP_31_5.0.split, void %for.inc103" [src/conv1.cpp:28]   --->   Operation 99 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln28" [src/conv1.cpp:28]   --->   Operation 100 'getelementptr' 'conv1_biases_addr' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:28]   --->   Operation 101 'load' 'conv1_biases_load' <Predicate = (!tmp_13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 22, i64 22, i64 22" [src/conv1.cpp:28]   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:28]   --->   Operation 103 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln28, i2 0" [src/conv1.cpp:28]   --->   Operation 104 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:28]   --->   Operation 105 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%empty_31 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:28]   --->   Operation 106 'bitcast' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6.0" [src/conv1.cpp:31]   --->   Operation 107 'br' 'br_ln31' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 2.53>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%th = phi i7 %add_ln31, void %for.inc97.0, i7 0, void %VITIS_LOOP_31_5.0.split" [src/conv1.cpp:31]   --->   Operation 108 'phi' 'th' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %th" [src/conv1.cpp:31]   --->   Operation 109 'zext' 'zext_ln31' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.77ns)   --->   "%icmp_ln31 = icmp_eq  i7 %th, i7 85" [src/conv1.cpp:31]   --->   Operation 110 'icmp' 'icmp_ln31' <Predicate = (!tmp_13)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.77ns)   --->   "%add_ln31 = add i7 %th, i7 1" [src/conv1.cpp:31]   --->   Operation 111 'add' 'add_ln31' <Predicate = (!tmp_13)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_6.0.split, void %for.inc100.0" [src/conv1.cpp:31]   --->   Operation 112 'br' 'br_ln31' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:31]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!tmp_13 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:31]   --->   Operation 114 'specloopname' 'specloopname_ln31' <Predicate = (!tmp_13 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%th_cast19 = zext i7 %th" [src/conv1.cpp:31]   --->   Operation 115 'zext' 'th_cast19' <Predicate = (!tmp_13 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.76ns)   --->   "%empty_32 = add i9 %zext_ln31, i9 %zext_ln22" [src/conv1.cpp:31]   --->   Operation 116 'add' 'empty_32' <Predicate = (!tmp_13 & !icmp_ln31)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%p_cast17 = zext i9 %empty_32" [src/conv1.cpp:31]   --->   Operation 117 'zext' 'p_cast17' <Predicate = (!tmp_13 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.85ns)   --->   "%empty_33 = add i17 %sext_ln41, i17 %p_cast17" [src/conv1.cpp:41]   --->   Operation 118 'add' 'empty_33' <Predicate = (!tmp_13 & !icmp_ln31)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast18 = sext i17 %empty_33" [src/conv1.cpp:41]   --->   Operation 119 'sext' 'p_cast18' <Predicate = (!tmp_13 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%empty_34 = trunc i17 %empty_33" [src/conv1.cpp:41]   --->   Operation 120 'trunc' 'empty_34' <Predicate = (!tmp_13 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_34, i8 0" [src/conv1.cpp:41]   --->   Operation 121 'bitconcatenate' 'p_shl2' <Predicate = (!tmp_13 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.91ns)   --->   "%empty_35 = sub i22 %p_shl2, i22 %p_cast18" [src/conv1.cpp:41]   --->   Operation 122 'sub' 'empty_35' <Predicate = (!tmp_13 & !icmp_ln31)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %empty_32" [src/conv1.cpp:32]   --->   Operation 123 'zext' 'zext_ln32' <Predicate = (!tmp_13 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.76ns)   --->   "%add_ln84_1 = add i8 %th_cast19, i8 %h_4" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 124 'add' 'add_ln84_1' <Predicate = (!tmp_13 & !icmp_ln31)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.42ns)   --->   "%br_ln32 = br void %VITIS_LOOP_34_7.0" [src/conv1.cpp:32]   --->   Operation 125 'br' 'br_ln32' <Predicate = (!tmp_13 & !icmp_ln31)> <Delay = 0.42>
ST_6 : Operation 126 [1/1] (0.77ns)   --->   "%add_ln28 = add i7 %n1, i7 1" [src/conv1.cpp:28]   --->   Operation 126 'add' 'add_ln28' <Predicate = (!tmp_13 & icmp_ln31)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%add_ln28_cast16 = zext i7 %add_ln28" [src/conv1.cpp:28]   --->   Operation 127 'zext' 'add_ln28_cast16' <Predicate = (!tmp_13 & icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%add_ln28_cast = zext i7 %add_ln28" [src/conv1.cpp:28]   --->   Operation 128 'zext' 'add_ln28_cast' <Predicate = (!tmp_13 & icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %add_ln28, i8 0" [src/conv1.cpp:28]   --->   Operation 129 'bitconcatenate' 'tmp_9' <Predicate = (!tmp_13 & icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i15 %tmp_9" [src/conv1.cpp:28]   --->   Operation 130 'zext' 'tmp_17_cast' <Predicate = (!tmp_13 & icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.84ns)   --->   "%empty_39 = sub i16 %tmp_17_cast, i16 %add_ln28_cast" [src/conv1.cpp:28]   --->   Operation 131 'sub' 'empty_39' <Predicate = (!tmp_13 & icmp_ln31)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i16 %empty_39" [src/conv1.cpp:41]   --->   Operation 132 'sext' 'sext_ln41_1' <Predicate = (!tmp_13 & icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln28, i3 0" [src/conv1.cpp:41]   --->   Operation 133 'bitconcatenate' 'tmp_10' <Predicate = (!tmp_13 & icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i10 %tmp_10" [src/conv1.cpp:41]   --->   Operation 134 'zext' 'zext_ln41_1' <Predicate = (!tmp_13 & icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.78ns)   --->   "%add_ln41_1 = add i11 %zext_ln41_1, i11 %add_ln28_cast16" [src/conv1.cpp:41]   --->   Operation 135 'add' 'add_ln41_1' <Predicate = (!tmp_13 & icmp_ln31)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln28, i32 6" [src/conv1.cpp:28]   --->   Operation 136 'bitselect' 'tmp_14' <Predicate = (!tmp_13 & icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp_14, void %VITIS_LOOP_31_5.1, void %for.inc103" [src/conv1.cpp:28]   --->   Operation 137 'br' 'br_ln28' <Predicate = (!tmp_13 & icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.76ns)   --->   "%empty_40 = add i8 %tmp_2, i8 4" [src/conv1.cpp:28]   --->   Operation 138 'add' 'empty_40' <Predicate = (!tmp_13 & icmp_ln31 & !tmp_14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %empty_40, i32 2, i32 7" [src/conv1.cpp:28]   --->   Operation 139 'partselect' 'tmp_11' <Predicate = (!tmp_13 & icmp_ln31 & !tmp_14)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%p_cast34 = zext i6 %tmp_11" [src/conv1.cpp:28]   --->   Operation 140 'zext' 'p_cast34' <Predicate = (!tmp_13 & icmp_ln31 & !tmp_14)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%conv1_biases_addr_1 = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast34" [src/conv1.cpp:28]   --->   Operation 141 'getelementptr' 'conv1_biases_addr_1' <Predicate = (!tmp_13 & icmp_ln31 & !tmp_14)> <Delay = 0.00>
ST_6 : Operation 142 [2/2] (1.23ns)   --->   "%conv1_biases_load_1 = load i6 %conv1_biases_addr_1" [src/conv1.cpp:28]   --->   Operation 142 'load' 'conv1_biases_load_1' <Predicate = (!tmp_13 & icmp_ln31 & !tmp_14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 143 [1/1] (0.76ns)   --->   "%add_ln24 = add i8 %w, i8 85" [src/conv1.cpp:24]   --->   Operation 143 'add' 'add_ln24' <Predicate = (icmp_ln31 & tmp_14) | (tmp_13)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln24 = br void %VITIS_LOOP_28_4" [src/conv1.cpp:24]   --->   Operation 144 'br' 'br_ln24' <Predicate = (icmp_ln31 & tmp_14) | (tmp_13)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%tw = phi i7 %add_ln32, void %for.end57.0, i7 0, void %VITIS_LOOP_32_6.0.split" [src/conv1.cpp:32]   --->   Operation 145 'phi' 'tw' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i7 %tw" [src/conv1.cpp:32]   --->   Operation 146 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.77ns)   --->   "%icmp_ln32 = icmp_eq  i7 %tw, i7 85" [src/conv1.cpp:32]   --->   Operation 147 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.77ns)   --->   "%add_ln32 = add i7 %tw, i7 1" [src/conv1.cpp:32]   --->   Operation 148 'add' 'add_ln32' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %VITIS_LOOP_34_7.0.split, void %for.inc97.0" [src/conv1.cpp:32]   --->   Operation 149 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.76ns)   --->   "%empty_36 = add i9 %zext_ln32_1, i9 %zext_ln24" [src/conv1.cpp:32]   --->   Operation 150 'add' 'empty_36' <Predicate = (!icmp_ln32)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%p_cast19 = zext i9 %empty_36" [src/conv1.cpp:32]   --->   Operation 151 'zext' 'p_cast19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.91ns)   --->   "%empty_37 = add i22 %empty_35, i22 %p_cast19" [src/conv1.cpp:41]   --->   Operation 152 'add' 'empty_37' <Predicate = (!icmp_ln32)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%p_cast38 = zext i22 %empty_37" [src/conv1.cpp:41]   --->   Operation 153 'zext' 'p_cast38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast38" [src/conv1.cpp:41]   --->   Operation 154 'getelementptr' 'conv1_output_ftmap_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 155 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr" [src/conv1.cpp:41]   --->   Operation 155 'load' 'conv1_output_ftmap_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6.0" [src/conv1.cpp:31]   --->   Operation 156 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:32]   --->   Operation 157 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:32]   --->   Operation 158 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%p_cast20 = zext i9 %empty_36" [src/conv1.cpp:32]   --->   Operation 159 'zext' 'p_cast20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr" [src/conv1.cpp:41]   --->   Operation 160 'load' 'conv1_output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_8 : Operation 161 [1/1] (0.42ns)   --->   "%br_ln34 = br void %VITIS_LOOP_35_8.0" [src/conv1.cpp:34]   --->   Operation 161 'br' 'br_ln34' <Predicate = true> <Delay = 0.42>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%f1h = phi i4 %add_ln34, void %for.inc55.0, i4 0, void %VITIS_LOOP_34_7.0.split" [src/conv1.cpp:34]   --->   Operation 162 'phi' 'f1h' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%add54_0_lcssa31 = phi i32 %add54_029, void %for.inc55.0, i32 %conv1_output_ftmap_load, void %VITIS_LOOP_34_7.0.split" [src/conv1.cpp:41]   --->   Operation 163 'phi' 'add54_0_lcssa31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i4 %f1h" [src/conv1.cpp:41]   --->   Operation 164 'zext' 'zext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.79ns)   --->   "%add_ln41_3 = add i11 %add_ln41, i11 %zext_ln41_3" [src/conv1.cpp:41]   --->   Operation 165 'add' 'add_ln41_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i11 %add_ln41_3" [src/conv1.cpp:41]   --->   Operation 166 'zext' 'zext_ln41_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i11 %add_ln41_3" [src/conv1.cpp:41]   --->   Operation 167 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln41, i3 0" [src/conv1.cpp:41]   --->   Operation 168 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.82ns)   --->   "%add_ln41_4 = add i13 %p_shl3, i13 %zext_ln41_4" [src/conv1.cpp:41]   --->   Operation 169 'add' 'add_ln41_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_eq  i4 %f1h, i4 9" [src/conv1.cpp:34]   --->   Operation 170 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.79ns)   --->   "%add_ln34 = add i4 %f1h, i4 1" [src/conv1.cpp:34]   --->   Operation 171 'add' 'add_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %VITIS_LOOP_35_8.0.split, void %for.end57.0" [src/conv1.cpp:34]   --->   Operation 172 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:34]   --->   Operation 173 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:34]   --->   Operation 174 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.79ns)   --->   "%tmp = add i4 %f1h, i4 12" [src/conv1.cpp:34]   --->   Operation 175 'add' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_cast = sext i4 %tmp" [src/conv1.cpp:34]   --->   Operation 176 'sext' 'tmp_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.77ns)   --->   "%empty_38 = add i10 %tmp_cast, i10 %zext_ln32" [src/conv1.cpp:34]   --->   Operation 177 'add' 'empty_38' <Predicate = (!icmp_ln34)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_38, i32 9" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 178 'bitselect' 'tmp_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.78ns)   --->   "%icmp_ln84 = icmp_sgt  i10 %empty_38, i10 254" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 179 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i4 %tmp" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 180 'sext' 'sext_ln84' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.76ns)   --->   "%add_ln84 = add i8 %sext_ln84, i8 %add_ln84_1" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 181 'add' 'add_ln84' <Predicate = (!icmp_ln34)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped)   --->   "%select_ln83 = select i1 %tmp_17, i8 0, i8 254" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 182 'select' 'select_ln83' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped)   --->   "%or_ln83 = or i1 %tmp_17, i1 %icmp_ln84" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 183 'or' 'or_ln83' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.39ns) (out node of the LUT)   --->   "%yPixelClamped = select i1 %or_ln83, i8 %select_ln83, i8 %add_ln84" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 184 'select' 'yPixelClamped' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i8 %yPixelClamped" [src/conv1.cpp:41]   --->   Operation 185 'zext' 'zext_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped, i8 0" [src/conv1.cpp:41]   --->   Operation 186 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.85ns)   --->   "%sub_ln41 = sub i16 %tmp_18, i16 %zext_ln41_5" [src/conv1.cpp:41]   --->   Operation 187 'sub' 'sub_ln41' <Predicate = (!icmp_ln34)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.42ns)   --->   "%br_ln35 = br void %for.inc.0" [src/conv1.cpp:35]   --->   Operation 188 'br' 'br_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_9 : [1/1] (0.75ns)   --->   Input mux for Operation 189 '%add = fadd i32 %add54_0_lcssa31, i32 %empty_31'
ST_9 : Operation 189 [4/4] (5.68ns)   --->   "%add = fadd i32 %add54_0_lcssa31, i32 %empty_31" [src/conv1.cpp:46]   --->   Operation 189 'fadd' 'add' <Predicate = (icmp_ln34)> <Delay = 5.68> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.45>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%f1w = phi i4 %add_ln35, void %for.inc.0.split, i4 0, void %VITIS_LOOP_35_8.0.split" [src/conv1.cpp:39]   --->   Operation 190 'phi' 'f1w' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%add54_029 = phi i32 %add1, void %for.inc.0.split, i32 %add54_0_lcssa31, void %VITIS_LOOP_35_8.0.split" [src/conv1.cpp:41]   --->   Operation 191 'phi' 'add54_029' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i4 %f1w" [src/conv1.cpp:41]   --->   Operation 192 'zext' 'zext_ln41_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.82ns)   --->   "%add_ln41_5 = add i13 %add_ln41_4, i13 %zext_ln41_6" [src/conv1.cpp:41]   --->   Operation 193 'add' 'add_ln41_5' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i13 %add_ln41_5" [src/conv1.cpp:41]   --->   Operation 194 'zext' 'zext_ln41_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln41_7" [src/conv1.cpp:41]   --->   Operation 195 'getelementptr' 'conv1_weights_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.79ns)   --->   "%icmp_ln35 = icmp_eq  i4 %f1w, i4 9" [src/conv1.cpp:35]   --->   Operation 196 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.79ns)   --->   "%add_ln35 = add i4 %f1w, i4 1" [src/conv1.cpp:35]   --->   Operation 197 'add' 'add_ln35' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc.0.split, void %for.inc55.0" [src/conv1.cpp:35]   --->   Operation 198 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.79ns)   --->   "%add_ln39 = add i4 %f1w, i4 12" [src/conv1.cpp:39]   --->   Operation 199 'add' 'add_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i4 %add_ln39" [src/conv1.cpp:39]   --->   Operation 200 'sext' 'sext_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.77ns)   --->   "%add_ln39_1 = add i10 %sext_ln39, i10 %p_cast20" [src/conv1.cpp:39]   --->   Operation 201 'add' 'add_ln39_1' <Predicate = (!icmp_ln35)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_8)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln39_1, i32 9" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 202 'bitselect' 'tmp_19' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.78ns)   --->   "%icmp_ln84_2 = icmp_sgt  i10 %add_ln39_1, i10 254" [src/util.cpp:84->src/conv1.cpp:39]   --->   Operation 203 'icmp' 'icmp_ln84_2' <Predicate = (!icmp_ln35)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_8)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln39_1, i32 9" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 204 'bitselect' 'tmp_20' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_8)   --->   "%select_ln83_5 = select i1 %tmp_20, i10 0, i10 254" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 205 'select' 'select_ln83_5' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_8)   --->   "%or_ln83_2 = or i1 %tmp_19, i1 %icmp_ln84_2" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 206 'or' 'or_ln83_2' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_8)   --->   "%xPixelClamped = select i1 %or_ln83_2, i10 %select_ln83_5, i10 %add_ln39_1" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 207 'select' 'xPixelClamped' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 208 [2/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:41]   --->   Operation 208 'load' 'conv1_weights_load' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_10 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_8)   --->   "%sext_ln41_3 = sext i10 %xPixelClamped" [src/conv1.cpp:41]   --->   Operation 209 'sext' 'sext_ln41_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln41_8 = add i16 %sub_ln41, i16 %sext_ln41_3" [src/conv1.cpp:41]   --->   Operation 210 'add' 'add_ln41_8' <Predicate = (!icmp_ln35)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln41_10 = zext i16 %add_ln41_8" [src/conv1.cpp:41]   --->   Operation 211 'zext' 'zext_ln41_10' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln41_10" [src/conv1.cpp:41]   --->   Operation 212 'getelementptr' 'input_ftmap_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_10 : Operation 213 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:41]   --->   Operation 213 'load' 'input_ftmap_load' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_35_8.0" [src/conv1.cpp:34]   --->   Operation 214 'br' 'br_ln34' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 215 [1/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:41]   --->   Operation 215 'load' 'conv1_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_11 : Operation 216 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:41]   --->   Operation 216 'load' 'input_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %conv1_weights_load" [src/conv1.cpp:41]   --->   Operation 217 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln41_1 = bitcast i32 %input_ftmap_load" [src/conv1.cpp:41]   --->   Operation 218 'bitcast' 'bitcast_ln41_1' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 219 '%mul = fmul i32 %bitcast_ln41, i32 %bitcast_ln41_1'
ST_12 : Operation 219 [3/3] (6.44ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %bitcast_ln41_1" [src/conv1.cpp:41]   --->   Operation 219 'fmul' 'mul' <Predicate = true> <Delay = 6.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 220 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %bitcast_ln41_1" [src/conv1.cpp:41]   --->   Operation 220 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 221 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %bitcast_ln41_1" [src/conv1.cpp:41]   --->   Operation 221 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : [1/1] (0.75ns)   --->   Input mux for Operation 222 '%add1 = fadd i32 %add54_029, i32 %mul'
ST_15 : Operation 222 [4/4] (5.68ns)   --->   "%add1 = fadd i32 %add54_029, i32 %mul" [src/conv1.cpp:41]   --->   Operation 222 'fadd' 'add1' <Predicate = true> <Delay = 5.68> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 223 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %add54_029, i32 %mul" [src/conv1.cpp:41]   --->   Operation 223 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 224 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %add54_029, i32 %mul" [src/conv1.cpp:41]   --->   Operation 224 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:35]   --->   Operation 225 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:35]   --->   Operation 226 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %add54_029, i32 %mul" [src/conv1.cpp:41]   --->   Operation 227 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc.0" [src/conv1.cpp:35]   --->   Operation 228 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 19 <SV = 9> <Delay = 6.43>
ST_19 : Operation 229 [3/4] (6.43ns)   --->   "%add = fadd i32 %add54_0_lcssa31, i32 %empty_31" [src/conv1.cpp:46]   --->   Operation 229 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.43>
ST_20 : Operation 230 [2/4] (6.43ns)   --->   "%add = fadd i32 %add54_0_lcssa31, i32 %empty_31" [src/conv1.cpp:46]   --->   Operation 230 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 6.43>
ST_21 : Operation 231 [1/4] (6.43ns)   --->   "%add = fadd i32 %add54_0_lcssa31, i32 %empty_31" [src/conv1.cpp:46]   --->   Operation 231 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 2.78>
ST_22 : [1/1] (0.52ns)   --->   Input mux for Operation 232 '%tmp_4 = fcmp_olt  i32 %add, i32 0'
ST_22 : Operation 232 [2/2] (2.25ns)   --->   "%tmp_4 = fcmp_olt  i32 %add, i32 0" [src/conv1.cpp:47]   --->   Operation 232 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.25> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 13> <Delay = 4.46>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %add" [src/conv1.cpp:47]   --->   Operation 233 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47, i32 23, i32 30" [src/conv1.cpp:47]   --->   Operation 234 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %bitcast_ln47" [src/conv1.cpp:47]   --->   Operation 235 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (0.76ns)   --->   "%icmp_ln47 = icmp_ne  i8 %tmp_3, i8 255" [src/conv1.cpp:47]   --->   Operation 236 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 237 [1/1] (0.92ns)   --->   "%icmp_ln47_1 = icmp_eq  i23 %trunc_ln47, i23 0" [src/conv1.cpp:47]   --->   Operation 237 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%or_ln47 = or i1 %icmp_ln47_1, i1 %icmp_ln47" [src/conv1.cpp:47]   --->   Operation 238 'or' 'or_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 239 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_olt  i32 %add, i32 0" [src/conv1.cpp:47]   --->   Operation 239 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%and_ln47 = and i1 %or_ln47, i1 %tmp_4" [src/conv1.cpp:47]   --->   Operation 240 'and' 'and_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 241 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln47 = select i1 %and_ln47, i32 0, i32 %add" [src/conv1.cpp:47]   --->   Operation 241 'select' 'select_ln47' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 242 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln47, i22 %conv1_output_ftmap_addr" [src/conv1.cpp:46]   --->   Operation 242 'store' 'store_ln46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_34_7.0" [src/conv1.cpp:32]   --->   Operation 243 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 24 <SV = 6> <Delay = 1.23>
ST_24 : Operation 244 [1/2] (1.23ns)   --->   "%conv1_biases_load_1 = load i6 %conv1_biases_addr_1" [src/conv1.cpp:28]   --->   Operation 244 'load' 'conv1_biases_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%empty_41 = bitcast i32 %conv1_biases_load_1" [src/conv1.cpp:28]   --->   Operation 245 'bitcast' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6.1" [src/conv1.cpp:31]   --->   Operation 246 'br' 'br_ln31' <Predicate = true> <Delay = 0.42>

State 25 <SV = 7> <Delay = 2.53>
ST_25 : Operation 247 [1/1] (0.00ns)   --->   "%th_1 = phi i7 %add_ln31_1, void %for.inc97.1, i7 0, void %VITIS_LOOP_31_5.1" [src/conv1.cpp:31]   --->   Operation 247 'phi' 'th_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i7 %th_1" [src/conv1.cpp:31]   --->   Operation 248 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 249 [1/1] (0.77ns)   --->   "%icmp_ln31_1 = icmp_eq  i7 %th_1, i7 85" [src/conv1.cpp:31]   --->   Operation 249 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [1/1] (0.77ns)   --->   "%add_ln31_1 = add i7 %th_1, i7 1" [src/conv1.cpp:31]   --->   Operation 250 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_1, void %VITIS_LOOP_32_6.1.split, void %for.inc100.1" [src/conv1.cpp:31]   --->   Operation 251 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:31]   --->   Operation 252 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:31]   --->   Operation 253 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%th_1_cast24 = zext i7 %th_1" [src/conv1.cpp:31]   --->   Operation 254 'zext' 'th_1_cast24' <Predicate = (!icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 255 [1/1] (0.76ns)   --->   "%empty_42 = add i9 %zext_ln31_1, i9 %zext_ln22" [src/conv1.cpp:31]   --->   Operation 255 'add' 'empty_42' <Predicate = (!icmp_ln31_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 256 [1/1] (0.00ns)   --->   "%p_cast23 = zext i9 %empty_42" [src/conv1.cpp:31]   --->   Operation 256 'zext' 'p_cast23' <Predicate = (!icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (0.85ns)   --->   "%empty_43 = add i17 %sext_ln41_1, i17 %p_cast23" [src/conv1.cpp:41]   --->   Operation 257 'add' 'empty_43' <Predicate = (!icmp_ln31_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%p_cast24 = sext i17 %empty_43" [src/conv1.cpp:41]   --->   Operation 258 'sext' 'p_cast24' <Predicate = (!icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 259 [1/1] (0.00ns)   --->   "%empty_44 = trunc i17 %empty_43" [src/conv1.cpp:41]   --->   Operation 259 'trunc' 'empty_44' <Predicate = (!icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_44, i8 0" [src/conv1.cpp:41]   --->   Operation 260 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.91ns)   --->   "%empty_45 = sub i22 %p_shl7, i22 %p_cast24" [src/conv1.cpp:41]   --->   Operation 261 'sub' 'empty_45' <Predicate = (!icmp_ln31_1)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i9 %empty_42" [src/conv1.cpp:32]   --->   Operation 262 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.76ns)   --->   "%add_ln84_2 = add i8 %th_1_cast24, i8 %h_4" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 263 'add' 'add_ln84_2' <Predicate = (!icmp_ln31_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 264 [1/1] (0.42ns)   --->   "%br_ln32 = br void %VITIS_LOOP_34_7.1" [src/conv1.cpp:32]   --->   Operation 264 'br' 'br_ln32' <Predicate = (!icmp_ln31_1)> <Delay = 0.42>
ST_25 : Operation 265 [1/1] (0.76ns)   --->   "%empty_50 = add i8 %tmp_2, i8 8" [src/conv1.cpp:28]   --->   Operation 265 'add' 'empty_50' <Predicate = (icmp_ln31_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %empty_50, i32 2, i32 7" [src/conv1.cpp:28]   --->   Operation 266 'partselect' 'tmp_16' <Predicate = (icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%p_cast36 = zext i6 %tmp_16" [src/conv1.cpp:28]   --->   Operation 267 'zext' 'p_cast36' <Predicate = (icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%conv1_biases_addr_2 = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast36" [src/conv1.cpp:28]   --->   Operation 268 'getelementptr' 'conv1_biases_addr_2' <Predicate = (icmp_ln31_1)> <Delay = 0.00>
ST_25 : Operation 269 [2/2] (1.23ns)   --->   "%conv1_biases_load_2 = load i6 %conv1_biases_addr_2" [src/conv1.cpp:28]   --->   Operation 269 'load' 'conv1_biases_load_2' <Predicate = (icmp_ln31_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 8> <Delay = 2.91>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%tw_1 = phi i7 %add_ln32_1, void %for.end57.1, i7 0, void %VITIS_LOOP_32_6.1.split" [src/conv1.cpp:32]   --->   Operation 270 'phi' 'tw_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i7 %tw_1" [src/conv1.cpp:32]   --->   Operation 271 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 272 [1/1] (0.77ns)   --->   "%icmp_ln32_1 = icmp_eq  i7 %tw_1, i7 85" [src/conv1.cpp:32]   --->   Operation 272 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 273 [1/1] (0.77ns)   --->   "%add_ln32_1 = add i7 %tw_1, i7 1" [src/conv1.cpp:32]   --->   Operation 273 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32_1, void %VITIS_LOOP_34_7.1.split, void %for.inc97.1" [src/conv1.cpp:32]   --->   Operation 274 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 275 [1/1] (0.76ns)   --->   "%empty_46 = add i9 %zext_ln32_3, i9 %zext_ln24" [src/conv1.cpp:32]   --->   Operation 275 'add' 'empty_46' <Predicate = (!icmp_ln32_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%p_cast30 = zext i9 %empty_46" [src/conv1.cpp:32]   --->   Operation 276 'zext' 'p_cast30' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.91ns)   --->   "%empty_47 = add i22 %empty_45, i22 %p_cast30" [src/conv1.cpp:41]   --->   Operation 277 'add' 'empty_47' <Predicate = (!icmp_ln32_1)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "%p_cast49 = zext i22 %empty_47" [src/conv1.cpp:41]   --->   Operation 278 'zext' 'p_cast49' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr_1 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast49" [src/conv1.cpp:41]   --->   Operation 279 'getelementptr' 'conv1_output_ftmap_addr_1' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_26 : Operation 280 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1" [src/conv1.cpp:41]   --->   Operation 280 'load' 'conv1_output_ftmap_load_1' <Predicate = (!icmp_ln32_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6.1" [src/conv1.cpp:31]   --->   Operation 281 'br' 'br_ln31' <Predicate = (icmp_ln32_1)> <Delay = 0.00>

State 27 <SV = 9> <Delay = 1.23>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:32]   --->   Operation 282 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:32]   --->   Operation 283 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 284 [1/1] (0.00ns)   --->   "%p_cast27 = zext i9 %empty_46" [src/conv1.cpp:32]   --->   Operation 284 'zext' 'p_cast27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 285 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1" [src/conv1.cpp:41]   --->   Operation 285 'load' 'conv1_output_ftmap_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_27 : Operation 286 [1/1] (0.42ns)   --->   "%br_ln34 = br void %VITIS_LOOP_35_8.1" [src/conv1.cpp:34]   --->   Operation 286 'br' 'br_ln34' <Predicate = true> <Delay = 0.42>

State 28 <SV = 10> <Delay = 6.43>
ST_28 : Operation 287 [1/1] (0.00ns)   --->   "%f1h_1 = phi i4 %add_ln34_1, void %for.inc55.1, i4 0, void %VITIS_LOOP_34_7.1.split" [src/conv1.cpp:34]   --->   Operation 287 'phi' 'f1h_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 288 [1/1] (0.00ns)   --->   "%add54_1_lcssa34 = phi i32 %add54_132, void %for.inc55.1, i32 %conv1_output_ftmap_load_1, void %VITIS_LOOP_34_7.1.split" [src/conv1.cpp:41]   --->   Operation 288 'phi' 'add54_1_lcssa34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i4 %f1h_1" [src/conv1.cpp:41]   --->   Operation 289 'zext' 'zext_ln41_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 290 [1/1] (0.79ns)   --->   "%add_ln41_6 = add i11 %add_ln41_1, i11 %zext_ln41_8" [src/conv1.cpp:41]   --->   Operation 290 'add' 'add_ln41_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln41_9 = zext i11 %add_ln41_6" [src/conv1.cpp:41]   --->   Operation 291 'zext' 'zext_ln41_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i11 %add_ln41_6" [src/conv1.cpp:41]   --->   Operation 292 'trunc' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 293 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln41_1, i3 0" [src/conv1.cpp:41]   --->   Operation 293 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 294 [1/1] (0.82ns)   --->   "%add_ln41_7 = add i13 %p_shl8, i13 %zext_ln41_9" [src/conv1.cpp:41]   --->   Operation 294 'add' 'add_ln41_7' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 295 [1/1] (0.79ns)   --->   "%icmp_ln34_1 = icmp_eq  i4 %f1h_1, i4 9" [src/conv1.cpp:34]   --->   Operation 295 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 296 [1/1] (0.79ns)   --->   "%add_ln34_1 = add i4 %f1h_1, i4 1" [src/conv1.cpp:34]   --->   Operation 296 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34_1, void %VITIS_LOOP_35_8.1.split, void %for.end57.1" [src/conv1.cpp:34]   --->   Operation 297 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 298 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:34]   --->   Operation 298 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_28 : Operation 299 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:34]   --->   Operation 299 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_28 : Operation 300 [1/1] (0.79ns)   --->   "%tmp6 = add i4 %f1h_1, i4 12" [src/conv1.cpp:34]   --->   Operation 300 'add' 'tmp6' <Predicate = (!icmp_ln34_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 301 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i4 %tmp6" [src/conv1.cpp:34]   --->   Operation 301 'sext' 'tmp6_cast' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_28 : Operation 302 [1/1] (0.77ns)   --->   "%empty_48 = add i10 %tmp6_cast, i10 %zext_ln32_2" [src/conv1.cpp:34]   --->   Operation 302 'add' 'empty_48' <Predicate = (!icmp_ln34_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_48, i32 9" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 303 'bitselect' 'tmp_21' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_28 : Operation 304 [1/1] (0.78ns)   --->   "%icmp_ln84_3 = icmp_sgt  i10 %empty_48, i10 254" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 304 'icmp' 'icmp_ln84_3' <Predicate = (!icmp_ln34_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i4 %tmp6" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 305 'sext' 'sext_ln84_1' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_28 : Operation 306 [1/1] (0.76ns)   --->   "%add_ln84_3 = add i8 %sext_ln84_1, i8 %add_ln84_2" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 306 'add' 'add_ln84_3' <Predicate = (!icmp_ln34_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_2)   --->   "%select_ln83_7 = select i1 %tmp_21, i8 0, i8 254" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 307 'select' 'select_ln83_7' <Predicate = (!icmp_ln34_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_2)   --->   "%or_ln83_3 = or i1 %tmp_21, i1 %icmp_ln84_3" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 308 'or' 'or_ln83_3' <Predicate = (!icmp_ln34_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 309 [1/1] (0.39ns) (out node of the LUT)   --->   "%yPixelClamped_2 = select i1 %or_ln83_3, i8 %select_ln83_7, i8 %add_ln84_3" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 309 'select' 'yPixelClamped_2' <Predicate = (!icmp_ln34_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln41_11 = zext i8 %yPixelClamped_2" [src/conv1.cpp:41]   --->   Operation 310 'zext' 'zext_ln41_11' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_28 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_2, i8 0" [src/conv1.cpp:41]   --->   Operation 311 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_28 : Operation 312 [1/1] (0.85ns)   --->   "%sub_ln41_1 = sub i16 %tmp_22, i16 %zext_ln41_11" [src/conv1.cpp:41]   --->   Operation 312 'sub' 'sub_ln41_1' <Predicate = (!icmp_ln34_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 313 [1/1] (0.42ns)   --->   "%br_ln35 = br void %for.inc.1" [src/conv1.cpp:35]   --->   Operation 313 'br' 'br_ln35' <Predicate = (!icmp_ln34_1)> <Delay = 0.42>
ST_28 : [1/1] (0.75ns)   --->   Input mux for Operation 314 '%add68_1 = fadd i32 %add54_1_lcssa34, i32 %empty_41'
ST_28 : Operation 314 [4/4] (5.68ns)   --->   "%add68_1 = fadd i32 %add54_1_lcssa34, i32 %empty_41" [src/conv1.cpp:46]   --->   Operation 314 'fadd' 'add68_1' <Predicate = (icmp_ln34_1)> <Delay = 5.68> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 11> <Delay = 4.45>
ST_29 : Operation 315 [1/1] (0.00ns)   --->   "%f1w_1 = phi i4 %add_ln35_1, void %for.inc.1.split, i4 0, void %VITIS_LOOP_35_8.1.split" [src/conv1.cpp:39]   --->   Operation 315 'phi' 'f1w_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 316 [1/1] (0.00ns)   --->   "%add54_132 = phi i32 %add54_1, void %for.inc.1.split, i32 %add54_1_lcssa34, void %VITIS_LOOP_35_8.1.split" [src/conv1.cpp:41]   --->   Operation 316 'phi' 'add54_132' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln41_14 = zext i4 %f1w_1" [src/conv1.cpp:41]   --->   Operation 317 'zext' 'zext_ln41_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 318 [1/1] (0.82ns)   --->   "%add_ln41_11 = add i13 %add_ln41_7, i13 %zext_ln41_14" [src/conv1.cpp:41]   --->   Operation 318 'add' 'add_ln41_11' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln41_15 = zext i13 %add_ln41_11" [src/conv1.cpp:41]   --->   Operation 319 'zext' 'zext_ln41_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 320 [1/1] (0.00ns)   --->   "%conv1_weights_addr_1 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln41_15" [src/conv1.cpp:41]   --->   Operation 320 'getelementptr' 'conv1_weights_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 321 [1/1] (0.79ns)   --->   "%icmp_ln35_1 = icmp_eq  i4 %f1w_1, i4 9" [src/conv1.cpp:35]   --->   Operation 321 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 322 [1/1] (0.79ns)   --->   "%add_ln35_1 = add i4 %f1w_1, i4 1" [src/conv1.cpp:35]   --->   Operation 322 'add' 'add_ln35_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35_1, void %for.inc.1.split, void %for.inc55.1" [src/conv1.cpp:35]   --->   Operation 323 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 324 [1/1] (0.79ns)   --->   "%add_ln39_2 = add i4 %f1w_1, i4 12" [src/conv1.cpp:39]   --->   Operation 324 'add' 'add_ln39_2' <Predicate = (!icmp_ln35_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i4 %add_ln39_2" [src/conv1.cpp:39]   --->   Operation 325 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_29 : Operation 326 [1/1] (0.77ns)   --->   "%add_ln39_3 = add i10 %sext_ln39_1, i10 %p_cast27" [src/conv1.cpp:39]   --->   Operation 326 'add' 'add_ln39_3' <Predicate = (!icmp_ln35_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_12)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln39_3, i32 9" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 327 'bitselect' 'tmp_25' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_29 : Operation 328 [1/1] (0.78ns)   --->   "%icmp_ln84_5 = icmp_sgt  i10 %add_ln39_3, i10 254" [src/util.cpp:84->src/conv1.cpp:39]   --->   Operation 328 'icmp' 'icmp_ln84_5' <Predicate = (!icmp_ln35_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_12)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln39_3, i32 9" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 329 'bitselect' 'tmp_26' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_29 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_12)   --->   "%select_ln83_11 = select i1 %tmp_26, i10 0, i10 254" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 330 'select' 'select_ln83_11' <Predicate = (!icmp_ln35_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_12)   --->   "%or_ln83_5 = or i1 %tmp_25, i1 %icmp_ln84_5" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 331 'or' 'or_ln83_5' <Predicate = (!icmp_ln35_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_12)   --->   "%xPixelClamped_2 = select i1 %or_ln83_5, i10 %select_ln83_11, i10 %add_ln39_3" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 332 'select' 'xPixelClamped_2' <Predicate = (!icmp_ln35_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 333 [2/2] (1.23ns)   --->   "%conv1_weights_load_1 = load i13 %conv1_weights_addr_1" [src/conv1.cpp:41]   --->   Operation 333 'load' 'conv1_weights_load_1' <Predicate = (!icmp_ln35_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_29 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_12)   --->   "%sext_ln41_4 = sext i10 %xPixelClamped_2" [src/conv1.cpp:41]   --->   Operation 334 'sext' 'sext_ln41_4' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_29 : Operation 335 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln41_12 = add i16 %sub_ln41_1, i16 %sext_ln41_4" [src/conv1.cpp:41]   --->   Operation 335 'add' 'add_ln41_12' <Predicate = (!icmp_ln35_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln41_17 = zext i16 %add_ln41_12" [src/conv1.cpp:41]   --->   Operation 336 'zext' 'zext_ln41_17' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_29 : Operation 337 [1/1] (0.00ns)   --->   "%input_ftmap_addr_1 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln41_17" [src/conv1.cpp:41]   --->   Operation 337 'getelementptr' 'input_ftmap_addr_1' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_29 : Operation 338 [2/2] (1.23ns)   --->   "%input_ftmap_load_1 = load i16 %input_ftmap_addr_1" [src/conv1.cpp:41]   --->   Operation 338 'load' 'input_ftmap_load_1' <Predicate = (!icmp_ln35_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_29 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_35_8.1" [src/conv1.cpp:34]   --->   Operation 339 'br' 'br_ln34' <Predicate = (icmp_ln35_1)> <Delay = 0.00>

State 30 <SV = 12> <Delay = 1.23>
ST_30 : Operation 340 [1/2] (1.23ns)   --->   "%conv1_weights_load_1 = load i13 %conv1_weights_addr_1" [src/conv1.cpp:41]   --->   Operation 340 'load' 'conv1_weights_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_30 : Operation 341 [1/2] (1.23ns)   --->   "%input_ftmap_load_1 = load i16 %input_ftmap_addr_1" [src/conv1.cpp:41]   --->   Operation 341 'load' 'input_ftmap_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 31 <SV = 13> <Delay = 7.01>
ST_31 : Operation 342 [1/1] (0.00ns)   --->   "%bitcast_ln41_2 = bitcast i32 %conv1_weights_load_1" [src/conv1.cpp:41]   --->   Operation 342 'bitcast' 'bitcast_ln41_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln41_3 = bitcast i32 %input_ftmap_load_1" [src/conv1.cpp:41]   --->   Operation 343 'bitcast' 'bitcast_ln41_3' <Predicate = true> <Delay = 0.00>
ST_31 : [1/1] (0.57ns)   --->   Input mux for Operation 344 '%mul_1 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln41_3'
ST_31 : Operation 344 [3/3] (6.44ns)   --->   "%mul_1 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln41_3" [src/conv1.cpp:41]   --->   Operation 344 'fmul' 'mul_1' <Predicate = true> <Delay = 6.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 14> <Delay = 7.01>
ST_32 : Operation 345 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln41_3" [src/conv1.cpp:41]   --->   Operation 345 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 15> <Delay = 7.01>
ST_33 : Operation 346 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln41_3" [src/conv1.cpp:41]   --->   Operation 346 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 16> <Delay = 6.43>
ST_34 : [1/1] (0.75ns)   --->   Input mux for Operation 347 '%add54_1 = fadd i32 %add54_132, i32 %mul_1'
ST_34 : Operation 347 [4/4] (5.68ns)   --->   "%add54_1 = fadd i32 %add54_132, i32 %mul_1" [src/conv1.cpp:41]   --->   Operation 347 'fadd' 'add54_1' <Predicate = true> <Delay = 5.68> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 17> <Delay = 6.43>
ST_35 : Operation 348 [3/4] (6.43ns)   --->   "%add54_1 = fadd i32 %add54_132, i32 %mul_1" [src/conv1.cpp:41]   --->   Operation 348 'fadd' 'add54_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 6.43>
ST_36 : Operation 349 [2/4] (6.43ns)   --->   "%add54_1 = fadd i32 %add54_132, i32 %mul_1" [src/conv1.cpp:41]   --->   Operation 349 'fadd' 'add54_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 19> <Delay = 6.43>
ST_37 : Operation 350 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:35]   --->   Operation 350 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 351 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:35]   --->   Operation 351 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 352 [1/4] (6.43ns)   --->   "%add54_1 = fadd i32 %add54_132, i32 %mul_1" [src/conv1.cpp:41]   --->   Operation 352 'fadd' 'add54_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc.1" [src/conv1.cpp:35]   --->   Operation 353 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 38 <SV = 11> <Delay = 6.43>
ST_38 : Operation 354 [3/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add54_1_lcssa34, i32 %empty_41" [src/conv1.cpp:46]   --->   Operation 354 'fadd' 'add68_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 12> <Delay = 6.43>
ST_39 : Operation 355 [2/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add54_1_lcssa34, i32 %empty_41" [src/conv1.cpp:46]   --->   Operation 355 'fadd' 'add68_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 13> <Delay = 6.43>
ST_40 : Operation 356 [1/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add54_1_lcssa34, i32 %empty_41" [src/conv1.cpp:46]   --->   Operation 356 'fadd' 'add68_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 14> <Delay = 2.78>
ST_41 : [1/1] (0.52ns)   --->   Input mux for Operation 357 '%tmp_6 = fcmp_olt  i32 %add68_1, i32 0'
ST_41 : Operation 357 [2/2] (2.25ns)   --->   "%tmp_6 = fcmp_olt  i32 %add68_1, i32 0" [src/conv1.cpp:47]   --->   Operation 357 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.25> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 4.46>
ST_42 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln47_1 = bitcast i32 %add68_1" [src/conv1.cpp:47]   --->   Operation 358 'bitcast' 'bitcast_ln47_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47_1, i32 23, i32 30" [src/conv1.cpp:47]   --->   Operation 359 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i32 %bitcast_ln47_1" [src/conv1.cpp:47]   --->   Operation 360 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 361 [1/1] (0.76ns)   --->   "%icmp_ln47_2 = icmp_ne  i8 %tmp_5, i8 255" [src/conv1.cpp:47]   --->   Operation 361 'icmp' 'icmp_ln47_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 362 [1/1] (0.92ns)   --->   "%icmp_ln47_3 = icmp_eq  i23 %trunc_ln47_1, i23 0" [src/conv1.cpp:47]   --->   Operation 362 'icmp' 'icmp_ln47_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_1)   --->   "%or_ln47_1 = or i1 %icmp_ln47_3, i1 %icmp_ln47_2" [src/conv1.cpp:47]   --->   Operation 363 'or' 'or_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 364 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_olt  i32 %add68_1, i32 0" [src/conv1.cpp:47]   --->   Operation 364 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_1)   --->   "%and_ln47_1 = and i1 %or_ln47_1, i1 %tmp_6" [src/conv1.cpp:47]   --->   Operation 365 'and' 'and_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 366 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln47_1 = select i1 %and_ln47_1, i32 0, i32 %add68_1" [src/conv1.cpp:47]   --->   Operation 366 'select' 'select_ln47_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 367 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln47_1, i22 %conv1_output_ftmap_addr_1" [src/conv1.cpp:46]   --->   Operation 367 'store' 'store_ln46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_42 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_34_7.1" [src/conv1.cpp:32]   --->   Operation 368 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 43 <SV = 8> <Delay = 1.61>
ST_43 : Operation 369 [1/1] (0.78ns)   --->   "%add_ln28_1 = add i6 %trunc_ln28, i6 2" [src/conv1.cpp:28]   --->   Operation 369 'add' 'add_ln28_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 370 [1/1] (0.00ns)   --->   "%add_ln28_1_cast21 = zext i6 %add_ln28_1" [src/conv1.cpp:28]   --->   Operation 370 'zext' 'add_ln28_1_cast21' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 371 [1/1] (0.00ns)   --->   "%add_ln28_1_cast20 = zext i6 %add_ln28_1" [src/conv1.cpp:28]   --->   Operation 371 'zext' 'add_ln28_1_cast20' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %add_ln28_1, i8 0" [src/conv1.cpp:28]   --->   Operation 372 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i14 %tmp_12" [src/conv1.cpp:28]   --->   Operation 373 'zext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 374 [1/1] (0.83ns)   --->   "%empty_49 = sub i15 %tmp_21_cast, i15 %add_ln28_1_cast20" [src/conv1.cpp:28]   --->   Operation 374 'sub' 'empty_49' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln41_2 = sext i15 %empty_49" [src/conv1.cpp:41]   --->   Operation 375 'sext' 'sext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln28_1, i3 0" [src/conv1.cpp:41]   --->   Operation 376 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i9 %tmp_15" [src/conv1.cpp:41]   --->   Operation 377 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 378 [1/1] (0.77ns)   --->   "%add_ln41_2 = add i10 %zext_ln41_2, i10 %add_ln28_1_cast21" [src/conv1.cpp:41]   --->   Operation 378 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 379 [1/2] (1.23ns)   --->   "%conv1_biases_load_2 = load i6 %conv1_biases_addr_2" [src/conv1.cpp:28]   --->   Operation 379 'load' 'conv1_biases_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 380 [1/1] (0.00ns)   --->   "%empty_51 = bitcast i32 %conv1_biases_load_2" [src/conv1.cpp:28]   --->   Operation 380 'bitcast' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 381 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6.2" [src/conv1.cpp:31]   --->   Operation 381 'br' 'br_ln31' <Predicate = true> <Delay = 0.42>

State 44 <SV = 9> <Delay = 2.52>
ST_44 : Operation 382 [1/1] (0.00ns)   --->   "%th_2 = phi i7 %add_ln31_2, void %for.inc97.2, i7 0, void %for.inc100.1" [src/conv1.cpp:31]   --->   Operation 382 'phi' 'th_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i7 %th_2" [src/conv1.cpp:31]   --->   Operation 383 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 384 [1/1] (0.77ns)   --->   "%icmp_ln31_2 = icmp_eq  i7 %th_2, i7 85" [src/conv1.cpp:31]   --->   Operation 384 'icmp' 'icmp_ln31_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 385 [1/1] (0.77ns)   --->   "%add_ln31_2 = add i7 %th_2, i7 1" [src/conv1.cpp:31]   --->   Operation 385 'add' 'add_ln31_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_2, void %VITIS_LOOP_32_6.2.split, void %for.inc100.2" [src/conv1.cpp:31]   --->   Operation 386 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 387 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:31]   --->   Operation 387 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_44 : Operation 388 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:31]   --->   Operation 388 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_44 : Operation 389 [1/1] (0.00ns)   --->   "%th_2_cast26 = zext i7 %th_2" [src/conv1.cpp:31]   --->   Operation 389 'zext' 'th_2_cast26' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_44 : Operation 390 [1/1] (0.76ns)   --->   "%empty_52 = add i9 %zext_ln31_2, i9 %zext_ln22" [src/conv1.cpp:31]   --->   Operation 390 'add' 'empty_52' <Predicate = (!icmp_ln31_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 391 [1/1] (0.00ns)   --->   "%p_cast26 = zext i9 %empty_52" [src/conv1.cpp:31]   --->   Operation 391 'zext' 'p_cast26' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_44 : Operation 392 [1/1] (0.84ns)   --->   "%empty_53 = add i16 %sext_ln41_2, i16 %p_cast26" [src/conv1.cpp:41]   --->   Operation 392 'add' 'empty_53' <Predicate = (!icmp_ln31_2)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 393 [1/1] (0.00ns)   --->   "%p_cast28 = sext i16 %empty_53" [src/conv1.cpp:41]   --->   Operation 393 'sext' 'p_cast28' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_44 : Operation 394 [1/1] (0.00ns)   --->   "%empty_54 = trunc i16 %empty_53" [src/conv1.cpp:41]   --->   Operation 394 'trunc' 'empty_54' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_44 : Operation 395 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_54, i8 0" [src/conv1.cpp:41]   --->   Operation 395 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_44 : Operation 396 [1/1] (0.91ns)   --->   "%empty_55 = sub i22 %p_shl, i22 %p_cast28" [src/conv1.cpp:41]   --->   Operation 396 'sub' 'empty_55' <Predicate = (!icmp_ln31_2)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln32_4 = zext i9 %empty_52" [src/conv1.cpp:32]   --->   Operation 397 'zext' 'zext_ln32_4' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_44 : Operation 398 [1/1] (0.76ns)   --->   "%add_ln84_5 = add i8 %th_2_cast26, i8 %h_4" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 398 'add' 'add_ln84_5' <Predicate = (!icmp_ln31_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 399 [1/1] (0.42ns)   --->   "%br_ln32 = br void %VITIS_LOOP_34_7.2" [src/conv1.cpp:32]   --->   Operation 399 'br' 'br_ln32' <Predicate = (!icmp_ln31_2)> <Delay = 0.42>
ST_44 : Operation 400 [1/1] (0.77ns)   --->   "%add_ln28_2 = add i7 %n1, i7 3" [src/conv1.cpp:28]   --->   Operation 400 'add' 'add_ln28_2' <Predicate = (icmp_ln31_2)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_31_5.0" [src/conv1.cpp:28]   --->   Operation 401 'br' 'br_ln28' <Predicate = (icmp_ln31_2)> <Delay = 0.00>

State 45 <SV = 10> <Delay = 2.91>
ST_45 : Operation 402 [1/1] (0.00ns)   --->   "%tw_2 = phi i7 %add_ln32_2, void %for.end57.2, i7 0, void %VITIS_LOOP_32_6.2.split" [src/conv1.cpp:32]   --->   Operation 402 'phi' 'tw_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln32_5 = zext i7 %tw_2" [src/conv1.cpp:32]   --->   Operation 403 'zext' 'zext_ln32_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 404 [1/1] (0.77ns)   --->   "%icmp_ln32_2 = icmp_eq  i7 %tw_2, i7 85" [src/conv1.cpp:32]   --->   Operation 404 'icmp' 'icmp_ln32_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 405 [1/1] (0.77ns)   --->   "%add_ln32_2 = add i7 %tw_2, i7 1" [src/conv1.cpp:32]   --->   Operation 405 'add' 'add_ln32_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32_2, void %VITIS_LOOP_34_7.2.split, void %for.inc97.2" [src/conv1.cpp:32]   --->   Operation 406 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 407 [1/1] (0.76ns)   --->   "%empty_56 = add i9 %zext_ln32_5, i9 %zext_ln24" [src/conv1.cpp:32]   --->   Operation 407 'add' 'empty_56' <Predicate = (!icmp_ln32_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 408 [1/1] (0.00ns)   --->   "%p_cast31 = zext i9 %empty_56" [src/conv1.cpp:32]   --->   Operation 408 'zext' 'p_cast31' <Predicate = (!icmp_ln32_2)> <Delay = 0.00>
ST_45 : Operation 409 [1/1] (0.91ns)   --->   "%empty_57 = add i22 %empty_55, i22 %p_cast31" [src/conv1.cpp:41]   --->   Operation 409 'add' 'empty_57' <Predicate = (!icmp_ln32_2)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 410 [1/1] (0.00ns)   --->   "%p_cast52 = zext i22 %empty_57" [src/conv1.cpp:41]   --->   Operation 410 'zext' 'p_cast52' <Predicate = (!icmp_ln32_2)> <Delay = 0.00>
ST_45 : Operation 411 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr_2 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast52" [src/conv1.cpp:41]   --->   Operation 411 'getelementptr' 'conv1_output_ftmap_addr_2' <Predicate = (!icmp_ln32_2)> <Delay = 0.00>
ST_45 : Operation 412 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load_2 = load i22 %conv1_output_ftmap_addr_2" [src/conv1.cpp:41]   --->   Operation 412 'load' 'conv1_output_ftmap_load_2' <Predicate = (!icmp_ln32_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_45 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6.2" [src/conv1.cpp:31]   --->   Operation 413 'br' 'br_ln31' <Predicate = (icmp_ln32_2)> <Delay = 0.00>

State 46 <SV = 11> <Delay = 1.23>
ST_46 : Operation 414 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:32]   --->   Operation 414 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 415 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:32]   --->   Operation 415 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 416 [1/1] (0.00ns)   --->   "%p_cast29 = zext i9 %empty_56" [src/conv1.cpp:32]   --->   Operation 416 'zext' 'p_cast29' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 417 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load_2 = load i22 %conv1_output_ftmap_addr_2" [src/conv1.cpp:41]   --->   Operation 417 'load' 'conv1_output_ftmap_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_46 : Operation 418 [1/1] (0.42ns)   --->   "%br_ln34 = br void %VITIS_LOOP_35_8.2" [src/conv1.cpp:34]   --->   Operation 418 'br' 'br_ln34' <Predicate = true> <Delay = 0.42>

State 47 <SV = 12> <Delay = 6.43>
ST_47 : Operation 419 [1/1] (0.00ns)   --->   "%f1h_2 = phi i4 %add_ln34_2, void %for.inc55.2, i4 0, void %VITIS_LOOP_34_7.2.split" [src/conv1.cpp:34]   --->   Operation 419 'phi' 'f1h_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 420 [1/1] (0.00ns)   --->   "%add54_2_lcssa37 = phi i32 %add54_235, void %for.inc55.2, i32 %conv1_output_ftmap_load_2, void %VITIS_LOOP_34_7.2.split" [src/conv1.cpp:41]   --->   Operation 420 'phi' 'add54_2_lcssa37' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln41_12 = zext i4 %f1h_2" [src/conv1.cpp:41]   --->   Operation 421 'zext' 'zext_ln41_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 422 [1/1] (0.78ns)   --->   "%add_ln41_9 = add i10 %add_ln41_2, i10 %zext_ln41_12" [src/conv1.cpp:41]   --->   Operation 422 'add' 'add_ln41_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln41_13 = zext i10 %add_ln41_9" [src/conv1.cpp:41]   --->   Operation 423 'zext' 'zext_ln41_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 424 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln41_9, i3 0" [src/conv1.cpp:41]   --->   Operation 424 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 425 [1/1] (0.82ns)   --->   "%add_ln41_10 = add i13 %p_shl4, i13 %zext_ln41_13" [src/conv1.cpp:41]   --->   Operation 425 'add' 'add_ln41_10' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 426 [1/1] (0.79ns)   --->   "%icmp_ln34_2 = icmp_eq  i4 %f1h_2, i4 9" [src/conv1.cpp:34]   --->   Operation 426 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 427 [1/1] (0.79ns)   --->   "%add_ln34_2 = add i4 %f1h_2, i4 1" [src/conv1.cpp:34]   --->   Operation 427 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34_2, void %VITIS_LOOP_35_8.2.split, void %for.end57.2" [src/conv1.cpp:34]   --->   Operation 428 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 429 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:34]   --->   Operation 429 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_47 : Operation 430 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:34]   --->   Operation 430 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_47 : Operation 431 [1/1] (0.79ns)   --->   "%tmp12 = add i4 %f1h_2, i4 12" [src/conv1.cpp:34]   --->   Operation 431 'add' 'tmp12' <Predicate = (!icmp_ln34_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 432 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i4 %tmp12" [src/conv1.cpp:34]   --->   Operation 432 'sext' 'tmp12_cast' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_47 : Operation 433 [1/1] (0.77ns)   --->   "%empty_58 = add i10 %tmp12_cast, i10 %zext_ln32_4" [src/conv1.cpp:34]   --->   Operation 433 'add' 'empty_58' <Predicate = (!icmp_ln34_2)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_58, i32 9" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 434 'bitselect' 'tmp_23' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_47 : Operation 435 [1/1] (0.78ns)   --->   "%icmp_ln84_4 = icmp_sgt  i10 %empty_58, i10 254" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 435 'icmp' 'icmp_ln84_4' <Predicate = (!icmp_ln34_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i4 %tmp12" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 436 'sext' 'sext_ln84_2' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_47 : Operation 437 [1/1] (0.76ns)   --->   "%add_ln84_4 = add i8 %sext_ln84_2, i8 %add_ln84_5" [src/util.cpp:84->src/conv1.cpp:38]   --->   Operation 437 'add' 'add_ln84_4' <Predicate = (!icmp_ln34_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_3)   --->   "%select_ln83_9 = select i1 %tmp_23, i8 0, i8 254" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 438 'select' 'select_ln83_9' <Predicate = (!icmp_ln34_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_3)   --->   "%or_ln83_4 = or i1 %tmp_23, i1 %icmp_ln84_4" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 439 'or' 'or_ln83_4' <Predicate = (!icmp_ln34_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 440 [1/1] (0.39ns) (out node of the LUT)   --->   "%yPixelClamped_3 = select i1 %or_ln83_4, i8 %select_ln83_9, i8 %add_ln84_4" [src/util.cpp:83->src/conv1.cpp:38]   --->   Operation 440 'select' 'yPixelClamped_3' <Predicate = (!icmp_ln34_2)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln41_16 = zext i8 %yPixelClamped_3" [src/conv1.cpp:41]   --->   Operation 441 'zext' 'zext_ln41_16' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_47 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_3, i8 0" [src/conv1.cpp:41]   --->   Operation 442 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln34_2)> <Delay = 0.00>
ST_47 : Operation 443 [1/1] (0.85ns)   --->   "%sub_ln41_2 = sub i16 %tmp_24, i16 %zext_ln41_16" [src/conv1.cpp:41]   --->   Operation 443 'sub' 'sub_ln41_2' <Predicate = (!icmp_ln34_2)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 444 [1/1] (0.42ns)   --->   "%br_ln35 = br void %for.inc.2" [src/conv1.cpp:35]   --->   Operation 444 'br' 'br_ln35' <Predicate = (!icmp_ln34_2)> <Delay = 0.42>
ST_47 : [1/1] (0.75ns)   --->   Input mux for Operation 445 '%add68_2 = fadd i32 %add54_2_lcssa37, i32 %empty_51'
ST_47 : Operation 445 [4/4] (5.68ns)   --->   "%add68_2 = fadd i32 %add54_2_lcssa37, i32 %empty_51" [src/conv1.cpp:46]   --->   Operation 445 'fadd' 'add68_2' <Predicate = (icmp_ln34_2)> <Delay = 5.68> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 13> <Delay = 4.45>
ST_48 : Operation 446 [1/1] (0.00ns)   --->   "%f1w_2 = phi i4 %add_ln35_2, void %for.inc.2.split, i4 0, void %VITIS_LOOP_35_8.2.split" [src/conv1.cpp:39]   --->   Operation 446 'phi' 'f1w_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 447 [1/1] (0.00ns)   --->   "%add54_235 = phi i32 %add54_2, void %for.inc.2.split, i32 %add54_2_lcssa37, void %VITIS_LOOP_35_8.2.split" [src/conv1.cpp:41]   --->   Operation 447 'phi' 'add54_235' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln41_18 = zext i4 %f1w_2" [src/conv1.cpp:41]   --->   Operation 448 'zext' 'zext_ln41_18' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 449 [1/1] (0.82ns)   --->   "%add_ln41_13 = add i13 %add_ln41_10, i13 %zext_ln41_18" [src/conv1.cpp:41]   --->   Operation 449 'add' 'add_ln41_13' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln41_19 = zext i13 %add_ln41_13" [src/conv1.cpp:41]   --->   Operation 450 'zext' 'zext_ln41_19' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 451 [1/1] (0.00ns)   --->   "%conv1_weights_addr_2 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln41_19" [src/conv1.cpp:41]   --->   Operation 451 'getelementptr' 'conv1_weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 452 [1/1] (0.79ns)   --->   "%icmp_ln35_2 = icmp_eq  i4 %f1w_2, i4 9" [src/conv1.cpp:35]   --->   Operation 452 'icmp' 'icmp_ln35_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 453 [1/1] (0.79ns)   --->   "%add_ln35_2 = add i4 %f1w_2, i4 1" [src/conv1.cpp:35]   --->   Operation 453 'add' 'add_ln35_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35_2, void %for.inc.2.split, void %for.inc55.2" [src/conv1.cpp:35]   --->   Operation 454 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 455 [1/1] (0.79ns)   --->   "%add_ln39_4 = add i4 %f1w_2, i4 12" [src/conv1.cpp:39]   --->   Operation 455 'add' 'add_ln39_4' <Predicate = (!icmp_ln35_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i4 %add_ln39_4" [src/conv1.cpp:39]   --->   Operation 456 'sext' 'sext_ln39_2' <Predicate = (!icmp_ln35_2)> <Delay = 0.00>
ST_48 : Operation 457 [1/1] (0.77ns)   --->   "%add_ln39_5 = add i10 %sext_ln39_2, i10 %p_cast29" [src/conv1.cpp:39]   --->   Operation 457 'add' 'add_ln39_5' <Predicate = (!icmp_ln35_2)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_14)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln39_5, i32 9" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 458 'bitselect' 'tmp_27' <Predicate = (!icmp_ln35_2)> <Delay = 0.00>
ST_48 : Operation 459 [1/1] (0.78ns)   --->   "%icmp_ln84_6 = icmp_sgt  i10 %add_ln39_5, i10 254" [src/util.cpp:84->src/conv1.cpp:39]   --->   Operation 459 'icmp' 'icmp_ln84_6' <Predicate = (!icmp_ln35_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_14)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln39_5, i32 9" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 460 'bitselect' 'tmp_28' <Predicate = (!icmp_ln35_2)> <Delay = 0.00>
ST_48 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_14)   --->   "%select_ln83_13 = select i1 %tmp_28, i10 0, i10 254" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 461 'select' 'select_ln83_13' <Predicate = (!icmp_ln35_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_14)   --->   "%or_ln83_6 = or i1 %tmp_27, i1 %icmp_ln84_6" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 462 'or' 'or_ln83_6' <Predicate = (!icmp_ln35_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_14)   --->   "%xPixelClamped_3 = select i1 %or_ln83_6, i10 %select_ln83_13, i10 %add_ln39_5" [src/util.cpp:83->src/conv1.cpp:39]   --->   Operation 463 'select' 'xPixelClamped_3' <Predicate = (!icmp_ln35_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 464 [2/2] (1.23ns)   --->   "%conv1_weights_load_2 = load i13 %conv1_weights_addr_2" [src/conv1.cpp:41]   --->   Operation 464 'load' 'conv1_weights_load_2' <Predicate = (!icmp_ln35_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_48 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_14)   --->   "%sext_ln41_5 = sext i10 %xPixelClamped_3" [src/conv1.cpp:41]   --->   Operation 465 'sext' 'sext_ln41_5' <Predicate = (!icmp_ln35_2)> <Delay = 0.00>
ST_48 : Operation 466 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln41_14 = add i16 %sub_ln41_2, i16 %sext_ln41_5" [src/conv1.cpp:41]   --->   Operation 466 'add' 'add_ln41_14' <Predicate = (!icmp_ln35_2)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln41_20 = zext i16 %add_ln41_14" [src/conv1.cpp:41]   --->   Operation 467 'zext' 'zext_ln41_20' <Predicate = (!icmp_ln35_2)> <Delay = 0.00>
ST_48 : Operation 468 [1/1] (0.00ns)   --->   "%input_ftmap_addr_2 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln41_20" [src/conv1.cpp:41]   --->   Operation 468 'getelementptr' 'input_ftmap_addr_2' <Predicate = (!icmp_ln35_2)> <Delay = 0.00>
ST_48 : Operation 469 [2/2] (1.23ns)   --->   "%input_ftmap_load_2 = load i16 %input_ftmap_addr_2" [src/conv1.cpp:41]   --->   Operation 469 'load' 'input_ftmap_load_2' <Predicate = (!icmp_ln35_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_48 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_35_8.2" [src/conv1.cpp:34]   --->   Operation 470 'br' 'br_ln34' <Predicate = (icmp_ln35_2)> <Delay = 0.00>

State 49 <SV = 14> <Delay = 1.23>
ST_49 : Operation 471 [1/2] (1.23ns)   --->   "%conv1_weights_load_2 = load i13 %conv1_weights_addr_2" [src/conv1.cpp:41]   --->   Operation 471 'load' 'conv1_weights_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_49 : Operation 472 [1/2] (1.23ns)   --->   "%input_ftmap_load_2 = load i16 %input_ftmap_addr_2" [src/conv1.cpp:41]   --->   Operation 472 'load' 'input_ftmap_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 50 <SV = 15> <Delay = 7.01>
ST_50 : Operation 473 [1/1] (0.00ns)   --->   "%bitcast_ln41_4 = bitcast i32 %conv1_weights_load_2" [src/conv1.cpp:41]   --->   Operation 473 'bitcast' 'bitcast_ln41_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 474 [1/1] (0.00ns)   --->   "%bitcast_ln41_5 = bitcast i32 %input_ftmap_load_2" [src/conv1.cpp:41]   --->   Operation 474 'bitcast' 'bitcast_ln41_5' <Predicate = true> <Delay = 0.00>
ST_50 : [1/1] (0.57ns)   --->   Input mux for Operation 475 '%mul_2 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln41_5'
ST_50 : Operation 475 [3/3] (6.44ns)   --->   "%mul_2 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln41_5" [src/conv1.cpp:41]   --->   Operation 475 'fmul' 'mul_2' <Predicate = true> <Delay = 6.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 16> <Delay = 7.01>
ST_51 : Operation 476 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln41_5" [src/conv1.cpp:41]   --->   Operation 476 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 17> <Delay = 7.01>
ST_52 : Operation 477 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln41_5" [src/conv1.cpp:41]   --->   Operation 477 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 18> <Delay = 6.43>
ST_53 : [1/1] (0.75ns)   --->   Input mux for Operation 478 '%add54_2 = fadd i32 %add54_235, i32 %mul_2'
ST_53 : Operation 478 [4/4] (5.68ns)   --->   "%add54_2 = fadd i32 %add54_235, i32 %mul_2" [src/conv1.cpp:41]   --->   Operation 478 'fadd' 'add54_2' <Predicate = true> <Delay = 5.68> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 19> <Delay = 6.43>
ST_54 : Operation 479 [3/4] (6.43ns)   --->   "%add54_2 = fadd i32 %add54_235, i32 %mul_2" [src/conv1.cpp:41]   --->   Operation 479 'fadd' 'add54_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 20> <Delay = 6.43>
ST_55 : Operation 480 [2/4] (6.43ns)   --->   "%add54_2 = fadd i32 %add54_235, i32 %mul_2" [src/conv1.cpp:41]   --->   Operation 480 'fadd' 'add54_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 21> <Delay = 6.43>
ST_56 : Operation 481 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:35]   --->   Operation 481 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 482 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:35]   --->   Operation 482 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 483 [1/4] (6.43ns)   --->   "%add54_2 = fadd i32 %add54_235, i32 %mul_2" [src/conv1.cpp:41]   --->   Operation 483 'fadd' 'add54_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc.2" [src/conv1.cpp:35]   --->   Operation 484 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 57 <SV = 13> <Delay = 6.43>
ST_57 : Operation 485 [3/4] (6.43ns)   --->   "%add68_2 = fadd i32 %add54_2_lcssa37, i32 %empty_51" [src/conv1.cpp:46]   --->   Operation 485 'fadd' 'add68_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 14> <Delay = 6.43>
ST_58 : Operation 486 [2/4] (6.43ns)   --->   "%add68_2 = fadd i32 %add54_2_lcssa37, i32 %empty_51" [src/conv1.cpp:46]   --->   Operation 486 'fadd' 'add68_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 15> <Delay = 6.43>
ST_59 : Operation 487 [1/4] (6.43ns)   --->   "%add68_2 = fadd i32 %add54_2_lcssa37, i32 %empty_51" [src/conv1.cpp:46]   --->   Operation 487 'fadd' 'add68_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 16> <Delay = 2.78>
ST_60 : [1/1] (0.52ns)   --->   Input mux for Operation 488 '%tmp_8 = fcmp_olt  i32 %add68_2, i32 0'
ST_60 : Operation 488 [2/2] (2.25ns)   --->   "%tmp_8 = fcmp_olt  i32 %add68_2, i32 0" [src/conv1.cpp:47]   --->   Operation 488 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.25> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 17> <Delay = 4.46>
ST_61 : Operation 489 [1/1] (0.00ns)   --->   "%bitcast_ln47_2 = bitcast i32 %add68_2" [src/conv1.cpp:47]   --->   Operation 489 'bitcast' 'bitcast_ln47_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47_2, i32 23, i32 30" [src/conv1.cpp:47]   --->   Operation 490 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln47_2 = trunc i32 %bitcast_ln47_2" [src/conv1.cpp:47]   --->   Operation 491 'trunc' 'trunc_ln47_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 492 [1/1] (0.76ns)   --->   "%icmp_ln47_4 = icmp_ne  i8 %tmp_7, i8 255" [src/conv1.cpp:47]   --->   Operation 492 'icmp' 'icmp_ln47_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 493 [1/1] (0.92ns)   --->   "%icmp_ln47_5 = icmp_eq  i23 %trunc_ln47_2, i23 0" [src/conv1.cpp:47]   --->   Operation 493 'icmp' 'icmp_ln47_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%or_ln47_2 = or i1 %icmp_ln47_5, i1 %icmp_ln47_4" [src/conv1.cpp:47]   --->   Operation 494 'or' 'or_ln47_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 495 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %add68_2, i32 0" [src/conv1.cpp:47]   --->   Operation 495 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%and_ln47_2 = and i1 %or_ln47_2, i1 %tmp_8" [src/conv1.cpp:47]   --->   Operation 496 'and' 'and_ln47_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 497 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln47_2 = select i1 %and_ln47_2, i32 0, i32 %add68_2" [src/conv1.cpp:47]   --->   Operation 497 'select' 'select_ln47_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 498 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln47_2, i22 %conv1_output_ftmap_addr_2" [src/conv1.cpp:46]   --->   Operation 498 'store' 'store_ln46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_61 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_34_7.2" [src/conv1.cpp:32]   --->   Operation 499 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [5]  (0.000 ns)
	'store' operation ('store_ln22', src/conv1.cpp:22) of constant 0 on local variable 'h' [9]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/util.cpp:84->src/conv1.cpp:38) on local variable 'h' [12]  (0.000 ns)
	'icmp' operation ('icmp_ln22', src/conv1.cpp:22) [14]  (0.765 ns)

 <State 3>: 1.192ns
The critical path consists of the following:
	'add' operation ('add_ln22', src/conv1.cpp:22) [445]  (0.765 ns)
	'store' operation ('store_ln22', src/conv1.cpp:22) of variable 'add_ln22', src/conv1.cpp:22 on local variable 'h' [446]  (0.427 ns)

 <State 4>: 1.237ns
The critical path consists of the following:
	'phi' operation ('n1', src/conv1.cpp:28) with incoming values : ('add_ln28_2', src/conv1.cpp:28) [30]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr', src/conv1.cpp:28) [48]  (0.000 ns)
	'load' operation ('conv1_biases_load', src/conv1.cpp:28) on array 'conv1_biases' [49]  (1.237 ns)

 <State 5>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load', src/conv1.cpp:28) on array 'conv1_biases' [49]  (1.237 ns)

 <State 6>: 2.532ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:31) with incoming values : ('add_ln31', src/conv1.cpp:31) [53]  (0.000 ns)
	'add' operation ('empty_32', src/conv1.cpp:31) [62]  (0.765 ns)
	'add' operation ('empty_33', src/conv1.cpp:41) [64]  (0.853 ns)
	'sub' operation ('empty_35', src/conv1.cpp:41) [68]  (0.914 ns)

 <State 7>: 2.916ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:32) with incoming values : ('add_ln32', src/conv1.cpp:32) [73]  (0.000 ns)
	'add' operation ('empty_36', src/conv1.cpp:32) [81]  (0.765 ns)
	'add' operation ('empty_37', src/conv1.cpp:41) [83]  (0.914 ns)
	'getelementptr' operation ('conv1_output_ftmap_addr', src/conv1.cpp:41) [85]  (0.000 ns)
	'load' operation ('conv1_output_ftmap_load', src/conv1.cpp:41) on array 'conv1_output_ftmap' [87]  (1.237 ns)

 <State 8>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_output_ftmap_load', src/conv1.cpp:41) on array 'conv1_output_ftmap' [87]  (1.237 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add54_0_lcssa31', src/conv1.cpp:41) with incoming values : ('conv1_output_ftmap_load', src/conv1.cpp:41) ('add1', src/conv1.cpp:41) [91]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.754 ns)
'fadd' operation ('add', src/conv1.cpp:46) [154]  (5.683 ns)

 <State 10>: 4.450ns
The critical path consists of the following:
	'phi' operation ('f1w', src/conv1.cpp:39) with incoming values : ('add_ln35', src/conv1.cpp:35) [119]  (0.000 ns)
	'add' operation ('add_ln39', src/conv1.cpp:39) [131]  (0.797 ns)
	'add' operation ('add_ln39_1', src/conv1.cpp:39) [133]  (0.776 ns)
	'icmp' operation ('icmp_ln84_2', src/util.cpp:84->src/conv1.cpp:39) [135]  (0.787 ns)
	'or' operation ('or_ln83_2', src/util.cpp:83->src/conv1.cpp:39) [138]  (0.000 ns)
	'select' operation ('xPixelClamped', src/util.cpp:83->src/conv1.cpp:39) [139]  (0.000 ns)
	'add' operation ('add_ln41_8', src/conv1.cpp:41) [143]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr', src/conv1.cpp:41) [145]  (0.000 ns)
	'load' operation ('input_ftmap_load', src/conv1.cpp:41) on array 'input_ftmap' [146]  (1.237 ns)

 <State 11>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load', src/conv1.cpp:41) on array 'conv1_weights' [140]  (1.237 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.574 ns)
'fmul' operation ('mul', src/conv1.cpp:41) [148]  (6.442 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:41) [148]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:41) [148]  (7.016 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.754 ns)
'fadd' operation ('add1', src/conv1.cpp:41) [149]  (5.683 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add1', src/conv1.cpp:41) [149]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add1', src/conv1.cpp:41) [149]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add1', src/conv1.cpp:41) [149]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:46) [154]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:46) [154]  (6.437 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:46) [154]  (6.437 ns)

 <State 22>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.525 ns)
'fcmp' operation ('tmp_4', src/conv1.cpp:47) [161]  (2.257 ns)

 <State 23>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', src/conv1.cpp:47) [161]  (2.782 ns)
	'and' operation ('and_ln47', src/conv1.cpp:47) [162]  (0.000 ns)
	'select' operation ('select_ln47', src/conv1.cpp:47) [163]  (0.449 ns)
	'store' operation ('store_ln46', src/conv1.cpp:46) of variable 'select_ln47', src/conv1.cpp:47 on array 'conv1_output_ftmap' [164]  (1.237 ns)

 <State 24>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load_1', src/conv1.cpp:28) on array 'conv1_biases' [186]  (1.237 ns)

 <State 25>: 2.532ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:31) with incoming values : ('add_ln31_1', src/conv1.cpp:31) [190]  (0.000 ns)
	'add' operation ('empty_42', src/conv1.cpp:31) [199]  (0.765 ns)
	'add' operation ('empty_43', src/conv1.cpp:41) [201]  (0.853 ns)
	'sub' operation ('empty_45', src/conv1.cpp:41) [205]  (0.914 ns)

 <State 26>: 2.916ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:32) with incoming values : ('add_ln32_1', src/conv1.cpp:32) [210]  (0.000 ns)
	'add' operation ('empty_46', src/conv1.cpp:32) [218]  (0.765 ns)
	'add' operation ('empty_47', src/conv1.cpp:41) [220]  (0.914 ns)
	'getelementptr' operation ('conv1_output_ftmap_addr_1', src/conv1.cpp:41) [222]  (0.000 ns)
	'load' operation ('conv1_output_ftmap_load_1', src/conv1.cpp:41) on array 'conv1_output_ftmap' [224]  (1.237 ns)

 <State 27>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_output_ftmap_load_1', src/conv1.cpp:41) on array 'conv1_output_ftmap' [224]  (1.237 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add54_1_lcssa34', src/conv1.cpp:41) with incoming values : ('conv1_output_ftmap_load_1', src/conv1.cpp:41) ('add54_1', src/conv1.cpp:41) [228]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.754 ns)
'fadd' operation ('add68_1', src/conv1.cpp:46) [291]  (5.683 ns)

 <State 29>: 4.450ns
The critical path consists of the following:
	'phi' operation ('f1w', src/conv1.cpp:39) with incoming values : ('add_ln35_1', src/conv1.cpp:35) [256]  (0.000 ns)
	'add' operation ('add_ln39_2', src/conv1.cpp:39) [268]  (0.797 ns)
	'add' operation ('add_ln39_3', src/conv1.cpp:39) [270]  (0.776 ns)
	'icmp' operation ('icmp_ln84_5', src/util.cpp:84->src/conv1.cpp:39) [272]  (0.787 ns)
	'or' operation ('or_ln83_5', src/util.cpp:83->src/conv1.cpp:39) [275]  (0.000 ns)
	'select' operation ('xPixelClamped', src/util.cpp:83->src/conv1.cpp:39) [276]  (0.000 ns)
	'add' operation ('add_ln41_12', src/conv1.cpp:41) [280]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr_1', src/conv1.cpp:41) [282]  (0.000 ns)
	'load' operation ('input_ftmap_load_1', src/conv1.cpp:41) on array 'input_ftmap' [283]  (1.237 ns)

 <State 30>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_1', src/conv1.cpp:41) on array 'conv1_weights' [277]  (1.237 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.574 ns)
'fmul' operation ('mul_1', src/conv1.cpp:41) [285]  (6.442 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv1.cpp:41) [285]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv1.cpp:41) [285]  (7.016 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.754 ns)
'fadd' operation ('add54_1', src/conv1.cpp:41) [286]  (5.683 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_1', src/conv1.cpp:41) [286]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_1', src/conv1.cpp:41) [286]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_1', src/conv1.cpp:41) [286]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_1', src/conv1.cpp:46) [291]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_1', src/conv1.cpp:46) [291]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_1', src/conv1.cpp:46) [291]  (6.437 ns)

 <State 41>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.525 ns)
'fcmp' operation ('tmp_6', src/conv1.cpp:47) [298]  (2.257 ns)

 <State 42>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', src/conv1.cpp:47) [298]  (2.782 ns)
	'and' operation ('and_ln47_1', src/conv1.cpp:47) [299]  (0.000 ns)
	'select' operation ('select_ln47_1', src/conv1.cpp:47) [300]  (0.449 ns)
	'store' operation ('store_ln46', src/conv1.cpp:46) of variable 'select_ln47_1', src/conv1.cpp:47 on array 'conv1_output_ftmap' [301]  (1.237 ns)

 <State 43>: 1.612ns
The critical path consists of the following:
	'add' operation ('add_ln28_1', src/conv1.cpp:28) [306]  (0.781 ns)
	'sub' operation ('empty_49', src/conv1.cpp:28) [311]  (0.831 ns)

 <State 44>: 2.521ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:31) with incoming values : ('add_ln31_2', src/conv1.cpp:31) [324]  (0.000 ns)
	'add' operation ('empty_52', src/conv1.cpp:31) [333]  (0.765 ns)
	'add' operation ('empty_53', src/conv1.cpp:41) [335]  (0.842 ns)
	'sub' operation ('empty_55', src/conv1.cpp:41) [339]  (0.914 ns)

 <State 45>: 2.916ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:32) with incoming values : ('add_ln32_2', src/conv1.cpp:32) [344]  (0.000 ns)
	'add' operation ('empty_56', src/conv1.cpp:32) [352]  (0.765 ns)
	'add' operation ('empty_57', src/conv1.cpp:41) [354]  (0.914 ns)
	'getelementptr' operation ('conv1_output_ftmap_addr_2', src/conv1.cpp:41) [356]  (0.000 ns)
	'load' operation ('conv1_output_ftmap_load_2', src/conv1.cpp:41) on array 'conv1_output_ftmap' [358]  (1.237 ns)

 <State 46>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_output_ftmap_load_2', src/conv1.cpp:41) on array 'conv1_output_ftmap' [358]  (1.237 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add54_2_lcssa37', src/conv1.cpp:41) with incoming values : ('conv1_output_ftmap_load_2', src/conv1.cpp:41) ('add54_2', src/conv1.cpp:41) [362]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.754 ns)
'fadd' operation ('add68_2', src/conv1.cpp:46) [424]  (5.683 ns)

 <State 48>: 4.450ns
The critical path consists of the following:
	'phi' operation ('f1w', src/conv1.cpp:39) with incoming values : ('add_ln35_2', src/conv1.cpp:35) [389]  (0.000 ns)
	'add' operation ('add_ln39_4', src/conv1.cpp:39) [401]  (0.797 ns)
	'add' operation ('add_ln39_5', src/conv1.cpp:39) [403]  (0.776 ns)
	'icmp' operation ('icmp_ln84_6', src/util.cpp:84->src/conv1.cpp:39) [405]  (0.787 ns)
	'or' operation ('or_ln83_6', src/util.cpp:83->src/conv1.cpp:39) [408]  (0.000 ns)
	'select' operation ('xPixelClamped', src/util.cpp:83->src/conv1.cpp:39) [409]  (0.000 ns)
	'add' operation ('add_ln41_14', src/conv1.cpp:41) [413]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr_2', src/conv1.cpp:41) [415]  (0.000 ns)
	'load' operation ('input_ftmap_load_2', src/conv1.cpp:41) on array 'input_ftmap' [416]  (1.237 ns)

 <State 49>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_2', src/conv1.cpp:41) on array 'conv1_weights' [410]  (1.237 ns)

 <State 50>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.574 ns)
'fmul' operation ('mul_2', src/conv1.cpp:41) [418]  (6.442 ns)

 <State 51>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2', src/conv1.cpp:41) [418]  (7.016 ns)

 <State 52>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2', src/conv1.cpp:41) [418]  (7.016 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.754 ns)
'fadd' operation ('add54_2', src/conv1.cpp:41) [419]  (5.683 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_2', src/conv1.cpp:41) [419]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_2', src/conv1.cpp:41) [419]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add54_2', src/conv1.cpp:41) [419]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_2', src/conv1.cpp:46) [424]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_2', src/conv1.cpp:46) [424]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add68_2', src/conv1.cpp:46) [424]  (6.437 ns)

 <State 60>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.525 ns)
'fcmp' operation ('tmp_8', src/conv1.cpp:47) [431]  (2.257 ns)

 <State 61>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', src/conv1.cpp:47) [431]  (2.782 ns)
	'and' operation ('and_ln47_2', src/conv1.cpp:47) [432]  (0.000 ns)
	'select' operation ('select_ln47_2', src/conv1.cpp:47) [433]  (0.449 ns)
	'store' operation ('store_ln46', src/conv1.cpp:46) of variable 'select_ln47_2', src/conv1.cpp:47 on array 'conv1_output_ftmap' [434]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
