#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov 17 13:17:18 2024
# Process ID: 6600
# Current directory: E:/MiniMIPS32/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4388 E:\MiniMIPS32\CPU\MiniMIPS32.xpr
# Log file: E:/MiniMIPS32/CPU/vivado.log
# Journal file: E:/MiniMIPS32/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/MiniMIPS32/CPU/MiniMIPS32.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/Stage1_testcase_1/stage1-test-1_data.coe}] [get_ips data_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom/data_rom.xci]
catch { config_ip_cache -export [get_ips -all data_rom] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom/data_rom.xci] -no_script -sync -force -quiet
reset_run data_rom_synth_1
launch_runs -jobs 8 data_rom_synth_1
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom/data_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/Stage1_testcase_1/stage1-test-1_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 8 inst_rom_synth_1
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source MiniMIPS32_SYS_tb.tcl
close_sim
launch_simulation
source MiniMIPS32_SYS_tb.tcl
close_sim
launch_simulation
source MiniMIPS32_SYS_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/regfile0/regs}} 
save_wave_config {E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
set_property xsim.view E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/Stage1_testcase_1/stage1-test-1_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 8 inst_rom_synth_1
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/Stage1_testcase_1/stage1-test-1_data.coe}] [get_ips data_rom]
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
close_sim
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
export_ip_user_files -of_objects  [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom/data_rom.xci] -no_script -reset -force -quiet
remove_files  -fileset data_rom E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom/data_rom.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name data_rom -dir e:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {data_rom} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2048} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/Stage1_testcase_1/stage1-test-1_data.coe}] [get_ips data_rom]
generate_target {instantiation_template} [get_files e:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci]
generate_target all [get_files  e:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci]
catch { config_ip_cache -export [get_ips -all data_rom] }
export_ip_user_files -of_objects [get_files e:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci]
launch_runs -jobs 8 data_rom_synth_1
export_simulation -of_objects [get_files e:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/Stage1_testcase_1/stage1-test-1_data.coe}] [get_ips data_rom]
export_ip_user_files -of_objects  [get_files E:/MiniMIPS32/TEMU/mips_sc/22arithlogic/arith_add/arithADD.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{c:/Users/admin/Desktop/fangcun inst/lb_data.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/admin/Desktop/fangcun_inst/lb_data.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{c:/Users/admin/Desktop/fangcun inst/lb_inst.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/admin/Desktop/fangcun_inst/lb_inst.coe] -no_script -reset -force -quiet
remove_files  {E:/MiniMIPS32/TEMU/mips_sc/22arithlogic/arith_add/arithADD.coe {c:/Users/admin/Desktop/fangcun inst/lb_data.coe} c:/Users/admin/Desktop/fangcun_inst/lb_data.coe {c:/Users/admin/Desktop/fangcun inst/lb_inst.coe} c:/Users/admin/Desktop/fangcun_inst/lb_inst.coe}
launch_simulation
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
close_sim
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/Stage2_testcase_2/stage1-test-2_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 8 inst_rom_synth_1
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/Stage2_testcase_2/stage1-test-2_data.coe}] [get_ips data_rom]
generate_target all [get_files  e:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci]
catch { config_ip_cache -export [get_ips -all data_rom] }
export_ip_user_files -of_objects [get_files e:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci] -no_script -sync -force -quiet
reset_run data_rom_synth_1
launch_runs -jobs 8 data_rom_synth_1
export_simulation -of_objects [get_files e:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
close_sim
