--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lab05_kjb5568_rjl5336.twx lab05_kjb5568_rjl5336.ncd -o
lab05_kjb5568_rjl5336.twr lab05_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              lab05_kjb5568_rjl5336.ncd
Physical constraint file: lab05_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1093 paths analyzed, 123 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.294ns.
--------------------------------------------------------------------------------

Paths for end point Top_FSM/presentstate_FSM_FFd2 (SLICE_X58Y77.D3), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Up_debounce/Flip2/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (1.354 - 1.488)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Up_debounce/Flip2/Q to Top_FSM/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y88.AQ      Tcko                  0.518   Up_debounce/Flip2/Q
                                                       Up_debounce/Flip2/Q
    SLICE_X55Y79.D1      net (fanout=3)        1.405   Up_debounce/Flip2/Q
    SLICE_X55Y79.D       Tilo                  0.124   Up_steady/Flip/Q
                                                       Up_debounce/Q1
    SLICE_X59Y77.B1      net (fanout=4)        1.150   debounced<4>
    SLICE_X59Y77.B       Tilo                  0.124   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd2-In21
    SLICE_X58Y77.D3      net (fanout=3)        0.759   Top_FSM/presentstate_FSM_FFd2-In2
    SLICE_X58Y77.CLK     Tas                   0.045   Top_FSM/presentstate_FSM_FFd2
                                                       Top_FSM/presentstate_FSM_FFd2-In5
                                                       Top_FSM/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (0.811ns logic, 3.314ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_debounce/Flip2/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.147ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (1.354 - 1.485)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_debounce/Flip2/Q to Top_FSM/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.AQ      Tcko                  0.456   Center_debounce/Flip2/Q
                                                       Center_debounce/Flip2/Q
    SLICE_X59Y80.C6      net (fanout=3)        1.140   Center_debounce/Flip2/Q
    SLICE_X59Y80.C       Tilo                  0.124   Top_FSM/presentstate_FSM_FFd4-In1
                                                       Center_steady/Q1
    SLICE_X59Y77.B6      net (fanout=7)        0.499   corrected<3>
    SLICE_X59Y77.B       Tilo                  0.124   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd2-In21
    SLICE_X58Y77.D3      net (fanout=3)        0.759   Top_FSM/presentstate_FSM_FFd2-In2
    SLICE_X58Y77.CLK     Tas                   0.045   Top_FSM/presentstate_FSM_FFd2
                                                       Top_FSM/presentstate_FSM_FFd2-In5
                                                       Top_FSM/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.147ns (0.749ns logic, 2.398ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_debounce/Flip2/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.073ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (1.354 - 1.474)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_debounce/Flip2/Q to Top_FSM/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.AQ      Tcko                  0.456   down_debounce/Flip2/Q
                                                       down_debounce/Flip2/Q
    SLICE_X55Y76.A5      net (fanout=4)        0.831   down_debounce/Flip2/Q
    SLICE_X55Y76.A       Tilo                  0.124   down_debounce/Flip3/Q
                                                       down_steady/Q1
    SLICE_X59Y77.B5      net (fanout=3)        0.734   corrected<1>
    SLICE_X59Y77.B       Tilo                  0.124   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd2-In21
    SLICE_X58Y77.D3      net (fanout=3)        0.759   Top_FSM/presentstate_FSM_FFd2-In2
    SLICE_X58Y77.CLK     Tas                   0.045   Top_FSM/presentstate_FSM_FFd2
                                                       Top_FSM/presentstate_FSM_FFd2-In5
                                                       Top_FSM/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (0.749ns logic, 2.324ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point Top_FSM/presentstate_FSM_FFd4 (SLICE_X59Y77.C1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Up_debounce/Flip2/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (1.354 - 1.488)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Up_debounce/Flip2/Q to Top_FSM/presentstate_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y88.AQ      Tcko                  0.518   Up_debounce/Flip2/Q
                                                       Up_debounce/Flip2/Q
    SLICE_X55Y79.D1      net (fanout=3)        1.405   Up_debounce/Flip2/Q
    SLICE_X55Y79.D       Tilo                  0.124   Up_steady/Flip/Q
                                                       Up_debounce/Q1
    SLICE_X56Y77.A1      net (fanout=4)        1.003   debounced<4>
    SLICE_X56Y77.A       Tilo                  0.124   Right_steady/Flip/Q
                                                       Top_FSM/presentstate_FSM_FFd4-In2
    SLICE_X59Y77.C1      net (fanout=1)        0.831   Top_FSM/presentstate_FSM_FFd4-In2
    SLICE_X59Y77.CLK     Tas                   0.093   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd4-In3
                                                       Top_FSM/presentstate_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (0.859ns logic, 3.239ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Right_debounce/Flip2/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 3)
  Clock Path Skew:      -0.119ns (1.354 - 1.473)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Right_debounce/Flip2/Q to Top_FSM/presentstate_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y71.AQ      Tcko                  0.518   Right_debounce/Flip2/Q
                                                       Right_debounce/Flip2/Q
    SLICE_X56Y77.B5      net (fanout=5)        1.157   Right_debounce/Flip2/Q
    SLICE_X56Y77.B       Tilo                  0.124   Right_steady/Flip/Q
                                                       Right_debounce/Q1
    SLICE_X56Y77.A4      net (fanout=3)        0.452   debounced<2>
    SLICE_X56Y77.A       Tilo                  0.124   Right_steady/Flip/Q
                                                       Top_FSM/presentstate_FSM_FFd4-In2
    SLICE_X59Y77.C1      net (fanout=1)        0.831   Top_FSM/presentstate_FSM_FFd4-In2
    SLICE_X59Y77.CLK     Tas                   0.093   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd4-In3
                                                       Top_FSM/presentstate_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (0.859ns logic, 2.440ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_debounce/Flip3/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.771 - 0.804)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_debounce/Flip3/Q to Top_FSM/presentstate_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y76.AQ      Tcko                  0.456   down_debounce/Flip3/Q
                                                       down_debounce/Flip3/Q
    SLICE_X56Y76.A1      net (fanout=3)        0.988   down_debounce/Flip3/Q
    SLICE_X56Y76.A       Tilo                  0.124   down_steady/Flip/Q
                                                       down_debounce/Q1
    SLICE_X56Y77.A5      net (fanout=1)        0.673   debounced<1>
    SLICE_X56Y77.A       Tilo                  0.124   Right_steady/Flip/Q
                                                       Top_FSM/presentstate_FSM_FFd4-In2
    SLICE_X59Y77.C1      net (fanout=1)        0.831   Top_FSM/presentstate_FSM_FFd4-In2
    SLICE_X59Y77.CLK     Tas                   0.093   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd4-In3
                                                       Top_FSM/presentstate_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (0.797ns logic, 2.492ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point Center_debounce/Flip1/Q (SLICE_X15Y103.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_10 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 2)
  Clock Path Skew:      -0.114ns (1.507 - 1.621)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_10 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y79.CQ      Tcko                  0.518   pulse1000/cnt/Q<11>
                                                       pulse1000/cnt/Q_10
    SLICE_X42Y78.B1      net (fanout=1)        0.820   pulse1000/cnt/Q<10>
    SLICE_X42Y78.B       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X42Y78.A4      net (fanout=2)        0.464   pulse1000/pulse_int<15>
    SLICE_X42Y78.A       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y103.CE     net (fanout=14)       1.708   pulse_1000
    SLICE_X15Y103.CLK    Tceck                 0.205   Up_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (0.971ns logic, 2.992ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_9 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.114ns (1.507 - 1.621)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_9 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y79.BQ      Tcko                  0.518   pulse1000/cnt/Q<11>
                                                       pulse1000/cnt/Q_9
    SLICE_X42Y78.B2      net (fanout=1)        0.794   pulse1000/cnt/Q<9>
    SLICE_X42Y78.B       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X42Y78.A4      net (fanout=2)        0.464   pulse1000/pulse_int<15>
    SLICE_X42Y78.A       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y103.CE     net (fanout=14)       1.708   pulse_1000
    SLICE_X15Y103.CLK    Tceck                 0.205   Up_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (0.971ns logic, 2.966ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_3 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 2)
  Clock Path Skew:      -0.109ns (1.507 - 1.616)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_3 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y76.DQ      Tcko                  0.456   pulse1000/cnt/Q<3>
                                                       pulse1000/cnt/Q_3
    SLICE_X42Y77.A1      net (fanout=1)        0.821   pulse1000/cnt/Q<3>
    SLICE_X42Y77.A       Tilo                  0.124   pulse1000/pulse_int<15>1
                                                       pulse1000/pulse_int<15>2
    SLICE_X42Y78.A5      net (fanout=2)        0.430   pulse1000/pulse_int<15>1
    SLICE_X42Y78.A       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y103.CE     net (fanout=14)       1.708   pulse_1000
    SLICE_X15Y103.CLK    Tceck                 0.205   Up_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (0.909ns logic, 2.959ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Left_debounce/Flip3/Q (SLICE_X54Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Left_debounce/Flip2/Q (FF)
  Destination:          Left_debounce/Flip3/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.259ns (0.762 - 0.503)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Left_debounce/Flip2/Q to Left_debounce/Flip3/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y75.AQ      Tcko                  0.141   Left_debounce/Flip2/Q
                                                       Left_debounce/Flip2/Q
    SLICE_X54Y76.AX      net (fanout=5)        0.265   Left_debounce/Flip2/Q
    SLICE_X54Y76.CLK     Tckdi       (-Th)     0.059   Left_debounce/Flip3/Q
                                                       Left_debounce/Flip3/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.082ns logic, 0.265ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point down_debounce/Flip3/Q (SLICE_X55Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               down_debounce/Flip2/Q (FF)
  Destination:          down_debounce/Flip3/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.256ns (0.762 - 0.506)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: down_debounce/Flip2/Q to down_debounce/Flip3/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.AQ      Tcko                  0.141   down_debounce/Flip2/Q
                                                       down_debounce/Flip2/Q
    SLICE_X55Y76.AX      net (fanout=4)        0.315   down_debounce/Flip2/Q
    SLICE_X55Y76.CLK     Tckdi       (-Th)     0.070   down_debounce/Flip3/Q
                                                       down_debounce/Flip3/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.071ns logic, 0.315ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point pulse1000/cnt/Q_9 (SLICE_X42Y79.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulse1000/cnt/count_9 (FF)
  Destination:          pulse1000/cnt/Q_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.300 - 0.265)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulse1000/cnt/count_9 to pulse1000/cnt/Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.CQ      Tcko                  0.141   pulse1000/cnt/count<10>
                                                       pulse1000/cnt/count_9
    SLICE_X42Y79.B6      net (fanout=2)        0.124   pulse1000/cnt/count<9>
    SLICE_X42Y79.CLK     Tah         (-Th)     0.076   pulse1000/cnt/Q<11>
                                                       pulse1000/cnt/Q_9_rstpot
                                                       pulse1000/cnt/Q_9
    -------------------------------------------------  ---------------------------
    Total                                      0.189ns (0.065ns logic, 0.124ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: down_debounce/Flip1/Q/CLK
  Logical resource: down_debounce/Flip1/Q/CK
  Location pin: SLICE_X14Y66.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: down_debounce/Flip1/Q/CLK
  Logical resource: down_debounce/Flip1/Q/CK
  Location pin: SLICE_X14Y66.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.294|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1093 paths, 0 nets, and 302 connections

Design statistics:
   Minimum period:   4.294ns{1}   (Maximum frequency: 232.883MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 04 17:50:04 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 670 MB



